
---------- Begin Simulation Statistics ----------
final_tick                               115513871500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27880                       # Simulator instruction rate (inst/s)
host_mem_usage                                1967700                       # Number of bytes of host memory used
host_op_rate                                    54168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   358.69                       # Real time elapsed on the host
host_tick_rate                              322047194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      19429293                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115514                       # Number of seconds simulated
sim_ticks                                115513871500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1301316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2602952                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7776                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1555639                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1503086                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1519052                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        15966                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1565372                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            4695                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3269                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           7685203                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6353910                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         8231                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1364234                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        104401                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           66                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1445747                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19429272                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    230751647                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.084200                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.412828                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    217618859     94.31%     94.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9247486      4.01%     98.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2301329      1.00%     99.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1328383      0.58%     99.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        29627      0.01%     99.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        90265      0.04%     99.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        30141      0.01%     99.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1156      0.00%     99.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       104401      0.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    230751647                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           10355201                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2749                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          19425506                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                200463                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3626      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      8731515     44.94%     44.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          643      0.00%     44.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1388      0.01%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           37      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           64      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            6      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           36      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           71      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       200317      1.03%     46.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       136605      0.70%     46.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          146      0.00%     46.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     10354818     53.29%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19429272                       # Class of committed instruction
system.switch_cpus.commit.refs               10691886                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19429272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      23.102772                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                23.102772                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     227175369                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       21088042                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           996949                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            355802                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          28612                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2384700                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              230308                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1595                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            11165358                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                647429                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1565372                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3002424                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             227838081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               11301834                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          484                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         3166                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           57224                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.006776                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3070938                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1507781                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.048920                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    230941434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.095187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.728012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        226102865     97.90%     97.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            20541      0.01%     97.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1415413      0.61%     98.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            20428      0.01%     98.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1738459      0.75%     99.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            31997      0.01%     99.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           462498      0.20%     99.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            12685      0.01%     99.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1136548      0.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    230941434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          11022561                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              354                       # number of floating regfile writes
system.switch_cpus.idleCycles                   86288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10216                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1460270                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.089964                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11398433                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           11165356                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          236796                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        244184                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          741                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     11170202                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20896306                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        233077                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        14469                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20784240                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1058                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     110133715                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          28612                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     110115168                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          636                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         9188                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        43721                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       678777                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           83                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8199                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2017                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11905508                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20142915                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.657281                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           7825263                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.087188                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20774654                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32989196                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8147465                       # number of integer regfile writes
system.switch_cpus.ipc                       0.043285                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.043285                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         6564      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9387162     45.13%     45.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          681      0.00%     45.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1432      0.01%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           37      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           64      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            6      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           41      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           75      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       235843      1.13%     46.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       144406      0.69%     47.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          190      0.00%     47.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     11022209     52.99%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20798710                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        11063128                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     22085775                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     10395709                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     11690051                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               70420                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.003386                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            7593     10.78%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21670     30.77%     41.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           677      0.96%     42.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           20      0.03%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        40460     57.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        9799438                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    250526168                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9747206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10673356                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20896179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20798710                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1467032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2670                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2952939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    230941434                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.090061                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.440954                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    216879727     93.91%     93.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     10920070      4.73%     98.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1247621      0.54%     99.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       713877      0.31%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       951662      0.41%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        52203      0.02%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        85117      0.04%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        65854      0.03%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        25303      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    230941434                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.090027                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3002913                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   584                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         8067                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         6710                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       244184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     11170202                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        14339901                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             37                       # number of misc regfile writes
system.switch_cpus.numCycles                231027722                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       110423602                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      13553646                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         223405                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1803529                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           4272                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          4339                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      66674151                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20974273                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     14745751                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1911452                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      116539940                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          28612                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     116769717                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1192105                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     11042827                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     33345347                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4521                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          122                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          14620311                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           95                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            251258118                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            41940379                       # The number of ROB writes
system.switch_cpus.timesIdled                    1188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1305267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1069                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2610662                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1069                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4062                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1297449                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3867                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1297574                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1297574                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4062                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3904588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3904588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3904588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    166341440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    166341440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               166341440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1301636                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1301636    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1301636                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7794374000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6850884500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 115513871500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              7381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2595975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2269                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1298014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1298014                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2333                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5048                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3909122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3916057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       294528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    166501632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              166796160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1302174                       # Total snoops (count)
system.tol2bus.snoopTraffic                  83036736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2607569                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000410                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020253                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2606499     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1070      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2607569                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2606124500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1954593496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3516460                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst         1135                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         2623                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3758                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1135                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         2623                       # number of overall hits
system.l2.overall_hits::total                    3758                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1196                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1300438                       # number of demand (read+write) misses
system.l2.demand_misses::total                1301637                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1196                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1300438                       # number of overall misses
system.l2.overall_misses::total               1301637                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     96601500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 102742506500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     102839108000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     96601500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 102742506500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    102839108000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1303061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1305395                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1303061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1305395                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.513085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.997987                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997121                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.513085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.997987                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997121                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80770.484950                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79006.078337                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79007.517457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80770.484950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79006.078337                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79007.517457                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1297449                       # number of writebacks
system.l2.writebacks::total                   1297449                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1300438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1301633                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1300438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1301633                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     84555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  89738126500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  89822681500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     84555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  89738126500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  89822681500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.512656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.997987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997118                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.512656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.997987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997118                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70757.322176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69006.078337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69007.686114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70757.322176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69006.078337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69007.686114                       # average overall mshr miss latency
system.l2.replacements                        1302174                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1298526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1298526                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1298526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1298526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2269                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2269                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2269                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2269                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          211                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           211                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   440                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data      1297573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1297574                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 102509419000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  102509419000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data      1298013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1298014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79000.887811                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79000.826928                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      1297573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1297573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  89533689000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  89533689000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69000.887811                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69000.887811                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1198                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     96601500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96601500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.513085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.513502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80770.484950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80635.642738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     84555000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84555000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.512656                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.512216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70757.322176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70757.322176                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    233087500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    233087500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.567552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.567552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81356.893543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81356.893543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    204437500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    204437500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.567552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.567552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71356.893543                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71356.893543                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.988463                       # Cycle average of tags in use
system.l2.tags.total_refs                     2610001                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1302174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.004341                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.087078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.136813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   255.764213                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999955                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22187718                       # Number of tag accesses
system.l2.tags.data_accesses                 22187718                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        76480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     83228032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83304704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        76480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         76608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     83036736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        83036736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1300438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1301636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1297449                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1297449                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       662085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    720502490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             721166237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       662085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           663193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      718846446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            718846446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      718846446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       662085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    720502490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1440012683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1297437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1300363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000199905250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        81077                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        81077                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3847186                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1218027                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1301633                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1297449                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1301633                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1297449                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             81428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             81337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             81289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             81359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             81282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             81295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             81418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             81247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             81318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             81281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            81371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            81388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            81348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            81499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            81353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            81345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             80928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             81069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             81078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             81092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             81152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             81136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             81024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            81190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            81182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            81052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            80977                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12357973750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6507790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             36762186250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9494.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28244.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1206360                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1214305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1301633                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1297449                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1299740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  81077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  81081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  81078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  81081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  81083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  81080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  81078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  81078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  81077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       178297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.894485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.578181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.638901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2766      1.55%      1.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4538      2.55%      4.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4575      2.57%      6.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3911      2.19%      8.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3103      1.74%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3033      1.70%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4460      2.50%     14.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3199      1.79%     16.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148712     83.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       178297                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        81077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.053184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.015004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.561002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          81055     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           16      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         81077                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        81077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.070383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80997     99.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               68      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         81077                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               83299712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83033984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83304512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83036736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       721.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       718.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    721.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    718.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  115513798500                       # Total gap between requests
system.mem_ctrls.avgGap                      44444.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        76480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     83223232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     83033984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 662084.986044295132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 720460936.156918525696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 718822622.095217347145                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1300438                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1297449                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     35330250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  36726856000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2868358902000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29565.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28241.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2210768.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            636388200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            338244555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4647447420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3386929140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9118184400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29229540150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19742973120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        67099706985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.880081                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  50659603250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3857100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  60997157750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            636666660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            338392560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4645676700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3385530180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9118184400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29225701770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19746205440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        67096357710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.851086                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50667730750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3857100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60989030250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2999371                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2999379                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2999371                       # number of overall hits
system.cpu.icache.overall_hits::total         2999379                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3053                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3055                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3053                       # number of overall misses
system.cpu.icache.overall_misses::total          3055                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    150468997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150468997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    150468997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150468997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3002424                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3002434                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3002424                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3002434                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 49285.619718                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49253.354173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 49285.619718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49253.354173                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          539                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.944444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2269                       # number of writebacks
system.cpu.icache.writebacks::total              2269                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          722                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          722                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2331                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2331                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2331                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2331                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    113729497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113729497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    113729497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113729497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000776                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000776                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000776                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000776                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 48790.003003                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48790.003003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 48790.003003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48790.003003                       # average overall mshr miss latency
system.cpu.icache.replacements                   2269                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2999371                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2999379                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3053                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3055                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    150468997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150468997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3002424                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3002434                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 49285.619718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49253.354173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    113729497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113729497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 48790.003003                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48790.003003                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.998120                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              121371                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.490965                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.998050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6007201                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6007201                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9395834                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9395840                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9395834                       # number of overall hits
system.cpu.dcache.overall_hits::total         9395840                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1315065                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1315066                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1315065                       # number of overall misses
system.cpu.dcache.overall_misses::total       1315066                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 106668956981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 106668956981                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 106668956981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 106668956981                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     10710899                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10710906                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     10710899                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10710906                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.122778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122778                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.122778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122778                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81113.068161                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81113.006481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81113.068161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81113.006481                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28006                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1193                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               730                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.364384                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   132.555556                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1298526                       # number of writebacks
system.cpu.dcache.writebacks::total           1298526                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        12004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        12004                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12004                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1303061                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1303061                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1303061                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1303061                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 104726075481                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 104726075481                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 104726075481                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 104726075481                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.121657                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121657                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.121657                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121657                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80369.280856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80369.280856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80369.280856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80369.280856                       # average overall mshr miss latency
system.cpu.dcache.replacements                1302998                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       202469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          202469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        17034                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17034                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    908892500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    908892500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       219503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       219503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.077603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53357.549607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53357.549607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        11980                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11980                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    264528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    264528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.023025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52340.423427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52340.423427                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      9193365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9193371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1298031                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1298032                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 105760064481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 105760064481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     10491396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10491403                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.123723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.123723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81477.302531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81477.239761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1298007                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1298007                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 104461546981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 104461546981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.123721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80478.415741                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80478.415741                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.998513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10698393                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1302998                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.210598                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.998447                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          22724874                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         22724874                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115513871500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 115513861000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               128187086500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 282825                       # Simulator instruction rate (inst/s)
host_mem_usage                                2089556                       # Number of bytes of host memory used
host_op_rate                                   550959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    38.89                       # Real time elapsed on the host
host_tick_rate                              325832254                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000010                       # Number of instructions simulated
sim_ops                                      21429293                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012673                       # Number of seconds simulated
sim_ticks                                 12673215000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       142857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        285714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       158482                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       158482                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       158482                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          158482                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            758925                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           607140                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branches             142857                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          4464                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       124992                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps        2000000                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     25330806                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.078955                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.380529                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     23937944     94.50%     94.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       988845      3.90%     98.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       245536      0.97%     99.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       142857      0.56%     99.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         2232      0.01%     99.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         6696      0.03%     99.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         2232      0.01%     99.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%     99.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         4464      0.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     25330806                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1142858                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           2000000                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                     0                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       857142     42.86%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1142858     57.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      2000000                       # Class of committed instruction
system.switch_cpus.commit.refs                1142858                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               2000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      25.346430                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                25.346430                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      24971432                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2138392                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            95981                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             22320                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           2232                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        254465                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1216514                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 71424                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              158482                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            316963                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              25027235                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.Insts                1113831                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            4464                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.006253                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       316963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       158482                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.043944                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     25346430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.087889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.693439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         24846432     98.03%     98.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                0      0.00%     98.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           154018      0.61%     98.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                0      0.00%     98.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           187499      0.74%     99.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                0      0.00%     99.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            49108      0.19%     99.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                0      0.00%     99.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           109373      0.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     25346430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           1216514                       # number of floating regfile reads
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           151785                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.083926                       # Inst execution rate
system.switch_cpus.iew.exec_refs              1216514                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1216514                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           13392                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts             0                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1216514                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2127224                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts             0                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       2127224                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12046522                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           2232                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12044290                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        73656                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1062493                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               2058032                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.691177                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            734371                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.081196                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                2127224                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          3343738                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          758925                       # number of integer regfile writes
system.switch_cpus.ipc                       0.039453                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.039453                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        910710     42.81%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      1216514     57.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        2127224                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1220978                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      2437492                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1147322                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1290170                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                4464                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002099                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4464    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         910710                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     27167850                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       910710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       964278                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2127224                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           2127224                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       127224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       276768                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     25346430                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.083926                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.414293                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     23862056     94.14%     94.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1176340      4.64%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       124999      0.49%     99.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        69198      0.27%     99.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        98213      0.39%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         2232      0.01%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         6696      0.03%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4464      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2232      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     25346430                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.083926                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              316963                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1216514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         1520084                       # number of misc regfile reads
system.switch_cpus.numCycles                 25346430                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12057682                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       1285713                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles           180803                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups       6848189                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2129456                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      1366065                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            189731                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       12915982                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           2232                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      12915982                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            80352                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      1218746                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      3348202                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1562501                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             27422318                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4265608                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       142857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       285714                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::WritebackDirty       142857                       # Transaction distribution
system.membus.trans_dist::ReadExReq            142857                       # Transaction distribution
system.membus.trans_dist::ReadExResp           142857                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       428571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       428571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 428571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18285696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18285696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18285696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            142857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  142857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              142857                       # Request fanout histogram
system.membus.reqLayer2.occupancy           857142000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          751884500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12673215000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12673215000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12673215000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  12673215000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::WritebackDirty       285714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           142857                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          142857                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       428571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                428571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18285696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18285696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          142857                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9142848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           285714                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 285714    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             285714                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          285714000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         214285500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12673215000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_misses::.switch_cpus.data       142857                       # number of demand (read+write) misses
system.l2.demand_misses::total                 142857                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       142857                       # number of overall misses
system.l2.overall_misses::total                142857                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  11282591500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11282591500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11282591500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11282591500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data       142857                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               142857                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       142857                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              142857                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 78978.219478                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78978.219478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78978.219478                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78978.219478                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              142857                       # number of writebacks
system.l2.writebacks::total                    142857                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       142857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            142857                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       142857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           142857                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9854021500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9854021500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9854021500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9854021500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68978.219478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68978.219478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68978.219478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68978.219478                       # average overall mshr miss latency
system.l2.replacements                         142857                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       142857                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           142857                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       142857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       142857                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data       142857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              142857                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  11282591500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11282591500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       142857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            142857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78978.219478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78978.219478                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       142857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         142857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   9854021500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9854021500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68978.219478                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68978.219478                       # average ReadExReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12673215000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                      286162                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    143113                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999553                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2428569                       # Number of tag accesses
system.l2.tags.data_accesses                  2428569                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12673215000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.data      9142848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9142848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9142848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9142848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data       142857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              142857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       142857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data    721430829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             721430829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      721430829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            721430829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      721430829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    721430829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1442861657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    142857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    142857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000006374500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8929                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8929                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              422712                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             134121                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      142857                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     142857                       # Number of write requests accepted
system.mem_ctrls.readBursts                    142857                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   142857                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8960                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1352144750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  714285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4030713500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9465.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28215.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   132486                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  133795                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                142857                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               142857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  142857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.652847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   880.723562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.974436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          186      0.96%      0.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          466      2.40%      3.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          512      2.63%      5.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          373      1.92%      7.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          278      1.43%      9.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          418      2.15%     11.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          420      2.16%     13.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          372      1.91%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16416     84.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19441                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16             8929    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8929                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8929    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8929                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9142848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9143296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9142848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9142848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       721.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       721.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    721.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    721.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12673213000                       # Total gap between requests
system.mem_ctrls.avgGap                      44356.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data      9142848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9143296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 721430828.720257639885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 721466178.866215109825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       142857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       142857                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4030713500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 314673430250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28215.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2202716.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             69186600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36773550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           508425120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          371580480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1000633920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3168915570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2197954080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7353469320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.237084                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5641553750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    423280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6608381250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             69615000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             37005045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           511573860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          374169600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1000633920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3178814760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2189617920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7361430105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.865243                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5619445250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    423280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6630489750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12673215000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3316334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3316342                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3316334                       # number of overall hits
system.cpu.icache.overall_hits::total         3316342                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3053                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3055                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3053                       # number of overall misses
system.cpu.icache.overall_misses::total          3055                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    150468997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150468997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    150468997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150468997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3319387                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3319397                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3319387                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3319397                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000920                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000920                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000920                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000920                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 49285.619718                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49253.354173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 49285.619718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49253.354173                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          539                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.944444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2269                       # number of writebacks
system.cpu.icache.writebacks::total              2269                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          722                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          722                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2331                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2331                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2331                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2331                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    113729497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113729497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    113729497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113729497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000702                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000702                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000702                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000702                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 48790.003003                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48790.003003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 48790.003003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48790.003003                       # average overall mshr miss latency
system.cpu.icache.replacements                   2269                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3316334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3316342                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3053                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3055                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    150468997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150468997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3319387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3319397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 49285.619718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49253.354173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    113729497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113729497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 48790.003003                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48790.003003                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 128187086500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.998306                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3318675                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2333                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1422.492499                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.998242                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6641127                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6641127                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128187086500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128187086500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 128187086500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128187086500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128187086500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 128187086500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128187086500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10395835                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10395841                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10395835                       # number of overall hits
system.cpu.dcache.overall_hits::total        10395841                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1457922                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1457923                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1457922                       # number of overall misses
system.cpu.dcache.overall_misses::total       1457923                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 118308690981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 118308690981                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 118308690981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 118308690981                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     11853757                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11853764                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     11853757                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11853764                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.122992                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122992                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.122992                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122992                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81148.848142                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81148.792481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81148.848142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81148.792481                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28006                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1193                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               730                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.364384                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   132.555556                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1441383                       # number of writebacks
system.cpu.dcache.writebacks::total           1441383                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        12004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        12004                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12004                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1445918                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1445918                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1445918                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1445918                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 116222952481                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 116222952481                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 116222952481                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 116222952481                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.121980                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121980                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.121980                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121980                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80380.044014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80380.044014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80380.044014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80380.044014                       # average overall mshr miss latency
system.cpu.dcache.replacements                1445855                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       202469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          202469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        17034                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17034                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    908892500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    908892500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       219503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       219503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.077603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53357.549607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53357.549607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        11980                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11980                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    264528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    264528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.023025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52340.423427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52340.423427                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     10193366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10193372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1440888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1440889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 117399798481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 117399798481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     11634254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11634261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.123849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.123849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81477.393441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81477.336895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1440864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1440864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 115958423981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 115958423981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.123847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80478.396282                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80478.396282                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 128187086500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.998660                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11841760                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1445919                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.189781                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000060                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.998600                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25153447                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25153447                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128187086500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 128187076000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
