#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d6ad874210 .scope module, "code_tb" "code_tb" 2 2;
 .timescale 0 0;
v000001d6ad911d90_0 .var "clk", 0 0;
v000001d6ad911930_0 .net "out", 31 0, v000001d6ad9106a0_0;  1 drivers
v000001d6ad912a10_0 .net "pc", 4 0, v000001d6ad910740_0;  1 drivers
S_000001d6ad86c060 .scope module, "f" "CPU" 2 19, 3 4 0, S_000001d6ad874210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 5 "pc";
    .port_info 2 /OUTPUT 32 "out";
P_000001d6ad9aa280 .param/l "state_decode" 0 3 8, C4<01>;
P_000001d6ad9aa2b8 .param/l "state_execute" 0 3 9, C4<10>;
P_000001d6ad9aa2f0 .param/l "state_fetch" 0 3 7, C4<00>;
L_000001d6ad888d60 .functor BUFZ 32, L_000001d6ad9128d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d6ad888e40 .functor BUFZ 32, L_000001d6ad9119d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6ad910920_0 .net *"_ivl_0", 31 0, L_000001d6ad9128d0;  1 drivers
v000001d6ad910a60_0 .net *"_ivl_10", 6 0, L_000001d6ad911430;  1 drivers
L_000001d6ad9b00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d6ad910b00_0 .net *"_ivl_13", 1 0, L_000001d6ad9b00d0;  1 drivers
v000001d6ad910f60_0 .net *"_ivl_2", 6 0, L_000001d6ad9111b0;  1 drivers
L_000001d6ad9b0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d6ad910240_0 .net *"_ivl_5", 1 0, L_000001d6ad9b0088;  1 drivers
v000001d6ad910c40_0 .net *"_ivl_8", 31 0, L_000001d6ad9119d0;  1 drivers
v000001d6ad910100_0 .net "address", 15 0, v000001d6ad833530_0;  1 drivers
v000001d6ad910d80_0 .var "ans", 31 0;
v000001d6ad9102e0_0 .net "branch", 0 0, v000001d6ad86c430_0;  1 drivers
v000001d6ad910560_0 .net "clk", 0 0, v000001d6ad911d90_0;  1 drivers
v000001d6ad910e20 .array "data_memory", 0 31, 31 0;
v000001d6ad910ec0_0 .var "decode_flag", 0 0;
v000001d6ad910380_0 .net "func_code", 5 0, v000001d6ad8745d0_0;  1 drivers
v000001d6ad9109c0_0 .net "instruction", 31 0, v000001d6ad910ce0_0;  1 drivers
v000001d6ad910420_0 .net "op1", 31 0, L_000001d6ad888d60;  1 drivers
v000001d6ad9104c0_0 .net "op2", 31 0, L_000001d6ad888e40;  1 drivers
v000001d6ad910600_0 .net "op_code", 5 0, v000001d6ad87be60_0;  1 drivers
v000001d6ad9106a0_0 .var "out", 31 0;
v000001d6ad910740_0 .var "pc", 4 0;
v000001d6ad9107e0_0 .net "rd", 4 0, v000001d6ad87bf00_0;  1 drivers
v000001d6ad910880_0 .net "rs", 4 0, v000001d6ad87bfa0_0;  1 drivers
v000001d6ad911070_0 .net "rt", 4 0, v000001d6ad87c040_0;  1 drivers
v000001d6ad912010_0 .net "shamt", 4 0, v000001d6ad9101a0_0;  1 drivers
E_000001d6ad8b0640 .event posedge, v000001d6ad910560_0;
L_000001d6ad9128d0 .array/port v000001d6ad910e20, L_000001d6ad9111b0;
L_000001d6ad9111b0 .concat [ 5 2 0 0], v000001d6ad87bfa0_0, L_000001d6ad9b0088;
L_000001d6ad9119d0 .array/port v000001d6ad910e20, L_000001d6ad911430;
L_000001d6ad911430 .concat [ 5 2 0 0], v000001d6ad87c040_0, L_000001d6ad9b00d0;
S_000001d6ad86c1f0 .scope module, "d" "decode" 3 65, 4 1 0, S_000001d6ad86c060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 6 "op_code";
    .port_info 2 /OUTPUT 6 "func_code";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rt";
    .port_info 5 /OUTPUT 5 "rd";
    .port_info 6 /OUTPUT 5 "shamt";
    .port_info 7 /OUTPUT 16 "address";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /INPUT 1 "decode_flag";
v000001d6ad833530_0 .var "address", 15 0;
v000001d6ad86c430_0 .var "branch", 0 0;
v000001d6ad874530_0 .net "decode_flag", 0 0, v000001d6ad910ec0_0;  1 drivers
v000001d6ad8745d0_0 .var "func_code", 5 0;
v000001d6ad87bdc0_0 .net "instruction", 31 0, v000001d6ad910ce0_0;  alias, 1 drivers
v000001d6ad87be60_0 .var "op_code", 5 0;
v000001d6ad87bf00_0 .var "rd", 4 0;
v000001d6ad87bfa0_0 .var "rs", 4 0;
v000001d6ad87c040_0 .var "rt", 4 0;
v000001d6ad9101a0_0 .var "shamt", 4 0;
E_000001d6ad8b0340 .event anyedge, v000001d6ad87bdc0_0, v000001d6ad87be60_0;
S_000001d6ad832d60 .scope module, "i" "instructions" 3 63, 5 1 0, S_000001d6ad86c060;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000001d6ad910ba0_0 .net "address", 4 0, v000001d6ad910740_0;  alias, 1 drivers
v000001d6ad910ce0_0 .var "instruction", 31 0;
v000001d6ad910060 .array "instruction_memory", 0 31, 31 0;
v000001d6ad910060_0 .array/port v000001d6ad910060, 0;
v000001d6ad910060_1 .array/port v000001d6ad910060, 1;
v000001d6ad910060_2 .array/port v000001d6ad910060, 2;
E_000001d6ad8b0380/0 .event anyedge, v000001d6ad910ba0_0, v000001d6ad910060_0, v000001d6ad910060_1, v000001d6ad910060_2;
v000001d6ad910060_3 .array/port v000001d6ad910060, 3;
v000001d6ad910060_4 .array/port v000001d6ad910060, 4;
v000001d6ad910060_5 .array/port v000001d6ad910060, 5;
v000001d6ad910060_6 .array/port v000001d6ad910060, 6;
E_000001d6ad8b0380/1 .event anyedge, v000001d6ad910060_3, v000001d6ad910060_4, v000001d6ad910060_5, v000001d6ad910060_6;
v000001d6ad910060_7 .array/port v000001d6ad910060, 7;
v000001d6ad910060_8 .array/port v000001d6ad910060, 8;
v000001d6ad910060_9 .array/port v000001d6ad910060, 9;
v000001d6ad910060_10 .array/port v000001d6ad910060, 10;
E_000001d6ad8b0380/2 .event anyedge, v000001d6ad910060_7, v000001d6ad910060_8, v000001d6ad910060_9, v000001d6ad910060_10;
v000001d6ad910060_11 .array/port v000001d6ad910060, 11;
v000001d6ad910060_12 .array/port v000001d6ad910060, 12;
v000001d6ad910060_13 .array/port v000001d6ad910060, 13;
v000001d6ad910060_14 .array/port v000001d6ad910060, 14;
E_000001d6ad8b0380/3 .event anyedge, v000001d6ad910060_11, v000001d6ad910060_12, v000001d6ad910060_13, v000001d6ad910060_14;
v000001d6ad910060_15 .array/port v000001d6ad910060, 15;
v000001d6ad910060_16 .array/port v000001d6ad910060, 16;
v000001d6ad910060_17 .array/port v000001d6ad910060, 17;
v000001d6ad910060_18 .array/port v000001d6ad910060, 18;
E_000001d6ad8b0380/4 .event anyedge, v000001d6ad910060_15, v000001d6ad910060_16, v000001d6ad910060_17, v000001d6ad910060_18;
v000001d6ad910060_19 .array/port v000001d6ad910060, 19;
v000001d6ad910060_20 .array/port v000001d6ad910060, 20;
v000001d6ad910060_21 .array/port v000001d6ad910060, 21;
v000001d6ad910060_22 .array/port v000001d6ad910060, 22;
E_000001d6ad8b0380/5 .event anyedge, v000001d6ad910060_19, v000001d6ad910060_20, v000001d6ad910060_21, v000001d6ad910060_22;
v000001d6ad910060_23 .array/port v000001d6ad910060, 23;
v000001d6ad910060_24 .array/port v000001d6ad910060, 24;
v000001d6ad910060_25 .array/port v000001d6ad910060, 25;
v000001d6ad910060_26 .array/port v000001d6ad910060, 26;
E_000001d6ad8b0380/6 .event anyedge, v000001d6ad910060_23, v000001d6ad910060_24, v000001d6ad910060_25, v000001d6ad910060_26;
v000001d6ad910060_27 .array/port v000001d6ad910060, 27;
v000001d6ad910060_28 .array/port v000001d6ad910060, 28;
v000001d6ad910060_29 .array/port v000001d6ad910060, 29;
v000001d6ad910060_30 .array/port v000001d6ad910060, 30;
E_000001d6ad8b0380/7 .event anyedge, v000001d6ad910060_27, v000001d6ad910060_28, v000001d6ad910060_29, v000001d6ad910060_30;
v000001d6ad910060_31 .array/port v000001d6ad910060, 31;
E_000001d6ad8b0380/8 .event anyedge, v000001d6ad910060_31;
E_000001d6ad8b0380 .event/or E_000001d6ad8b0380/0, E_000001d6ad8b0380/1, E_000001d6ad8b0380/2, E_000001d6ad8b0380/3, E_000001d6ad8b0380/4, E_000001d6ad8b0380/5, E_000001d6ad8b0380/6, E_000001d6ad8b0380/7, E_000001d6ad8b0380/8;
S_000001d6ad8743a0 .scope module, "data" "data" 5 44;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "address";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
o000001d6ad8baa88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001d6ad911e30_0 .net "address", 4 0, o000001d6ad8baa88;  0 drivers
o000001d6ad8baab8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6ad9112f0_0 .net "clk", 0 0, o000001d6ad8baab8;  0 drivers
o000001d6ad8baae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d6ad912ab0_0 .net "data_in", 31 0, o000001d6ad8baae8;  0 drivers
v000001d6ad912dd0 .array "data_memory", 0 31, 31 0;
v000001d6ad912150_0 .var "data_out", 31 0;
o000001d6ad8bab48 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6ad912330_0 .net "mode", 0 0, o000001d6ad8bab48;  0 drivers
E_000001d6ad8b0bc0 .event posedge, v000001d6ad9112f0_0;
    .scope S_000001d6ad832d60;
T_0 ;
    %pushi/vec4 428802048, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 38762497, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 636485632, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 636551169, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 705757191, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 569442304, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 569376769, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 160169985, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 23762946, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 764608512, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 155844609, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 25976834, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 759889920, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910060, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001d6ad832d60;
T_1 ;
    %wait E_000001d6ad8b0380;
    %load/vec4 v000001d6ad910ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d6ad910060, 4;
    %assign/vec4 v000001d6ad910ce0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d6ad86c1f0;
T_2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001d6ad87be60_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001d6ad8745d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d6ad87bfa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d6ad87c040_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d6ad87bf00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d6ad9101a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001d6ad833530_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_000001d6ad86c1f0;
T_3 ;
    %wait E_000001d6ad8b0340;
    %load/vec4 v000001d6ad87bdc0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v000001d6ad87be60_0, 0, 6;
    %load/vec4 v000001d6ad87be60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001d6ad87bdc0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v000001d6ad8745d0_0, 0, 6;
    %load/vec4 v000001d6ad87bdc0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000001d6ad87bfa0_0, 0, 5;
    %load/vec4 v000001d6ad87bdc0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001d6ad87c040_0, 0, 5;
    %load/vec4 v000001d6ad87bdc0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000001d6ad87bf00_0, 0, 5;
    %load/vec4 v000001d6ad87bdc0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v000001d6ad9101a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6ad86c430_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d6ad87be60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001d6ad87bdc0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001d6ad833530_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6ad86c430_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d6ad87bdc0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001d6ad833530_0, 0, 16;
    %load/vec4 v000001d6ad87bdc0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000001d6ad87bfa0_0, 0, 5;
    %load/vec4 v000001d6ad87bdc0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001d6ad87bf00_0, 0, 5;
    %load/vec4 v000001d6ad87bdc0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001d6ad87c040_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6ad86c430_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d6ad86c060;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %end;
    .thread T_4;
    .scope S_000001d6ad86c060;
T_5 ;
    %pushi/vec4 78, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 456, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 89, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 267, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 102, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %end;
    .thread T_5;
    .scope S_000001d6ad86c060;
T_6 ;
    %vpi_call 3 69 "$display", "Before Sorting: %d %d %d %d %d %d %d %d %d %d", &A<v000001d6ad910e20, 0>, &A<v000001d6ad910e20, 1>, &A<v000001d6ad910e20, 2>, &A<v000001d6ad910e20, 3>, &A<v000001d6ad910e20, 4>, &A<v000001d6ad910e20, 5>, &A<v000001d6ad910e20, 6>, &A<v000001d6ad910e20, 7>, &A<v000001d6ad910e20, 8>, &A<v000001d6ad910e20, 9> {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001d6ad86c060;
T_7 ;
    %wait E_000001d6ad8b0640;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6ad910ec0_0, 0, 1;
    %load/vec4 v000001d6ad9107e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d6ad910e20, 4;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %load/vec4 v000001d6ad910600_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d6ad910380_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad9104c0_0;
    %add;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad9104c0_0;
    %sub;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad9104c0_0;
    %add;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad9104c0_0;
    %sub;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad9104c0_0;
    %and;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad9104c0_0;
    %or;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad9104c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
T_7.0 ;
    %load/vec4 v000001d6ad910600_0;
    %cmpi/ne 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_7.15, 4;
    %load/vec4 v000001d6ad910600_0;
    %pushi/vec4 1, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v000001d6ad910600_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %jmp T_7.31;
T_7.16 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.31;
T_7.17 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.31;
T_7.18 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 32;
    %and;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.31;
T_7.19 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 32;
    %or;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.31;
T_7.20 ;
    %load/vec4 v000001d6ad910420_0;
    %ix/getv 4, v000001d6ad910100_0;
    %shiftl 4;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.31;
T_7.21 ;
    %load/vec4 v000001d6ad910420_0;
    %ix/getv 4, v000001d6ad910100_0;
    %shiftr 4;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.31;
T_7.22 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001d6ad910e20, 4;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.31;
T_7.23 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001d6ad910e20, 4;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %load/vec4 v000001d6ad9107e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d6ad910e20, 4;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.31;
T_7.24 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad9104c0_0;
    %cmp/u;
    %jmp/0xz  T_7.32, 5;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.33;
T_7.32 ;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
T_7.33 ;
    %jmp T_7.31;
T_7.25 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad9104c0_0;
    %cmp/ne;
    %jmp/0xz  T_7.34, 4;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %load/vec4 v000001d6ad910740_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_7.36, 4;
    %vpi_call 3 164 "$display", "After Sorting: %d %d %d %d %d %d %d %d %d %d", &A<v000001d6ad910e20, 0>, &A<v000001d6ad910e20, 1>, &A<v000001d6ad910e20, 2>, &A<v000001d6ad910e20, 3>, &A<v000001d6ad910e20, 4>, &A<v000001d6ad910e20, 5>, &A<v000001d6ad910e20, 6>, &A<v000001d6ad910e20, 7>, &A<v000001d6ad910e20, 8>, &A<v000001d6ad910e20, 9> {0 0 0};
T_7.36 ;
T_7.35 ;
    %jmp T_7.31;
T_7.26 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad9104c0_0;
    %cmp/e;
    %jmp/0xz  T_7.38, 4;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.39;
T_7.38 ;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
T_7.39 ;
    %jmp T_7.31;
T_7.27 ;
    %load/vec4 v000001d6ad9104c0_0;
    %load/vec4 v000001d6ad910420_0;
    %cmp/u;
    %jmp/0xz  T_7.40, 5;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.41;
T_7.40 ;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
T_7.41 ;
    %jmp T_7.31;
T_7.28 ;
    %load/vec4 v000001d6ad9104c0_0;
    %load/vec4 v000001d6ad910420_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.42, 5;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.43;
T_7.42 ;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
T_7.43 ;
    %jmp T_7.31;
T_7.29 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad9104c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.44, 5;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
T_7.45 ;
    %jmp T_7.31;
T_7.30 ;
    %load/vec4 v000001d6ad910420_0;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.46, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
    %jmp T_7.47;
T_7.46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6ad910d80_0, 0, 32;
T_7.47 ;
    %load/vec4 v000001d6ad910740_0;
    %addi 1, 0, 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.31;
T_7.31 ;
    %pop/vec4 1;
T_7.13 ;
    %load/vec4 v000001d6ad910600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.48, 4;
    %load/vec4 v000001d6ad910420_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_7.52, 6;
    %jmp T_7.53;
T_7.50 ;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.53;
T_7.51 ;
    %load/vec4 v000001d6ad910740_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %load/vec4 v000001d6ad910100_0;
    %pad/u 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.53;
T_7.52 ;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001d6ad910e20, 4;
    %pad/u 5;
    %store/vec4 v000001d6ad910740_0, 0, 5;
    %jmp T_7.53;
T_7.53 ;
    %pop/vec4 1;
T_7.48 ;
    %load/vec4 v000001d6ad910d80_0;
    %store/vec4 v000001d6ad9106a0_0, 0, 32;
    %load/vec4 v000001d6ad910d80_0;
    %load/vec4 v000001d6ad9107e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001d6ad910e20, 4, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d6ad874210;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6ad911d90_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001d6ad874210;
T_9 ;
    %delay 10, 0;
    %load/vec4 v000001d6ad911d90_0;
    %inv;
    %store/vec4 v000001d6ad911d90_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d6ad874210;
T_10 ;
    %delay 1000000, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001d6ad8743a0;
T_11 ;
    %pushi/vec4 78, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 456, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 89, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 267, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 102, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %end;
    .thread T_11;
    .scope S_000001d6ad8743a0;
T_12 ;
    %wait E_000001d6ad8b0bc0;
    %load/vec4 v000001d6ad912330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000001d6ad912ab0_0;
    %load/vec4 v000001d6ad911e30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001d6ad912dd0, 4, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d6ad911e30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d6ad912dd0, 4;
    %store/vec4 v000001d6ad912150_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\cse_bubble_tb.v";
    "./cse_bubble.v";
    "./decode.v";
    "./instruction_memory.v";
