git clone --depth 1 --no-tags https://github.com/happytianhao/vivado_zth.git f:/verilog_sva_gh_scraper/data/full_repos/179014079
git clone --depth 1 --no-tags https://github.com/jmpdevelopment/IRModule.git f:/verilog_sva_gh_scraper/data/full_repos/173929992
git clone --depth 1 --no-tags https://github.com/xuesongjun/CZ_EVM.git f:/verilog_sva_gh_scraper/data/full_repos/173910800
git clone --depth 1 --no-tags https://github.com/JacobMcMorrow/CSCB58_Project.git f:/verilog_sva_gh_scraper/data/full_repos/173852806
git clone --depth 1 --no-tags https://github.com/zacharythesharp/SHA-256-Memory-Setup.git f:/verilog_sva_gh_scraper/data/full_repos/173218112
git clone --depth 1 --no-tags https://github.com/mugundhan1/pc_utils.git f:/verilog_sva_gh_scraper/data/full_repos/173232793
git clone --depth 1 --no-tags https://github.com/HagarHaytham/DCNN_Accelerator_IO.git f:/verilog_sva_gh_scraper/data/full_repos/173472744
git clone --depth 1 --no-tags https://github.com/nishant3101/Basys3_Seven_Segment.git f:/verilog_sva_gh_scraper/data/full_repos/173471432
git clone --depth 1 --no-tags https://github.com/vgshitol/SHA256_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/173399825
git clone --depth 1 --no-tags https://github.com/jimmygan0829/AES-in-SV.git f:/verilog_sva_gh_scraper/data/full_repos/173434699
git clone --depth 1 --no-tags https://github.com/Galiold/MIPS-SingleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/173446516
git clone --depth 1 --no-tags https://github.com/Ethan-MoBeau/hsd2019_group1.git f:/verilog_sva_gh_scraper/data/full_repos/175524242
git clone --depth 1 --no-tags https://github.com/Verdvana/SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/176042929
git clone --depth 1 --no-tags https://github.com/MostafaMohsen010/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/174028014
git clone --depth 1 --no-tags https://github.com/tcooper719/circuitLab1.git f:/verilog_sva_gh_scraper/data/full_repos/175103713
git clone --depth 1 --no-tags https://github.com/torossian97/CPEN311---Lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/174750692
git clone --depth 1 --no-tags https://github.com/chenjieLuo/Digital_Integrated_Circuit_DesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/174753434
git clone --depth 1 --no-tags https://github.com/ruitian12/mips_32.git f:/verilog_sva_gh_scraper/data/full_repos/178447623
git clone --depth 1 --no-tags https://github.com/victoriaogomes/SD-Prob1.git f:/verilog_sva_gh_scraper/data/full_repos/179117162
git clone --depth 1 --no-tags https://github.com/rjntyjtty/BattleForAltera.git f:/verilog_sva_gh_scraper/data/full_repos/175501584
git clone --depth 1 --no-tags https://github.com/bit-zone/Hardware-MCMC-Constraints-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/175631460
git clone --depth 1 --no-tags https://github.com/moyoonthego/Beat-Recorder.git f:/verilog_sva_gh_scraper/data/full_repos/175700979
git clone --depth 1 --no-tags https://github.com/aseemthapa/Verilog-for-Basic-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/176634570
git clone --depth 1 --no-tags https://github.com/yapdianang/music-synth.git f:/verilog_sva_gh_scraper/data/full_repos/174627627
git clone --depth 1 --no-tags https://github.com/zhl56746/Topmetal_Firmware.git f:/verilog_sva_gh_scraper/data/full_repos/176198105
git clone --depth 1 --no-tags https://github.com/moisotico/Digitales-II.git f:/verilog_sva_gh_scraper/data/full_repos/178052224
git clone --depth 1 --no-tags https://github.com/mairabaptista/mirCore.git f:/verilog_sva_gh_scraper/data/full_repos/178010642
git clone --depth 1 --no-tags https://github.com/hanmeng221/mulityCPU.git f:/verilog_sva_gh_scraper/data/full_repos/175123730
git clone --depth 1 --no-tags https://github.com/Zigazou/VGADE0.git f:/verilog_sva_gh_scraper/data/full_repos/177539509
git clone --depth 1 --no-tags https://github.com/Yibiu/LearnFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/174515411
git clone --depth 1 --no-tags https://github.com/shiva1393/shiva.git f:/verilog_sva_gh_scraper/data/full_repos/174534420
git clone --depth 1 --no-tags https://github.com/Swetha-Rani/fpga1.git f:/verilog_sva_gh_scraper/data/full_repos/174532108
git clone --depth 1 --no-tags https://github.com/helloworld1983/multi-camera-surveillance.git f:/verilog_sva_gh_scraper/data/full_repos/178491804
git clone --depth 1 --no-tags https://github.com/shaswtkoi29/verilog-project1.git f:/verilog_sva_gh_scraper/data/full_repos/178787354
git clone --depth 1 --no-tags https://github.com/bearichan/thesis_SFV.git f:/verilog_sva_gh_scraper/data/full_repos/178878136
git clone --depth 1 --no-tags https://github.com/ilan-segal/State-Automata.git f:/verilog_sva_gh_scraper/data/full_repos/176856159
git clone --depth 1 --no-tags https://github.com/linhcuncuc/Project1.git f:/verilog_sva_gh_scraper/data/full_repos/178508359
git clone --depth 1 --no-tags https://github.com/muhammet1997/FPGA-designs.git f:/verilog_sva_gh_scraper/data/full_repos/177189878
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-cjswedes.git f:/verilog_sva_gh_scraper/data/full_repos/174875874
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-amitsg7505.git f:/verilog_sva_gh_scraper/data/full_repos/175096672
git clone --depth 1 --no-tags https://github.com/ByVictorrr/SolarRAT.git f:/verilog_sva_gh_scraper/data/full_repos/174419674
git clone --depth 1 --no-tags https://github.com/AdamMessi/TEST.git f:/verilog_sva_gh_scraper/data/full_repos/175767539
git clone --depth 1 --no-tags https://github.com/Elegantuni/verilog_led_step.git f:/verilog_sva_gh_scraper/data/full_repos/176618520
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-CanyonBomber_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/176616578
git clone --depth 1 --no-tags https://github.com/mjklopfer/USU.git f:/verilog_sva_gh_scraper/data/full_repos/174023470
git clone --depth 1 --no-tags https://github.com/crawdaddie/VerilogSynth.git f:/verilog_sva_gh_scraper/data/full_repos/174322505
git clone --depth 1 --no-tags https://github.com/Aithu-Snehith/image_stegenography_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/174342784
git clone --depth 1 --no-tags https://github.com/VireshsinghR/memory_sv.git f:/verilog_sva_gh_scraper/data/full_repos/175544892
git clone --depth 1 --no-tags https://github.com/alex-g-tejada/Soft-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/173649071
git clone --depth 1 --no-tags https://github.com/qiaosiyi/flow-speed.git f:/verilog_sva_gh_scraper/data/full_repos/173651575
git clone --depth 1 --no-tags https://github.com/yeyuezhishui/Project_Digital_circuits.git f:/verilog_sva_gh_scraper/data/full_repos/177444235
git clone --depth 1 --no-tags https://github.com/pragya77/FPGA-based-Data-Acquisition-System.git f:/verilog_sva_gh_scraper/data/full_repos/178183659
git clone --depth 1 --no-tags https://github.com/michaelolivas/Multi-Cycle-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/176209160
git clone --depth 1 --no-tags https://github.com/mcgarrye/CSC258sampler.git f:/verilog_sva_gh_scraper/data/full_repos/176573748
git clone --depth 1 --no-tags https://github.com/AniketBiala/cscb58_team7.git f:/verilog_sva_gh_scraper/data/full_repos/174235743
git clone --depth 1 --no-tags https://github.com/sea120424/CA2018.git f:/verilog_sva_gh_scraper/data/full_repos/174715692
git clone --depth 1 --no-tags https://github.com/m-hoseyny/CAL-UT-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/174974223
git clone --depth 1 --no-tags https://github.com/jalamani/Simon-Says.git f:/verilog_sva_gh_scraper/data/full_repos/175072687
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-ejkburt.git f:/verilog_sva_gh_scraper/data/full_repos/175265590
git clone --depth 1 --no-tags https://github.com/canyuchen/MIPS-Five-stage-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/175525487
git clone --depth 1 --no-tags https://github.com/ucsd-cse-140l-ltsaur/Lab.git f:/verilog_sva_gh_scraper/data/full_repos/177375963
git clone --depth 1 --no-tags https://github.com/rayepeng/sccpu_design.git f:/verilog_sva_gh_scraper/data/full_repos/177382378
git clone --depth 1 --no-tags https://github.com/hoangminh2408/ECE-3829-lab2.git f:/verilog_sva_gh_scraper/data/full_repos/176024772
git clone --depth 1 --no-tags https://github.com/slakh96/Hangman.git f:/verilog_sva_gh_scraper/data/full_repos/176156453
git clone --depth 1 --no-tags https://github.com/Zhuxszzz/Simple-multicycle-single-CPU-Veriliog.git f:/verilog_sva_gh_scraper/data/full_repos/172936729
git clone --depth 1 --no-tags https://github.com/rtphan/CS152A-lab4.git f:/verilog_sva_gh_scraper/data/full_repos/173164203
git clone --depth 1 --no-tags https://github.com/Josep-h/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/175758024
git clone --depth 1 --no-tags https://github.com/saltyseadawg/csc258_finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/176172330
git clone --depth 1 --no-tags https://github.com/PreethamOO7/FPGA-IDP-.git f:/verilog_sva_gh_scraper/data/full_repos/173589872
git clone --depth 1 --no-tags https://github.com/Azzazy/comp-arch.git f:/verilog_sva_gh_scraper/data/full_repos/176284929
git clone --depth 1 --no-tags https://github.com/akankshya107/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/177010617
git clone --depth 1 --no-tags https://github.com/tisla002/Mips-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/178051904
git clone --depth 1 --no-tags https://github.com/isVicjiar/Vi.git f:/verilog_sva_gh_scraper/data/full_repos/178354392
git clone --depth 1 --no-tags https://github.com/sanidhyanarayansingh/atmimplementationusingverilog.git f:/verilog_sva_gh_scraper/data/full_repos/178463992
git clone --depth 1 --no-tags https://github.com/AnthonyFaubert/UW_EE371_FinalProjectStarter.git f:/verilog_sva_gh_scraper/data/full_repos/178427366
git clone --depth 1 --no-tags https://github.com/TheParodicts/MIPS_CPU_Diagram.git f:/verilog_sva_gh_scraper/data/full_repos/178422152
git clone --depth 1 --no-tags https://github.com/carlsbug/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/178986293
git clone --depth 1 --no-tags https://github.com/Macavitty/Circuitry.git f:/verilog_sva_gh_scraper/data/full_repos/177142163
git clone --depth 1 --no-tags https://github.com/shayramos/controladorMemoria.git f:/verilog_sva_gh_scraper/data/full_repos/174440770
git clone --depth 1 --no-tags https://github.com/azurity/a-simple-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/175617906
git clone --depth 1 --no-tags https://github.com/DaDa0413/Air-Hockey-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/178027256
git clone --depth 1 --no-tags https://github.com/ucsd-cse-140l-ltsaur/Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/177380805
git clone --depth 1 --no-tags https://github.com/jadenyjw/waveform-visualizer.git f:/verilog_sva_gh_scraper/data/full_repos/173211983
git clone --depth 1 --no-tags https://github.com/aamirEE/FPGA_IDP.git f:/verilog_sva_gh_scraper/data/full_repos/173593282
git clone --depth 1 --no-tags https://github.com/lialber2/B58Project.git f:/verilog_sva_gh_scraper/data/full_repos/176009445
git clone --depth 1 --no-tags https://github.com/nils-wisiol/hwlab.git f:/verilog_sva_gh_scraper/data/full_repos/176326804
git clone --depth 1 --no-tags https://github.com/sarahbrande/verilogStuff.git f:/verilog_sva_gh_scraper/data/full_repos/174660275
git clone --depth 1 --no-tags https://github.com/es717249/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/174904705
git clone --depth 1 --no-tags https://github.com/eldougo/verilog_seven_seg_driver.git f:/verilog_sva_gh_scraper/data/full_repos/175359301
git clone --depth 1 --no-tags https://github.com/WojciechJ/SystemyWbudowane.git f:/verilog_sva_gh_scraper/data/full_repos/175311057
git clone --depth 1 --no-tags https://github.com/Sathathinesh/CO221.git f:/verilog_sva_gh_scraper/data/full_repos/175341057
git clone --depth 1 --no-tags https://github.com/Sathathinesh/CO224.git f:/verilog_sva_gh_scraper/data/full_repos/175345769
git clone --depth 1 --no-tags https://github.com/shrinidhi99/Verilog-assignment.git f:/verilog_sva_gh_scraper/data/full_repos/176853929
git clone --depth 1 --no-tags https://github.com/pcpcp/200.git f:/verilog_sva_gh_scraper/data/full_repos/176433439
git clone --depth 1 --no-tags https://github.com/kyawthiha75/FIFOinverilog.git f:/verilog_sva_gh_scraper/data/full_repos/176399384
git clone --depth 1 --no-tags https://github.com/adithyahosapate/FPGA-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/174532464
git clone --depth 1 --no-tags https://github.com/Dynamitelaw/notShazam.git f:/verilog_sva_gh_scraper/data/full_repos/177039485
git clone --depth 1 --no-tags https://github.com/LucasNT/SistemaEmbarcados.git f:/verilog_sva_gh_scraper/data/full_repos/178458832
git clone --depth 1 --no-tags https://github.com/superdada2/Tuck423.git f:/verilog_sva_gh_scraper/data/full_repos/178992869
git clone --depth 1 --no-tags https://github.com/sinjoysaha/4-bit-ripple-carry-adder.git f:/verilog_sva_gh_scraper/data/full_repos/173743351
