This is a 2023/2024 class project where the goal was to implement an entier VeSPA (Very simple processor architecture) system from the hardware (SoC) to the software (Compiler).
