// Seed: 2989967261
module module_0 (
    input tri  id_0,
    input wand id_1,
    input wire id_2,
    input wor  id_3
);
  logic id_5 = -1;
  assign id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3[1 : 1]
    , id_8 = -1'd0,
    input wor id_4,
    input uwire id_5,
    output supply0 id_6
);
  logic id_9 = 1;
  wire  id_10;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_9 = -1;
endmodule
