--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o
glib_gbt_example_design.twr glib_gbt_example_design.pcf

Design file:              glib_gbt_example_design.ncd
Physical constraint file: glib_gbt_example_design.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "usr/gbtExmplDsgn/mgtTxReset_from_gbtBankRst" MAXDELAY = 
3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.409ns.
--------------------------------------------------------------------------------
Slack:                  1.591ns usr/gbtExmplDsgn/mgtTxReset_from_gbtBankRst
Report:    1.409ns delay meets   3.000ns timing constraint by 1.591ns
From                              To                                Delay(ns)
SLICE_X93Y15.A                    GTXE1_X0Y0.GTXTXRESET                 1.409  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "usr/gbtExmplDsgn/mgtRxReset_from_gbtBankRst" MAXDELAY = 
3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.044ns.
--------------------------------------------------------------------------------
Slack:                  0.956ns usr/gbtExmplDsgn/mgtRxReset_from_gbtBankRst
Report:    2.044ns delay meets   3.000ns timing constraint by 0.956ns
From                              To                                Delay(ns)
SLICE_X90Y23.A                    GTXE1_X0Y0.GTXRXRESET                 2.044  
SLICE_X90Y23.A                    SLICE_X75Y16.SR                       1.103  
SLICE_X90Y23.A                    SLICE_X94Y18.SR                       0.724  
SLICE_X90Y23.A                    SLICE_X95Y18.SR                       0.724  
SLICE_X90Y23.A                    SLICE_X98Y18.SR                       0.866  
SLICE_X90Y23.A                    SLICE_X98Y19.SR                       0.900  
SLICE_X90Y23.A                    SLICE_X99Y18.SR                       0.866  
SLICE_X90Y23.A                    SLICE_X99Y19.SR                       0.900  
SLICE_X90Y23.A                    SLICE_X101Y19.SR                      0.873  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X68Y14.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.707ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.672ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y18.AQ      Tcklo                 0.355   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y17.A6      net (fanout=1)        0.379   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y17.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X65Y15.C6      net (fanout=2)        0.497   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X65Y15.C       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X68Y14.C3      net (fanout=1)        0.752   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X68Y14.C       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X68Y14.B3      net (fanout=1)        0.457   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X68Y14.CLK     Tas                   0.028   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (0.587ns logic, 2.085ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X66Y37.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.556ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.521ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y33.AQ      Tcklo                 0.355   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X61Y34.A5      net (fanout=1)        0.294   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X61Y34.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X65Y35.C3      net (fanout=3)        0.760   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X65Y35.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X66Y37.B1      net (fanout=1)        0.710   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X66Y37.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X66Y37.A6      net (fanout=1)        0.125   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X66Y37.CLK     Tas                   0.073   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.521ns (0.632ns logic, 1.889ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X61Y34.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.176ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y33.AQ      Tcklo                 0.355   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X61Y34.A5      net (fanout=1)        0.294   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X61Y34.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X61Y34.BX      net (fanout=3)        0.390   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X61Y34.CLK     Tdick                 0.034   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.457ns logic, 0.684ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X62Y17.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.192ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y18.AQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y17.A6      net (fanout=1)        0.152   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y17.CLK     Tah         (-Th)     0.055   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.040ns logic, 0.152ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X63Y17.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.261ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y18.AQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y17.A6      net (fanout=1)        0.152   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y17.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X63Y17.AX      net (fanout=2)        0.056   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X63Y17.CLK     Tckdi       (-Th)     0.076   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.053ns logic, 0.208ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X62Y34.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.312ns (datapath - clock path skew - uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.312ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y33.AQ      Tcklo                 0.095   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X61Y34.A5      net (fanout=1)        0.106   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X61Y34.A       Tilo                  0.034   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X62Y34.AX      net (fanout=3)        0.153   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X62Y34.CLK     Tckdi       (-Th)     0.076   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.053ns logic, 0.259ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X61Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.348ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.775ns (Levels of Logic = 0)
  Clock Path Skew:      -3.994ns (1.837 - 5.831)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y31.AQ      Tcko                  0.337   usr/txIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X61Y33.SR      net (fanout=10)       1.141   usr/txIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X61Y33.CLK     Trck                  0.297   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.634ns logic, 1.141ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X62Y18.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.562ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.426ns (Levels of Logic = 0)
  Clock Path Skew:      -2.534ns (1.953 - 4.487)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y21.AQ      Tcko                  0.337   usr/rxIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X62Y18.SR      net (fanout=10)       0.792   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X62Y18.CLK     Trck                  0.297   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.426ns (0.634ns logic, 0.792ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X61Y33.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.711ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.711ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y28.AQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X65Y22.A4      net (fanout=2)        1.227   usr/icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X65Y22.AMUX    Tilo                  0.186   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X60Y33.A1      net (fanout=20)       1.415   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X60Y33.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X61Y33.CLK     net (fanout=5)        0.478   usr/txIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (0.591ns logic, 3.120ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.612ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.612ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.DQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X67Y25.C1      net (fanout=5)        0.982   usr/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X67Y25.CMUX    Tilo                  0.191   usr/icon/U0/U_ICON/iCORE_ID_SEL<2>
                                                       usr/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X60Y33.A2      net (fanout=8)        1.556   usr/icon/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X60Y33.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X61Y33.CLK     net (fanout=5)        0.478   usr/txIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (0.596ns logic, 3.016ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.474ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.474ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.AQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X67Y25.C2      net (fanout=6)        0.844   usr/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X67Y25.CMUX    Tilo                  0.191   usr/icon/U0/U_ICON/iCORE_ID_SEL<2>
                                                       usr/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X60Y33.A2      net (fanout=8)        1.556   usr/icon/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X60Y33.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X61Y33.CLK     net (fanout=5)        0.478   usr/txIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (0.596ns logic, 2.878ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X62Y18.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.597ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.652ns (Levels of Logic = 0)
  Clock Path Skew:      -0.547ns (1.757 - 2.304)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y21.AQ      Tcko                  0.098   usr/rxIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X62Y18.SR      net (fanout=10)       0.479   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X62Y18.CLK     Tremck      (-Th)    -0.075   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.173ns logic, 0.479ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X24Y90.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X24Y90.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" 
TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2334 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.366ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_14 (SLICE_X39Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.317ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.926 - 0.940)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y90.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X25Y90.A4      net (fanout=1)        0.286   system/rst/rst_powerup_b
    SLICE_X25Y90.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X39Y105.SR     net (fanout=5)        1.968   system/rst/rst_from_orGate
    SLICE_X39Y105.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/dlyRstCtrl.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (2.063ns logic, 2.254ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_16 (SLICE_X39Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.317ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.926 - 0.940)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y90.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X25Y90.A4      net (fanout=1)        0.286   system/rst/rst_powerup_b
    SLICE_X25Y90.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X39Y105.SR     net (fanout=5)        1.968   system/rst/rst_from_orGate
    SLICE_X39Y105.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/dlyRstCtrl.timer_16
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (2.063ns logic, 2.254ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_17 (SLICE_X39Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.317ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.926 - 0.940)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y90.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X25Y90.A4      net (fanout=1)        0.286   system/rst/rst_powerup_b
    SLICE_X25Y90.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X39Y105.SR     net (fanout=5)        1.968   system/rst/rst_from_orGate
    SLICE_X39Y105.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/dlyRstCtrl.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (2.063ns logic, 2.254ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_8 (SLICE_X36Y102.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_8 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_8 to system/rst/dlyRstCtrl.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y102.CQ     Tcko                  0.115   system/rst/dlyRstCtrl.timer_8
                                                       system/rst/dlyRstCtrl.timer_8
    SLICE_X36Y102.C5     net (fanout=4)        0.072   system/rst/dlyRstCtrl.timer_8
    SLICE_X36Y102.CLK    Tah         (-Th)     0.076   system/rst/dlyRstCtrl.timer_8
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT261
                                                       system/rst/dlyRstCtrl.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_17 (SLICE_X39Y105.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_17 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_17 to system/rst/dlyRstCtrl.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y105.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/dlyRstCtrl.timer_17
    SLICE_X39Y105.C5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_17
    SLICE_X39Y105.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT91
                                                       system/rst/dlyRstCtrl.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_3 (SLICE_X36Y102.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_3 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_3 to system/rst/dlyRstCtrl.timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y102.AQ     Tcko                  0.115   system/rst/dlyRstCtrl.timer_8
                                                       system/rst/dlyRstCtrl.timer_3
    SLICE_X36Y102.A5     net (fanout=4)        0.076   system/rst/dlyRstCtrl.timer_3
    SLICE_X36Y102.CLK    Tah         (-Th)     0.076   system/rst/dlyRstCtrl.timer_8
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT211
                                                       system/rst/dlyRstCtrl.timer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.039ns logic, 0.076ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X24Y90.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X24Y90.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.832ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X62Y52.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X62Y52.CLK
  Clock network: usr/fabricClk_from_xpSw1clk3Ibufgds
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X62Y52.CLK
  Clock network: usr/fabricClk_from_xpSw1clk3Ibufgds
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" 
TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.832ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" TS_XPOINT1_CLK3_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X62Y52.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X62Y52.CLK
  Clock network: usr/fabricClk_from_xpSw1clk3Ibufgds
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X62Y52.CLK
  Clock network: usr/fabricClk_from_xpSw1clk3Ibufgds
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p 
PHASE 2.0833 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51 paths analyzed, 45 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.649ns.
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X57Y162.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      4.869ns (Levels of Logic = 0)
  Clock Path Skew:      -0.201ns (1.604 - 1.805)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y31.AQ      Tcko                  0.381   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X57Y162.BX     net (fanout=1)        4.454   usr/sync_from_vio<12>
    SLICE_X57Y162.CLK    Tdick                 0.034   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (0.415ns logic, 4.454ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmcm_inst/pll/mmcm_adv_inst (MMCM_ADV_X0Y9.PSEN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Destination:          usr/txpll/mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Requirement:          4.166ns
  Data Path Delay:      3.124ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (1.427 - 1.513)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM to usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y165.AMUX   Tshcko                0.465   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    MMCM_ADV_X0Y9.PSEN   net (fanout=2)        1.619   usr/txpll/phaseShift_to_pll
    MMCM_ADV_X0Y9.PSCLK  Tmmcmdck_PSEN         1.040   usr/txpll/mmcm_inst/pll/mmcm_adv_inst
                                                       usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (1.505ns logic, 1.619ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X56Y162.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.531ns (Levels of Logic = 1)
  Clock Path Skew:      -0.095ns (1.422 - 1.517)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmcm_inst/pll/mmcm_adv_inst to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y9.PSDONE Tmmcmcko_PSDONE       0.374   usr/txpll/mmcm_inst/pll/mmcm_adv_inst
                                                       usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    SLICE_X56Y162.D1     net (fanout=2)        2.129   usr/txpll/shiftDone_from_pll
    SLICE_X56Y162.CLK    Tas                   0.028   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.531ns (0.402ns logic, 2.129ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X56Y162.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseshift_r0 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y162.BQ     Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    SLICE_X56Y162.D6     net (fanout=2)        0.050   usr/txpll/mmc_ctrl_inst/phaseshift_r0
    SLICE_X56Y162.CLK    Tah         (-Th)     0.077   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.021ns logic, 0.050ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (SLICE_X56Y165.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y165.AQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X56Y165.A5     net (fanout=3)        0.077   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X56Y165.CLK    Tah         (-Th)     0.101   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_rstpot
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.014ns logic, 0.077ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (SLICE_X56Y165.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y165.AQ     Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X56Y165.A5     net (fanout=3)        0.077   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X56Y165.CLK    Tah         (-Th)     0.076   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_
rx_wordclk_nobuff_sig         = PERIOD TIMEGRP         
"usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/
mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"         4.1667 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2902 paths analyzed, 1439 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.050ns.
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5 (SLICE_X64Y8.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_DESERIALIZER (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5 (FF)
  Requirement:          2.083ns
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns (0.894 - 0.971)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 2.083ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_DESERIALIZER to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y0.AMUX     Tshcko                0.422   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/reset_phaseshift_fsm
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_DESERIALIZER
    SLICE_X62Y7.A5       net (fanout=3)        0.621   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/deserializerSyncReset
    SLICE_X62Y7.A        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv1
    SLICE_X64Y8.CE       net (fanout=2)        0.518   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv
    SLICE_X64Y8.CLK      Tceck                 0.284   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/deserializerParallelOutput<4>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (0.774ns logic, 1.139ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.120ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.894 - 0.907)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y18.AQ      Tcko                  0.337   usr/gbtExmplDsgn/from_gbtBank_1_gbtRx[1]_header_flag
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O
    SLICE_X62Y7.A4       net (fanout=2)        1.913   usr/gbtExmplDsgn/from_gbtBank_1_gbtRx[1]_header_flag
    SLICE_X62Y7.A        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv1
    SLICE_X64Y8.CE       net (fanout=2)        0.518   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv
    SLICE_X64Y8.CLK      Tceck                 0.284   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/deserializerParallelOutput<4>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.689ns logic, 2.431ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4 (SLICE_X64Y8.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_DESERIALIZER (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4 (FF)
  Requirement:          2.083ns
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns (0.894 - 0.971)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 2.083ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_DESERIALIZER to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y0.AMUX     Tshcko                0.422   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/reset_phaseshift_fsm
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_DESERIALIZER
    SLICE_X62Y7.A5       net (fanout=3)        0.621   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/deserializerSyncReset
    SLICE_X62Y7.A        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv1
    SLICE_X64Y8.CE       net (fanout=2)        0.518   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv
    SLICE_X64Y8.CLK      Tceck                 0.284   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/deserializerParallelOutput<4>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (0.774ns logic, 1.139ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.120ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.894 - 0.907)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y18.AQ      Tcko                  0.337   usr/gbtExmplDsgn/from_gbtBank_1_gbtRx[1]_header_flag
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O
    SLICE_X62Y7.A4       net (fanout=2)        1.913   usr/gbtExmplDsgn/from_gbtBank_1_gbtRx[1]_header_flag
    SLICE_X62Y7.A        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv1
    SLICE_X64Y8.CE       net (fanout=2)        0.518   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv
    SLICE_X64Y8.CLK      Tceck                 0.284   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/deserializerParallelOutput<4>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.689ns logic, 2.431ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0 (SLICE_X62Y9.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_DESERIALIZER (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0 (FF)
  Requirement:          2.083ns
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.907 - 0.971)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 2.083ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_DESERIALIZER to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y0.AMUX     Tshcko                0.422   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/reset_phaseshift_fsm
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_DESERIALIZER
    SLICE_X62Y7.A5       net (fanout=3)        0.621   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/deserializerSyncReset
    SLICE_X62Y7.A        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv1
    SLICE_X62Y9.CE       net (fanout=2)        0.478   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv
    SLICE_X62Y9.CLK      Tceck                 0.318   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/deserializerParallelOutput<3>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.808ns logic, 1.099ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y18.AQ      Tcko                  0.337   usr/gbtExmplDsgn/from_gbtBank_1_gbtRx[1]_header_flag
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O
    SLICE_X62Y7.A4       net (fanout=2)        1.913   usr/gbtExmplDsgn/from_gbtBank_1_gbtRx[1]_header_flag
    SLICE_X62Y7.A        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv1
    SLICE_X62Y9.CE       net (fanout=2)        0.478   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv
    SLICE_X62Y9.CLK      Tceck                 0.318   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/deserializerParallelOutput<3>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.723ns logic, 2.391ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        = PERIOD TIMEGRP
        "usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"
        4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0 (SLICE_X62Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0 (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.452 - 0.419)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 12.500ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0 to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y9.AQ       Tcko                  0.093   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel<3>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0
    SLICE_X62Y9.AX       net (fanout=2)        0.106   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel<0>
    SLICE_X62Y9.CLK      Tckdi       (-Th)     0.076   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/deserializerParallelOutput<3>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.017ns logic, 0.106ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/falseHeader_0 (SLICE_X96Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_6 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/falseHeader_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_6 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/falseHeader_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y17.BQ      Tcko                  0.098   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader<6>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_6
    SLICE_X96Y17.A6      net (fanout=10)       0.054   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader<6>
    SLICE_X96Y17.CLK     Tah         (-Th)     0.076   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/falseHeader<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/Mmux_falseHeader[2]_GND_258_o_mux_24_OUT11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/falseHeader_0
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.022ns logic, 0.054ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_96 (SLICE_X92Y8.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/SHIFTED_RX_WORD_O_16 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_96 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.430 - 0.397)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/SHIFTED_RX_WORD_O_16 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y8.AQ       Tcko                  0.098   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/alignedRxWord_from_frameAligner<17>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/SHIFTED_RX_WORD_O_16
    SLICE_X92Y8.A5       net (fanout=6)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/alignedRxWord_from_frameAligner<16>
    SLICE_X92Y8.CLK      Tah         (-Th)     0.101   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1<99>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/Mmux_RX_WRITE_ADDRESS_I[2]_gbLatOpt20b_gen.gbLatOpt20b.reg1[99]_wide_mux_0_OUT961
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_96
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.003ns logic, 0.123ns route)
                                                       (-2.5% logic, 102.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        = PERIOD TIMEGRP
        "usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"
        4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.166ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         
"usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y6.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X6Y7.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X6Y13.CLKBWRCLK
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP        
 "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7557 paths analyzed, 2175 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.348ns.
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (SLICE_X89Y24.A1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_26 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.851 - 0.907)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_26 to usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y18.DQ      Tcko                  0.381   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_26
    SLICE_X91Y15.C1      net (fanout=2)        0.718   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<26>
    SLICE_X91Y15.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D2      net (fanout=1)        0.597   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X89Y15.A1      net (fanout=2)        0.596   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X89Y15.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X92Y15.B6      net (fanout=1)        0.425   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X92Y15.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X89Y24.A1      net (fanout=29)       1.125   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X89Y24.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.726ns logic, 3.461ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_10 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.851 - 0.914)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_10 to usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y14.AQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<13>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_10
    SLICE_X91Y15.C3      net (fanout=2)        0.586   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<10>
    SLICE_X91Y15.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D2      net (fanout=1)        0.597   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X89Y15.A1      net (fanout=2)        0.596   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X89Y15.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X92Y15.B6      net (fanout=1)        0.425   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X92Y15.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X89Y24.A1      net (fanout=29)       1.125   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X89Y24.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (0.682ns logic, 3.329ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_13 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.008ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.851 - 0.914)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_13 to usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y14.DQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<13>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_13
    SLICE_X91Y15.C2      net (fanout=2)        0.583   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<13>
    SLICE_X91Y15.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D2      net (fanout=1)        0.597   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X89Y15.A1      net (fanout=2)        0.596   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X89Y15.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X92Y15.B6      net (fanout=1)        0.425   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X92Y15.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X89Y24.A1      net (fanout=29)       1.125   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X89Y24.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (0.682ns logic, 3.326ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2 (SLICE_X91Y12.C2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_26 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.088 - 0.099)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_26 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y18.DQ      Tcko                  0.381   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_26
    SLICE_X91Y15.C1      net (fanout=2)        0.718   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<26>
    SLICE_X91Y15.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D2      net (fanout=1)        0.597   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X89Y15.A1      net (fanout=2)        0.596   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X89Y15.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X92Y15.B6      net (fanout=1)        0.425   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X92Y15.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X91Y12.C2      net (fanout=29)       1.046   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X91Y12.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<3>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243201
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (0.726ns logic, 3.382ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.857 - 0.909)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y15.AQ      Tcko                  0.381   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<17>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_14
    SLICE_X91Y16.D2      net (fanout=2)        0.723   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<14>
    SLICE_X91Y16.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X89Y15.D4      net (fanout=1)        0.399   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X89Y15.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X89Y15.A1      net (fanout=2)        0.596   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X89Y15.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X92Y15.B6      net (fanout=1)        0.425   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X92Y15.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X91Y12.C2      net (fanout=29)       1.046   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X91Y12.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<3>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243201
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (0.726ns logic, 3.189ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_10 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.088 - 0.106)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_10 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y14.AQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<13>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_10
    SLICE_X91Y15.C3      net (fanout=2)        0.586   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<10>
    SLICE_X91Y15.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D2      net (fanout=1)        0.597   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X89Y15.A1      net (fanout=2)        0.596   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X89Y15.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X92Y15.B6      net (fanout=1)        0.425   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X92Y15.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X91Y12.C2      net (fanout=29)       1.046   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X91Y12.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<3>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243201
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (0.682ns logic, 3.250ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19 (SLICE_X89Y17.B1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_26 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.848 - 0.907)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_26 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y18.DQ      Tcko                  0.381   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_26
    SLICE_X91Y15.C1      net (fanout=2)        0.718   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<26>
    SLICE_X91Y15.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D2      net (fanout=1)        0.597   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X89Y15.A1      net (fanout=2)        0.596   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X89Y15.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X92Y15.B6      net (fanout=1)        0.425   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X92Y15.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X89Y17.B1      net (fanout=29)       0.928   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X89Y17.CLK     Tas                   0.070   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243111
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (0.723ns logic, 3.264ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_10 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.848 - 0.914)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_10 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y14.AQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<13>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_10
    SLICE_X91Y15.C3      net (fanout=2)        0.586   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<10>
    SLICE_X91Y15.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D2      net (fanout=1)        0.597   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X89Y15.A1      net (fanout=2)        0.596   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X89Y15.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X92Y15.B6      net (fanout=1)        0.425   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X92Y15.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X89Y17.B1      net (fanout=29)       0.928   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X89Y17.CLK     Tas                   0.070   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243111
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (0.679ns logic, 3.132ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_13 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.808ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.848 - 0.914)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_13 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y14.DQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<13>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_13
    SLICE_X91Y15.C2      net (fanout=2)        0.583   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<13>
    SLICE_X91Y15.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D2      net (fanout=1)        0.597   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>12
    SLICE_X89Y15.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X89Y15.A1      net (fanout=2)        0.596   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X89Y15.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X92Y15.B6      net (fanout=1)        0.425   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X92Y15.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X89Y17.B1      net (fanout=29)       0.928   usr/gbtExmplDsgn/gbtBankRst/GND_100_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X89Y17.CLK     Tas                   0.070   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243111
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (0.679ns logic, 3.129ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X5Y7.DIBDI23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.544 - 0.394)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X90Y36.DMUX      Tshcko                0.146   usr/txIla/U0/I_NO_D.U_ILA/iDATA<73>
                                                         usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF
    RAMB36_X5Y7.DIBDI23    net (fanout=1)        0.225   usr/txIla/U0/I_NO_D.U_ILA/iDATA<69>
    RAMB36_X5Y7.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.173ns (-0.052ns logic, 0.225ns route)
                                                         (-30.1% logic, 130.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X5Y6.DIBDI31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.542 - 0.386)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X82Y34.BQ        Tcko                  0.115   usr/txIla/U0/I_NO_D.U_ILA/iDATA<94>
                                                         usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF
    RAMB36_X5Y6.DIBDI31    net (fanout=1)        0.263   usr/txIla/U0/I_NO_D.U_ILA/iDATA<96>
    RAMB36_X5Y6.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.180ns (-0.083ns logic, 0.263ns route)
                                                         (-46.1% logic, 146.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X5Y6.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.542 - 0.392)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X90Y30.AMUX      Tshcko                0.146   usr/txIla/U0/I_NO_D.U_ILA/iDATA<21>
                                                         usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF
    RAMB36_X5Y6.DIBDI3     net (fanout=1)        0.227   usr/txIla/U0/I_NO_D.U_ILA/iDATA<20>
    RAMB36_X5Y6.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.175ns (-0.052ns logic, 0.227ns route)
                                                         (-29.7% logic, 129.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y6.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X6Y7.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X6Y13.CLKBWRCLK
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =  
       PERIOD TIMEGRP         
"usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"     
    
TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_
rx_wordclk_nobuff_sig         / 0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 46047188116470 paths analyzed, 1614 endpoints analyzed, 264 failing endpoints
 264 timing errors detected. (264 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 110.097ns.
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (SLICE_X76Y22.C6), 455747159742 paths
--------------------------------------------------------------------------------
Slack (setup path):     -14.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      17.633ns (Levels of Logic = 25)
  Clock Path Skew:      -0.116ns (1.658 - 1.774)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y5.CMUX     Tshcko                0.420   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<103>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18
    SLICE_X93Y2.B2       net (fanout=12)       0.938   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<101>
    SLICE_X93Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<2><2>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A2       net (fanout=1)        0.603   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<46>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X96Y3.D2       net (fanout=27)       0.674   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s3_from_syndromes<1>
    SLICE_X96Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>1
    SLICE_X96Y3.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
    SLICE_X96Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>2
    SLICE_X100Y2.D3      net (fanout=5)        0.610   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<3><2>
    SLICE_X100Y2.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>_SW0
    SLICE_X100Y2.C2      net (fanout=1)        0.470   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
    SLICE_X100Y2.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>
    SLICE_X90Y1.B1       net (fanout=17)       0.983   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<14><3>
    SLICE_X90Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[13].errLocPolyEval/ZERO_O<3>2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2_SW0
    SLICE_X98Y1.B3       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N38
    SLICE_X98Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X98Y1.C6       net (fanout=4)        0.250   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
    SLICE_X98Y1.CMUX     Tilo                  0.352   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW0_G
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW0
    SLICE_X91Y1.A2       net (fanout=1)        0.809   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N67
    SLICE_X91Y1.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[6].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19
    SLICE_X92Y0.C4       net (fanout=42)       0.645   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/error1loc_from_errorLocPolynomial<0>
    SLICE_X92Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4_SW0
    SLICE_X86Y0.A4       net (fanout=1)        0.647   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/N10
    SLICE_X86Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/N5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4
    SLICE_X84Y0.A2       net (fanout=10)       0.633   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/zero_from_errLocPolyEval<2>
    SLICE_X84Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/_n0170<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>61
    SLICE_X85Y1.C1       net (fanout=5)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>_bdd11
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>41
    SLICE_X72Y2.C4       net (fanout=5)        0.882   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
    SLICE_X72Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N419
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<2>4
    SLICE_X79Y0.D3       net (fanout=82)       0.762   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/xx0_from_chienSearch<2>
    SLICE_X79Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X79Y0.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
    SLICE_X79Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X73Y1.B5       net (fanout=10)       0.635   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<5><3>
    SLICE_X73Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X71Y0.D4       net (fanout=22)       0.563   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X71Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y2<0>_xo<0>
    SLICE_X74Y3.A4       net (fanout=16)       0.644   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/y2<0>
    SLICE_X74Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N8
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><2>_xo<0>1
    SLICE_X74Y3.B3       net (fanout=2)        0.345   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><2>_xo<0>
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N8
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><2>_xo<0>2
    SLICE_X71Y4.C3       net (fanout=12)       0.673   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<9><2>
    SLICE_X71Y4.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N184
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>_SW0
    SLICE_X76Y5.B6       net (fanout=10)       0.615   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N6
    SLICE_X76Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O283
    SLICE_X76Y5.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/corCoeffs_from_rsTwoErrorsCorrect<34>
    SLICE_X76Y5.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/Mmux_RX_COMMON_FRAME_O101
    SLICE_X76Y22.C6      net (fanout=1)        0.878   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<62>
    SLICE_X76Y22.CLK     Tas                   0.030   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     17.633ns (2.366ns logic, 15.267ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      17.599ns (Levels of Logic = 25)
  Clock Path Skew:      -0.116ns (1.658 - 1.774)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y5.CMUX     Tshcko                0.420   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<103>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18
    SLICE_X93Y2.B2       net (fanout=12)       0.938   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<101>
    SLICE_X93Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<2><2>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A2       net (fanout=1)        0.603   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<46>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X96Y3.D2       net (fanout=27)       0.674   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s3_from_syndromes<1>
    SLICE_X96Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>1
    SLICE_X96Y3.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
    SLICE_X96Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>2
    SLICE_X100Y2.D3      net (fanout=5)        0.610   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<3><2>
    SLICE_X100Y2.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>_SW0
    SLICE_X100Y2.C2      net (fanout=1)        0.470   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
    SLICE_X100Y2.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>
    SLICE_X90Y1.B1       net (fanout=17)       0.983   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<14><3>
    SLICE_X90Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[13].errLocPolyEval/ZERO_O<3>2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2_SW0
    SLICE_X98Y1.B3       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N38
    SLICE_X98Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X96Y1.C3       net (fanout=4)        0.479   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
    SLICE_X96Y1.CMUX     Tilo                  0.358   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/invertedS<3><3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW1_G
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW1
    SLICE_X91Y1.A6       net (fanout=1)        0.540   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N68
    SLICE_X91Y1.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[6].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19
    SLICE_X92Y0.C4       net (fanout=42)       0.645   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/error1loc_from_errorLocPolynomial<0>
    SLICE_X92Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4_SW0
    SLICE_X86Y0.A4       net (fanout=1)        0.647   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/N10
    SLICE_X86Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/N5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4
    SLICE_X84Y0.A2       net (fanout=10)       0.633   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/zero_from_errLocPolyEval<2>
    SLICE_X84Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/_n0170<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>61
    SLICE_X85Y1.C1       net (fanout=5)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>_bdd11
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>41
    SLICE_X72Y2.C4       net (fanout=5)        0.882   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
    SLICE_X72Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N419
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<2>4
    SLICE_X79Y0.D3       net (fanout=82)       0.762   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/xx0_from_chienSearch<2>
    SLICE_X79Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X79Y0.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
    SLICE_X79Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X73Y1.B5       net (fanout=10)       0.635   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<5><3>
    SLICE_X73Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X71Y0.D4       net (fanout=22)       0.563   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X71Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y2<0>_xo<0>
    SLICE_X74Y3.A4       net (fanout=16)       0.644   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/y2<0>
    SLICE_X74Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N8
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><2>_xo<0>1
    SLICE_X74Y3.B3       net (fanout=2)        0.345   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><2>_xo<0>
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N8
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><2>_xo<0>2
    SLICE_X71Y4.C3       net (fanout=12)       0.673   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<9><2>
    SLICE_X71Y4.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N184
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>_SW0
    SLICE_X76Y5.B6       net (fanout=10)       0.615   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N6
    SLICE_X76Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O283
    SLICE_X76Y5.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/corCoeffs_from_rsTwoErrorsCorrect<34>
    SLICE_X76Y5.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/Mmux_RX_COMMON_FRAME_O101
    SLICE_X76Y22.C6      net (fanout=1)        0.878   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<62>
    SLICE_X76Y22.CLK     Tas                   0.030   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     17.599ns (2.372ns logic, 15.227ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      17.584ns (Levels of Logic = 25)
  Clock Path Skew:      -0.116ns (1.658 - 1.774)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y5.CMUX     Tshcko                0.420   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<103>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18
    SLICE_X93Y2.B2       net (fanout=12)       0.938   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<101>
    SLICE_X93Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<2><2>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A2       net (fanout=1)        0.603   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<46>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X96Y3.D2       net (fanout=27)       0.674   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s3_from_syndromes<1>
    SLICE_X96Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>1
    SLICE_X96Y3.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
    SLICE_X96Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>2
    SLICE_X100Y2.D3      net (fanout=5)        0.610   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<3><2>
    SLICE_X100Y2.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>_SW0
    SLICE_X100Y2.C2      net (fanout=1)        0.470   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
    SLICE_X100Y2.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>
    SLICE_X90Y1.B1       net (fanout=17)       0.983   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<14><3>
    SLICE_X90Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[13].errLocPolyEval/ZERO_O<3>2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2_SW0
    SLICE_X98Y1.B3       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N38
    SLICE_X98Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X98Y1.C6       net (fanout=4)        0.250   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
    SLICE_X98Y1.CMUX     Tilo                  0.352   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW0_G
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW0
    SLICE_X91Y1.A2       net (fanout=1)        0.809   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N67
    SLICE_X91Y1.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[6].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19
    SLICE_X93Y0.B4       net (fanout=42)       0.640   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/error1loc_from_errorLocPolynomial<0>
    SLICE_X93Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[7].errLocPolyEval/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>3_SW3
    SLICE_X88Y1.A3       net (fanout=1)        0.648   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/N3
    SLICE_X88Y1.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O11
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>3
    SLICE_X84Y0.A4       net (fanout=10)       0.588   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/zero_from_errLocPolyEval<4>
    SLICE_X84Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/_n0170<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>61
    SLICE_X85Y1.C1       net (fanout=5)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>_bdd11
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>41
    SLICE_X72Y2.C4       net (fanout=5)        0.882   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
    SLICE_X72Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N419
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<2>4
    SLICE_X79Y0.D3       net (fanout=82)       0.762   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/xx0_from_chienSearch<2>
    SLICE_X79Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X79Y0.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
    SLICE_X79Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X73Y1.B5       net (fanout=10)       0.635   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<5><3>
    SLICE_X73Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X71Y0.D4       net (fanout=22)       0.563   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X71Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y2<0>_xo<0>
    SLICE_X74Y3.A4       net (fanout=16)       0.644   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/y2<0>
    SLICE_X74Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N8
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><2>_xo<0>1
    SLICE_X74Y3.B3       net (fanout=2)        0.345   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><2>_xo<0>
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N8
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><2>_xo<0>2
    SLICE_X71Y4.C3       net (fanout=12)       0.673   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<9><2>
    SLICE_X71Y4.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N184
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y1<2>_xo<0>_SW0
    SLICE_X76Y5.B6       net (fanout=10)       0.615   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N6
    SLICE_X76Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O283
    SLICE_X76Y5.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/corCoeffs_from_rsTwoErrorsCorrect<34>
    SLICE_X76Y5.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/Mmux_RX_COMMON_FRAME_O101
    SLICE_X76Y22.C6      net (fanout=1)        0.878   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<62>
    SLICE_X76Y22.CLK     Tas                   0.030   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     17.584ns (2.366ns logic, 15.218ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_14 (SLICE_X62Y23.C6), 140775770118 paths
--------------------------------------------------------------------------------
Slack (setup path):     -14.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_13 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_14 (FF)
  Requirement:          4.167ns
  Data Path Delay:      17.648ns (Levels of Logic = 24)
  Clock Path Skew:      -0.059ns (1.709 - 1.768)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_13 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y31.CQ      Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<75>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_13
    SLICE_X78Y33.B2      net (fanout=11)       0.934   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<106>
    SLICE_X78Y33.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<4><2>4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>6
    SLICE_X78Y33.A2      net (fanout=1)        0.478   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>6
    SLICE_X78Y33.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<4><2>4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>7
    SLICE_X80Y31.B3      net (fanout=26)       0.662   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s3_from_syndromes<3>
    SLICE_X80Y31.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<58>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0_SW0
    SLICE_X80Y31.A2      net (fanout=1)        0.478   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N36
    SLICE_X80Y31.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<58>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X82Y28.A4      net (fanout=4)        0.552   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X82Y28.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>1
    SLICE_X80Y27.A4      net (fanout=1)        0.411   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>
    SLICE_X80Y27.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>2
    SLICE_X80Y27.D3      net (fanout=15)       0.500   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><2>
    SLICE_X80Y27.CMUX    Topdc                 0.355   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1_F
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1
    SLICE_X81Y26.B2      net (fanout=5)        0.625   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>
    SLICE_X81Y26.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O29
    SLICE_X68Y28.D3      net (fanout=1)        1.002   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O28
    SLICE_X68Y28.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O210
    SLICE_X70Y28.C2      net (fanout=21)       0.785   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
    SLICE_X70Y28.C       Tilo                  0.068   usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iDOUT_dly<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4_SW6
    SLICE_X66Y29.A2      net (fanout=1)        0.810   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/N7
    SLICE_X66Y29.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/N3
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4
    SLICE_X67Y30.D2      net (fanout=9)        0.732   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<2>
    SLICE_X67Y30.D       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram__n0170811
    SLICE_X66Y30.C1      net (fanout=4)        0.593   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/_n0170<2>
    SLICE_X66Y30.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<1>3_SW0_SW1
    SLICE_X66Y30.B3      net (fanout=1)        0.471   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N18
    SLICE_X66Y30.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<1>3
    SLICE_X61Y32.B5      net (fanout=57)       0.788   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<1>
    SLICE_X61Y32.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>1
    SLICE_X61Y32.A2      net (fanout=1)        0.465   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X61Y32.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>2
    SLICE_X60Y31.B3      net (fanout=11)       0.621   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X60Y31.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o11
    SLICE_X60Y31.C1      net (fanout=10)       0.754   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o1
    SLICE_X60Y31.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>1
    SLICE_X67Y32.D4      net (fanout=2)        0.791   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
    SLICE_X67Y32.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>2
    SLICE_X66Y34.B5      net (fanout=39)       0.395   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
    SLICE_X66Y34.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N78
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O2422
    SLICE_X63Y33.A5      net (fanout=1)        0.662   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O2422
    SLICE_X63Y33.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N368
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O241_SW0
    SLICE_X66Y26.B2      net (fanout=1)        1.134   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N157
    SLICE_X66Y26.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<7>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O241
    SLICE_X66Y26.A6      net (fanout=1)        0.125   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<30>
    SLICE_X66Y26.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<7>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O61
    SLICE_X62Y23.C6      net (fanout=1)        0.575   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<14>
    SLICE_X62Y23.CLK     Tas                   0.073   usr/rxData_from_gbtExmplDsgn<14>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[14]_feedbackRegister[16]_XOR_2694_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_14
    -------------------------------------------------  ---------------------------
    Total                                     17.648ns (2.305ns logic, 15.343ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_84 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_14 (FF)
  Requirement:          4.167ns
  Data Path Delay:      17.653ns (Levels of Logic = 24)
  Clock Path Skew:      -0.053ns (1.709 - 1.762)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_84 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y31.CQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<35>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_84
    SLICE_X83Y31.A2      net (fanout=10)       0.738   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<35>
    SLICE_X83Y31.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<35>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><0>1
    SLICE_X76Y30.B1      net (fanout=1)        0.775   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><0>1
    SLICE_X76Y30.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><0>7
    SLICE_X80Y31.B4      net (fanout=27)       0.610   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<0>
    SLICE_X80Y31.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<58>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0_SW0
    SLICE_X80Y31.A2      net (fanout=1)        0.478   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N36
    SLICE_X80Y31.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<58>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X82Y28.A4      net (fanout=4)        0.552   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X82Y28.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>1
    SLICE_X80Y27.A4      net (fanout=1)        0.411   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>
    SLICE_X80Y27.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>2
    SLICE_X80Y27.D3      net (fanout=15)       0.500   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><2>
    SLICE_X80Y27.CMUX    Topdc                 0.355   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1_F
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1
    SLICE_X81Y26.B2      net (fanout=5)        0.625   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>
    SLICE_X81Y26.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O29
    SLICE_X68Y28.D3      net (fanout=1)        1.002   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O28
    SLICE_X68Y28.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O210
    SLICE_X70Y28.C2      net (fanout=21)       0.785   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
    SLICE_X70Y28.C       Tilo                  0.068   usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iDOUT_dly<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4_SW6
    SLICE_X66Y29.A2      net (fanout=1)        0.810   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/N7
    SLICE_X66Y29.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/N3
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4
    SLICE_X67Y30.D2      net (fanout=9)        0.732   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<2>
    SLICE_X67Y30.D       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram__n0170811
    SLICE_X66Y30.C1      net (fanout=4)        0.593   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/_n0170<2>
    SLICE_X66Y30.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<1>3_SW0_SW1
    SLICE_X66Y30.B3      net (fanout=1)        0.471   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N18
    SLICE_X66Y30.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<1>3
    SLICE_X61Y32.B5      net (fanout=57)       0.788   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<1>
    SLICE_X61Y32.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>1
    SLICE_X61Y32.A2      net (fanout=1)        0.465   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X61Y32.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>2
    SLICE_X60Y31.B3      net (fanout=11)       0.621   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X60Y31.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o11
    SLICE_X60Y31.C1      net (fanout=10)       0.754   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o1
    SLICE_X60Y31.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>1
    SLICE_X67Y32.D4      net (fanout=2)        0.791   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
    SLICE_X67Y32.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>2
    SLICE_X66Y34.B5      net (fanout=39)       0.395   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
    SLICE_X66Y34.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N78
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O2422
    SLICE_X63Y33.A5      net (fanout=1)        0.662   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O2422
    SLICE_X63Y33.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N368
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O241_SW0
    SLICE_X66Y26.B2      net (fanout=1)        1.134   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N157
    SLICE_X66Y26.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<7>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O241
    SLICE_X66Y26.A6      net (fanout=1)        0.125   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<30>
    SLICE_X66Y26.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<7>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O61
    SLICE_X62Y23.C6      net (fanout=1)        0.575   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<14>
    SLICE_X62Y23.CLK     Tas                   0.073   usr/rxData_from_gbtExmplDsgn<14>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[14]_feedbackRegister[16]_XOR_2694_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_14
    -------------------------------------------------  ---------------------------
    Total                                     17.653ns (2.261ns logic, 15.392ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_15 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_14 (FF)
  Requirement:          4.167ns
  Data Path Delay:      17.640ns (Levels of Logic = 24)
  Clock Path Skew:      -0.047ns (1.709 - 1.756)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_15 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y30.AQ      Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<104>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_15
    SLICE_X83Y31.B1      net (fanout=13)       0.627   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<104>
    SLICE_X83Y31.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<35>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>4
    SLICE_X78Y33.A1      net (fanout=1)        0.777   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>4
    SLICE_X78Y33.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<4><2>4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>7
    SLICE_X80Y31.B3      net (fanout=26)       0.662   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s3_from_syndromes<3>
    SLICE_X80Y31.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<58>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>_SW0_SW0
    SLICE_X80Y31.A2      net (fanout=1)        0.478   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N36
    SLICE_X80Y31.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<58>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><0>_xo<0>
    SLICE_X82Y28.A4      net (fanout=4)        0.552   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><0>
    SLICE_X82Y28.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>1
    SLICE_X80Y27.A4      net (fanout=1)        0.411   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>
    SLICE_X80Y27.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><2>_xo<0>2
    SLICE_X80Y27.D3      net (fanout=15)       0.500   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><2>
    SLICE_X80Y27.CMUX    Topdc                 0.355   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1_F
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>1
    SLICE_X81Y26.B2      net (fanout=5)        0.625   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><1>_xo<0>
    SLICE_X81Y26.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O47
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O29
    SLICE_X68Y28.D3      net (fanout=1)        1.002   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O28
    SLICE_X68Y28.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O210
    SLICE_X70Y28.C2      net (fanout=21)       0.785   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<1>
    SLICE_X70Y28.C       Tilo                  0.068   usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iDOUT_dly<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4_SW6
    SLICE_X66Y29.A2      net (fanout=1)        0.810   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/N7
    SLICE_X66Y29.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/N3
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4
    SLICE_X67Y30.D2      net (fanout=9)        0.732   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<2>
    SLICE_X67Y30.D       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/Mram__n0170811
    SLICE_X66Y30.C1      net (fanout=4)        0.593   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/_n0170<2>
    SLICE_X66Y30.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<1>3_SW0_SW1
    SLICE_X66Y30.B3      net (fanout=1)        0.471   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N18
    SLICE_X66Y30.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<1>3
    SLICE_X61Y32.B5      net (fanout=57)       0.788   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx1_from_chienSearch<1>
    SLICE_X61Y32.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>1
    SLICE_X61Y32.A2      net (fanout=1)        0.465   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X61Y32.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>2
    SLICE_X60Y31.B3      net (fanout=11)       0.621   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X60Y31.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o11
    SLICE_X60Y31.C1      net (fanout=10)       0.754   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o1
    SLICE_X60Y31.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>1
    SLICE_X67Y32.D4      net (fanout=2)        0.791   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
    SLICE_X67Y32.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>2
    SLICE_X66Y34.B5      net (fanout=39)       0.395   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<2>
    SLICE_X66Y34.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N78
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O2422
    SLICE_X63Y33.A5      net (fanout=1)        0.662   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O2422
    SLICE_X63Y33.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N368
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O241_SW0
    SLICE_X66Y26.B2      net (fanout=1)        1.134   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N157
    SLICE_X66Y26.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<7>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O241
    SLICE_X66Y26.A6      net (fanout=1)        0.125   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<30>
    SLICE_X66Y26.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<7>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O61
    SLICE_X62Y23.C6      net (fanout=1)        0.575   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<14>
    SLICE_X62Y23.CLK     Tas                   0.073   usr/rxData_from_gbtExmplDsgn<14>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[14]_feedbackRegister[16]_XOR_2694_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_14
    -------------------------------------------------  ---------------------------
    Total                                     17.640ns (2.305ns logic, 15.335ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_11 (SLICE_X65Y5.D6), 391951880692 paths
--------------------------------------------------------------------------------
Slack (setup path):     -14.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_11 (FF)
  Requirement:          4.167ns
  Data Path Delay:      17.638ns (Levels of Logic = 26)
  Clock Path Skew:      -0.069ns (1.705 - 1.774)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y5.CMUX     Tshcko                0.420   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<103>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18
    SLICE_X93Y2.B2       net (fanout=12)       0.938   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<101>
    SLICE_X93Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<2><2>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A2       net (fanout=1)        0.603   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<46>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X96Y3.D2       net (fanout=27)       0.674   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s3_from_syndromes<1>
    SLICE_X96Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>1
    SLICE_X96Y3.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
    SLICE_X96Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>2
    SLICE_X100Y2.D3      net (fanout=5)        0.610   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<3><2>
    SLICE_X100Y2.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>_SW0
    SLICE_X100Y2.C2      net (fanout=1)        0.470   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
    SLICE_X100Y2.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>
    SLICE_X90Y1.B1       net (fanout=17)       0.983   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<14><3>
    SLICE_X90Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[13].errLocPolyEval/ZERO_O<3>2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2_SW0
    SLICE_X98Y1.B3       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N38
    SLICE_X98Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X98Y1.C6       net (fanout=4)        0.250   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
    SLICE_X98Y1.CMUX     Tilo                  0.352   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW0_G
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW0
    SLICE_X91Y1.A2       net (fanout=1)        0.809   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N67
    SLICE_X91Y1.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[6].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19
    SLICE_X92Y0.C4       net (fanout=42)       0.645   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/error1loc_from_errorLocPolynomial<0>
    SLICE_X92Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4_SW0
    SLICE_X86Y0.A4       net (fanout=1)        0.647   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/N10
    SLICE_X86Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/N5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4
    SLICE_X84Y0.A2       net (fanout=10)       0.633   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/zero_from_errLocPolyEval<2>
    SLICE_X84Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/_n0170<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>61
    SLICE_X85Y1.C1       net (fanout=5)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>_bdd11
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>41
    SLICE_X72Y2.C4       net (fanout=5)        0.882   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
    SLICE_X72Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N419
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<2>4
    SLICE_X79Y0.D3       net (fanout=82)       0.762   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/xx0_from_chienSearch<2>
    SLICE_X79Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X79Y0.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
    SLICE_X79Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X73Y1.B5       net (fanout=10)       0.635   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<5><3>
    SLICE_X73Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X74Y2.C4       net (fanout=22)       0.450   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X74Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N175
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>1
    SLICE_X74Y2.B3       net (fanout=8)        0.495   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
    SLICE_X74Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N175
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>2
    SLICE_X74Y1.C4       net (fanout=22)       0.454   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/y2<2>
    SLICE_X74Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X75Y4.A3       net (fanout=5)        0.607   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<9><0>
    SLICE_X75Y4.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2_SW0
    SLICE_X74Y4.A5       net (fanout=1)        0.190   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N226
    SLICE_X74Y4.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N404
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2
    SLICE_X79Y5.C6       net (fanout=10)       0.481   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/y1<1>
    SLICE_X79Y5.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O181
    SLICE_X79Y5.B6       net (fanout=1)        0.358   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/corCoeffs_from_rsTwoErrorsCorrect<25>
    SLICE_X79Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/Mmux_RX_COMMON_FRAME_O441
    SLICE_X65Y5.D6       net (fanout=1)        0.704   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<53>
    SLICE_X65Y5.CLK      Tas                   0.070   usr/rxData_from_gbtExmplDsgn<53>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[11]_feedbackRegister[13]_XOR_2688_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_11
    -------------------------------------------------  ---------------------------
    Total                                     17.638ns (2.474ns logic, 15.164ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_11 (FF)
  Requirement:          4.167ns
  Data Path Delay:      17.634ns (Levels of Logic = 26)
  Clock Path Skew:      -0.069ns (1.705 - 1.774)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y5.CMUX     Tshcko                0.420   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<103>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18
    SLICE_X93Y2.B2       net (fanout=12)       0.938   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<101>
    SLICE_X93Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<2><2>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A2       net (fanout=1)        0.603   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<46>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X96Y3.D2       net (fanout=27)       0.674   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s3_from_syndromes<1>
    SLICE_X96Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>1
    SLICE_X96Y3.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
    SLICE_X96Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>2
    SLICE_X100Y2.D3      net (fanout=5)        0.610   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<3><2>
    SLICE_X100Y2.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>_SW0
    SLICE_X100Y2.C2      net (fanout=1)        0.470   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
    SLICE_X100Y2.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>
    SLICE_X90Y1.B1       net (fanout=17)       0.983   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<14><3>
    SLICE_X90Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[13].errLocPolyEval/ZERO_O<3>2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2_SW0
    SLICE_X98Y1.B3       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N38
    SLICE_X98Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X98Y1.C6       net (fanout=4)        0.250   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
    SLICE_X98Y1.CMUX     Tilo                  0.352   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW0_G
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW0
    SLICE_X91Y1.A2       net (fanout=1)        0.809   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N67
    SLICE_X91Y1.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[6].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19
    SLICE_X92Y0.C4       net (fanout=42)       0.645   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/error1loc_from_errorLocPolynomial<0>
    SLICE_X92Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4_SW0
    SLICE_X86Y0.A4       net (fanout=1)        0.647   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/N10
    SLICE_X86Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/N5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4
    SLICE_X84Y0.A2       net (fanout=10)       0.633   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/zero_from_errLocPolyEval<2>
    SLICE_X84Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/_n0170<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>61
    SLICE_X85Y1.C1       net (fanout=5)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>_bdd11
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>41
    SLICE_X72Y2.C4       net (fanout=5)        0.882   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
    SLICE_X72Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N419
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<2>4
    SLICE_X79Y0.D3       net (fanout=82)       0.762   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/xx0_from_chienSearch<2>
    SLICE_X79Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X79Y0.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
    SLICE_X79Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X73Y1.B5       net (fanout=10)       0.635   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<5><3>
    SLICE_X73Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X71Y0.D4       net (fanout=22)       0.563   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X71Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y2<0>_xo<0>
    SLICE_X71Y7.D3       net (fanout=16)       0.759   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/y2<0>
    SLICE_X71Y7.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N196
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0_SW0
    SLICE_X75Y4.B6       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N196
    SLICE_X75Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X74Y4.B4       net (fanout=14)       0.323   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<9><3>
    SLICE_X74Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N404
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2_SW1
    SLICE_X74Y4.A6       net (fanout=1)        0.124   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N227
    SLICE_X74Y4.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N404
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2
    SLICE_X79Y5.C6       net (fanout=10)       0.481   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/y1<1>
    SLICE_X79Y5.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O181
    SLICE_X79Y5.B6       net (fanout=1)        0.358   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/corCoeffs_from_rsTwoErrorsCorrect<25>
    SLICE_X79Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/Mmux_RX_COMMON_FRAME_O441
    SLICE_X65Y5.D6       net (fanout=1)        0.704   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<53>
    SLICE_X65Y5.CLK      Tas                   0.070   usr/rxData_from_gbtExmplDsgn<53>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[11]_feedbackRegister[13]_XOR_2688_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_11
    -------------------------------------------------  ---------------------------
    Total                                     17.634ns (2.474ns logic, 15.160ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_11 (FF)
  Requirement:          4.167ns
  Data Path Delay:      17.604ns (Levels of Logic = 26)
  Clock Path Skew:      -0.069ns (1.705 - 1.774)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y5.CMUX     Tshcko                0.420   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<103>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_18
    SLICE_X93Y2.B2       net (fanout=12)       0.938   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<101>
    SLICE_X93Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<2><2>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A2       net (fanout=1)        0.603   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>3
    SLICE_X94Y3.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<46>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X96Y3.D2       net (fanout=27)       0.674   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s3_from_syndromes<1>
    SLICE_X96Y3.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>1
    SLICE_X96Y3.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
    SLICE_X96Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<3><2>_xo<0>2
    SLICE_X100Y2.D3      net (fanout=5)        0.610   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<3><2>
    SLICE_X100Y2.D       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>_SW0
    SLICE_X100Y2.C2      net (fanout=1)        0.470   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
    SLICE_X100Y2.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<14><3>_xo<0>
    SLICE_X90Y1.B1       net (fanout=17)       0.983   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<14><3>
    SLICE_X90Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[13].errLocPolyEval/ZERO_O<3>2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2_SW0
    SLICE_X98Y1.B3       net (fanout=2)        0.696   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N38
    SLICE_X98Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mxor_net<17><1>_xo<0>2
    SLICE_X96Y1.C3       net (fanout=4)        0.479   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/net<17><1>
    SLICE_X96Y1.CMUX     Tilo                  0.358   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/invertedS<3><3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW1_G
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19_SW0_SW1
    SLICE_X91Y1.A6       net (fanout=1)        0.540   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/N68
    SLICE_X91Y1.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[6].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/errorLocPolynomial/Mmux_ERROR_1_LOC_O19
    SLICE_X92Y0.C4       net (fanout=42)       0.645   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/error1loc_from_errorLocPolynomial<0>
    SLICE_X92Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4_SW0
    SLICE_X86Y0.A4       net (fanout=1)        0.647   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/N10
    SLICE_X86Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[3].errLocPolyEval/N5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/errLocPolyEval_gen[2].errLocPolyEval/ZERO_O<3>4
    SLICE_X84Y0.A2       net (fanout=10)       0.633   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/zero_from_errLocPolyEval<2>
    SLICE_X84Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/_n0170<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>61
    SLICE_X85Y1.C1       net (fanout=5)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<0>_bdd11
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>41
    SLICE_X72Y2.C4       net (fanout=5)        0.882   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<1>_bdd7
    SLICE_X72Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N419
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/chienSearch/XX0_O<2>4
    SLICE_X79Y0.D3       net (fanout=82)       0.762   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/xx0_from_chienSearch<2>
    SLICE_X79Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X79Y0.C2       net (fanout=1)        0.463   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
    SLICE_X79Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N10
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X73Y1.B5       net (fanout=10)       0.635   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<5><3>
    SLICE_X73Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X74Y2.C4       net (fanout=22)       0.450   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X74Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N175
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>1
    SLICE_X74Y2.B3       net (fanout=8)        0.495   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
    SLICE_X74Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N175
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>2
    SLICE_X74Y1.C4       net (fanout=22)       0.454   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/y2<2>
    SLICE_X74Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N22
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_net<9><0>_xo<0>
    SLICE_X75Y4.A3       net (fanout=5)        0.607   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/net<9><0>
    SLICE_X75Y4.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N4
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2_SW0
    SLICE_X74Y4.A5       net (fanout=1)        0.190   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N226
    SLICE_X74Y4.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/N404
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2
    SLICE_X79Y5.C6       net (fanout=10)       0.481   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/y1<1>
    SLICE_X79Y5.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O181
    SLICE_X79Y5.B6       net (fanout=1)        0.358   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/corCoeffs_from_rsTwoErrorsCorrect<25>
    SLICE_X79Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/Mmux_RX_COMMON_FRAME_O441
    SLICE_X65Y5.D6       net (fanout=1)        0.704   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<53>
    SLICE_X65Y5.CLK      Tas                   0.070   usr/rxData_from_gbtExmplDsgn<53>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[11]_feedbackRegister[13]_XOR_2688_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_11
    -------------------------------------------------  ---------------------------
    Total                                     17.604ns (2.480ns logic, 15.124ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =
        PERIOD TIMEGRP
        "usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"
        TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        / 0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8 (SLICE_X69Y26.A6), 172053738651 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_71 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 2)
  Clock Path Skew:      0.073ns (0.815 - 0.742)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_71 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y30.DQ      Tcko                  0.098   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<48>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_71
    SLICE_X69Y26.B2      net (fanout=11)       0.561   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<48>
    SLICE_X69Y26.B       Tilo                  0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<17>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O171
    SLICE_X69Y26.A6      net (fanout=1)        0.038   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<24>
    SLICE_X69Y26.CLK     Tah         (-Th)     0.055   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<17>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O431
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.077ns logic, 0.599ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.649ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_78 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.325ns (Levels of Logic = 5)
  Clock Path Skew:      0.074ns (0.815 - 0.741)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_78 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y30.BQ      Tcko                  0.098   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<41>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_78
    SLICE_X77Y30.B6      net (fanout=10)       0.168   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<41>
    SLICE_X77Y30.B       Tilo                  0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X77Y30.A6      net (fanout=1)        0.038   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X77Y30.A       Tilo                  0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>7
    SLICE_X64Y25.B2      net (fanout=31)       0.623   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X64Y25.B       Tilo                  0.034   usr/icon/U0/U_ICON/iCOMMAND_SEL<3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X69Y26.B4      net (fanout=14)       0.279   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X69Y26.B       Tilo                  0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<17>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O171
    SLICE_X69Y26.A6      net (fanout=1)        0.038   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<24>
    SLICE_X69Y26.CLK     Tah         (-Th)     0.055   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<17>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O431
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.179ns logic, 1.146ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_52 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.388ns (Levels of Logic = 5)
  Clock Path Skew:      0.073ns (0.815 - 0.742)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_52 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y31.BQ      Tcko                  0.098   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<83>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_52
    SLICE_X77Y30.B4      net (fanout=13)       0.231   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<67>
    SLICE_X77Y30.B       Tilo                  0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X77Y30.A6      net (fanout=1)        0.038   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>1
    SLICE_X77Y30.A       Tilo                  0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/lambdaDeterminant/DET_IS_ZERO_O<3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>7
    SLICE_X64Y25.B2      net (fanout=31)       0.623   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X64Y25.B       Tilo                  0.034   usr/icon/U0/U_ICON/iCOMMAND_SEL<3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X69Y26.B4      net (fanout=14)       0.279   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X69Y26.B       Tilo                  0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<17>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O171
    SLICE_X69Y26.A6      net (fanout=1)        0.038   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<24>
    SLICE_X69Y26.CLK     Tah         (-Th)     0.055   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<17>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O431
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (0.179ns logic, 1.209ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_1 (SLICE_X64Y21.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_45 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.672ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.816 - 0.748)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_45 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y33.CQ      Tcko                  0.115   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<74>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_45
    SLICE_X64Y21.C4      net (fanout=11)       0.633   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<74>
    SLICE_X64Y21.CLK     Tah         (-Th)     0.076   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O151
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_1
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.039ns logic, 0.633ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_19 (SLICE_X65Y23.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_7 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.819 - 0.745)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_7 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y30.AQ      Tcko                  0.098   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<49>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_7
    SLICE_X65Y23.C2      net (fanout=10)       0.641   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<112>
    SLICE_X65Y23.CLK     Tah         (-Th)     0.056   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister<19>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O351
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_19
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.042ns logic, 0.641ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =
        PERIOD TIMEGRP
        "usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"
        TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        / 0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y1.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y0.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X3Y4.WRCLK
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_XPOINT1_CLK1_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK1_P              |     25.000ns|      1.700ns|      4.366ns|            0|            0|            0|         2334|
| TS_XPOINT1_CLK1_N             |     25.000ns|      4.366ns|          N/A|            0|            0|         2334|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_XPOINT1_CLK3_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK3_P              |     25.000ns|      0.832ns|      0.832ns|            0|            0|            0|            0|
| TS_XPOINT1_CLK3_N             |     25.000ns|      0.832ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out0_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out0_p                 |      4.167ns|      2.800ns|      5.649ns|            0|            1|            0|         7608|
| TS_cdce_out0_n                |      4.167ns|      5.649ns|      0.725ns|            1|            0|           51|         7557|
|  TS_usr_txpll_mmcm_inst_pll_cl|     25.000ns|      4.348ns|          N/A|            0|            0|         7557|            0|
|  kout0_0                      |             |             |             |             |             |             |             |
| TS_usr_txpll_mmcm_inst_pll_clk|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gbtExmplDsgn_gbtBank_1_mgt_p|      4.167ns|      4.050ns|     18.350ns|            0|          264|         2902|46047188116470|
|aram_package_src_gen_mgt_mgtLat|             |             |             |             |             |             |             |
|Opt_gen_mgtLatOpt_rx_wordclk_no|             |             |             |             |             |             |             |
|buff_sig                       |             |             |             |             |             |             |             |
| TS_usr_gbtExmplDsgn_rxFrmClkPh|     25.000ns|    110.097ns|          N/A|          264|            0|46047188116470|            0|
| Algnr_latOpt_phalgnr_gen_mmcm_|             |             |             |             |             |             |             |
| inst_pll_clkout0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CDCE_OUT0_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    5.649|         |         |         |
CDCE_OUT0_P    |    5.649|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CDCE_OUT0_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    5.649|         |         |         |
CDCE_OUT0_P    |    5.649|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.366|         |         |         |
XPOINT1_CLK1_P |    4.366|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.366|         |         |         |
XPOINT1_CLK1_P |    4.366|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 265  Score: 2502336  (Setup/Max: 2502336, Hold: 0)

Constraints cover 46047188129344 paths, 2 nets, and 14297 connections

Design statistics:
   Minimum period: 110.097ns{1}   (Maximum frequency:   9.083MHz)
   Maximum net delay:   2.044ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 21 13:45:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 592 MB



