// Seed: 1458020381
program module_0 (
    id_1[1 : 1|-1'b0],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
endprogram
module module_1 #(
    parameter id_20 = 32'd98,
    parameter id_6  = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10[id_20 : id_6],
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20
);
  inout wire _id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output logic [7:0] id_10;
  inout wire id_9;
  input logic [7:0] id_8;
  input wire id_7;
  input wire _id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_18,
      id_19,
      id_12,
      id_13,
      id_18,
      id_11
  );
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_21 = 1;
  logic id_22;
  ;
  always_comb id_4[1] <= id_8[-1];
  always $unsigned(75);
  ;
  localparam  id_23  = 'b0 ,  id_24  =  1  ,  id_25  =  1 'b0 ,  id_26  =  -1  ,  id_27  =  1 'b0 ,  id_28  =  -1  ,  id_29  =  -1 'h0 ,  id_30  = "" &  -1 'b0 ;
endmodule
