{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488219621235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488219621239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 12:20:21 2017 " "Processing started: Mon Feb 27 12:20:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488219621239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219621239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game_top -c game_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off game_top -c game_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219621239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488219621597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488219621597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA/VGA_top_level.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/VGA_top_level.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630704 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA/VGA_top_level.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/VGA_top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "VGA/vga_sync.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630719 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "VGA/vga_sync.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "VGA/pixelGenerator.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/pixelGenerator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630719 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "VGA/pixelGenerator.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/pixelGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/graphic_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga/graphic_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphic_const " "Found design unit 1: graphic_const" {  } { { "VGA/graphic_const.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/graphic_const.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 graphic_const-body " "Found design unit 2: graphic_const-body" {  } { { "VGA/graphic_const.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/graphic_const.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "VGA/colorROM.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630735 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "VGA/colorROM.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "PS2/ps2.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/ps2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630735 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "PS2/ps2.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2/oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "PS2/oneshot.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630735 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "PS2/oneshot.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "PS2/leddcd.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630735 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "PS2/leddcd.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "PS2/keyboard.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630750 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "LCD/de2lcd.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/LCD/de2lcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630750 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "LCD/de2lcd.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/LCD/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_pos_const.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tank_pos_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_pos_const " "Found design unit 1: tank_pos_const" {  } { { "tank_pos_const.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/tank_pos_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pos_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pos_decoder-pos_gen " "Found design unit 1: pos_decoder-pos_gen" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/pos_decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630750 ""} { "Info" "ISGN_ENTITY_NAME" "1 pos_decoder " "Found entity 1: pos_decoder" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/pos_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_top-structural " "Found design unit 1: game_top-structural" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630750 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_top " "Found entity 1: game_top" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219630750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630750 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "delat1 pos_decoder.vhd(59) " "VHDL error at pos_decoder.vhd(59): object \"delat1\" is used but not declared" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/pos_decoder.vhd" 59 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1488219630766 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488219630907 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 27 12:20:30 2017 " "Processing ended: Mon Feb 27 12:20:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488219630907 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488219630907 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488219630907 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219630907 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219631594 ""}
