<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ProcesadorMonociclo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMORIAINSTRUCCION.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMORIAINSTRUCCION.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEMORIAINSTRUCCION.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MULTIPLEXOR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MULTIPLEXOR.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MULTIPLEXOR.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PROCESADOR.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PROCESADOR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PROCESADOR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PROCESADOR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PROCESADOR.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESADOR.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESADOR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PROCESADOR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PROCESADOR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESADOR_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESADOR_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESADOR_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESADOR_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESADOR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SEU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SEU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SEU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SUMADOR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SUMADOR.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SUMADOR.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UC.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_MEMORIAINSTRUCCION_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_MULTIPLEXOR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_PC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_PROCESADOR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_PROCESAOR_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_PROCESAOR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_PROCESAOR_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_PROCESAOR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_RF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_SEU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_SUMADOR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_UC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461877645" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1461877645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461887431" xil_pn:in_ck="5736187260490659675" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461887431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="MEMORIAINSTRUCCION.vhd"/>
      <outfile xil_pn:name="MULTIPLEXOR.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PROCESADOR.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="SUMADOR.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="tb_ALU.vhd"/>
      <outfile xil_pn:name="tb_MEMORIAINSTRUCCION.vhd"/>
      <outfile xil_pn:name="tb_MULTIPLEXOR.vhd"/>
      <outfile xil_pn:name="tb_PC.vhd"/>
      <outfile xil_pn:name="tb_PROCESADOR.vhd"/>
      <outfile xil_pn:name="tb_RF.vhd"/>
      <outfile xil_pn:name="tb_SEU.vhd"/>
      <outfile xil_pn:name="tb_SUMADOR.vhd"/>
      <outfile xil_pn:name="tb_UC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461719163" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1940745248830058169" xil_pn:start_ts="1461719163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461719163" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4065653177699631355" xil_pn:start_ts="1461719163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461718884" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8678869676375552521" xil_pn:start_ts="1461718884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461887477" xil_pn:in_ck="5736187260490659675" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461887477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="MEMORIAINSTRUCCION.vhd"/>
      <outfile xil_pn:name="MULTIPLEXOR.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PROCESADOR.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="SUMADOR.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="tb_ALU.vhd"/>
      <outfile xil_pn:name="tb_MEMORIAINSTRUCCION.vhd"/>
      <outfile xil_pn:name="tb_MULTIPLEXOR.vhd"/>
      <outfile xil_pn:name="tb_PC.vhd"/>
      <outfile xil_pn:name="tb_PROCESADOR.vhd"/>
      <outfile xil_pn:name="tb_RF.vhd"/>
      <outfile xil_pn:name="tb_SEU.vhd"/>
      <outfile xil_pn:name="tb_SUMADOR.vhd"/>
      <outfile xil_pn:name="tb_UC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461887487" xil_pn:in_ck="5736187260490659675" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3172977252463215884" xil_pn:start_ts="1461887477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_PROCESAOR_beh.prj"/>
      <outfile xil_pn:name="tb_PROCESAOR_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461887488" xil_pn:in_ck="4180159996682972754" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8208260587656648929" xil_pn:start_ts="1461887487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_PROCESAOR_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1461718949" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1461718949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461718949" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5389708434077265840" xil_pn:start_ts="1461718949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461718949" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8678869676375552521" xil_pn:start_ts="1461718949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461718949" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1461718949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461718949" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5292183962250429358" xil_pn:start_ts="1461718949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461718949" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1461718949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461718949" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2362145637459598017" xil_pn:start_ts="1461718949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461877773" xil_pn:in_ck="-482292069102388401" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8776955190159358264" xil_pn:start_ts="1461877729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="PROCESADOR.lso"/>
      <outfile xil_pn:name="PROCESADOR.ngc"/>
      <outfile xil_pn:name="PROCESADOR.ngr"/>
      <outfile xil_pn:name="PROCESADOR.prj"/>
      <outfile xil_pn:name="PROCESADOR.stx"/>
      <outfile xil_pn:name="PROCESADOR.syr"/>
      <outfile xil_pn:name="PROCESADOR.xst"/>
      <outfile xil_pn:name="PROCESADOR_vhdl.prj"/>
      <outfile xil_pn:name="PROCESADOR_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1461876455" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7556126826545083357" xil_pn:start_ts="1461876455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461876468" xil_pn:in_ck="6194981761620885048" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8676585188303301788" xil_pn:start_ts="1461876455">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="PROCESADOR.bld"/>
      <outfile xil_pn:name="PROCESADOR_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
