$date
  Tue Apr 15 10:03:49 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module half_adder_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # sum $end
$var reg 1 $ carry $end
$scope module uut $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' sum $end
$var reg 1 ( carry $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#1000000
1"
1#
1&
1'
#2000000
1!
0"
1%
0&
#3000000
1"
0#
1$
1&
0'
1(
#4000000
0!
0"
0$
0%
0&
0(
#5000000
1"
1#
1&
1'
#6000000
1!
0"
1%
0&
#7000000
1"
0#
1$
1&
0'
1(
#8000000
0!
0"
0$
0%
0&
0(
#9000000
1"
1#
1&
1'
#10000000
1!
0"
1%
0&
#11000000
1"
0#
1$
1&
0'
1(
#12000000
