// Seed: 1649103485
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    input wire id_8,
    output wire id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input tri id_13,
    input wand id_14,
    output supply0 id_15,
    input wand id_16,
    output wor id_17,
    output wor id_18,
    input uwire id_19,
    inout uwire id_20,
    output tri id_21,
    input wand id_22,
    input wire id_23,
    input wor id_24,
    input supply0 id_25,
    input supply1 id_26,
    input wand id_27,
    input supply1 id_28,
    input supply0 id_29,
    input supply1 id_30,
    input tri id_31,
    input wor id_32,
    input tri1 id_33,
    output tri id_34,
    input wand id_35,
    input supply1 id_36,
    output wand id_37,
    output wire id_38
);
  reg id_40;
  always @(*) begin
    id_40 <= 1;
  end
  assign id_9 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input wire id_2,
    inout wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input wand id_7,
    input wire id_8,
    input tri id_9,
    output tri id_10
);
  wire id_12;
  wire id_13;
  tri0 id_14;
  assign id_10 = id_14 - id_3;
  module_0(
      id_8,
      id_10,
      id_6,
      id_9,
      id_5,
      id_9,
      id_4,
      id_5,
      id_4,
      id_3,
      id_5,
      id_3,
      id_4,
      id_3,
      id_0,
      id_3,
      id_8,
      id_3,
      id_3,
      id_3,
      id_3,
      id_6,
      id_9,
      id_8,
      id_4,
      id_4,
      id_2,
      id_1,
      id_1,
      id_1,
      id_4,
      id_9,
      id_8,
      id_3,
      id_10,
      id_2,
      id_3,
      id_3,
      id_6
  );
endmodule
