{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725900158238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725900158239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  9 11:42:38 2024 " "Processing started: Mon Sep  9 11:42:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725900158239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725900158239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ili9341 -c ili9341_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ili9341 -c ili9341_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725900158239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725900159130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725900159130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725900179511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725900179511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ili9341_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ili9341_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ili9341_TB " "Found entity 1: ili9341_TB" {  } { { "ili9341_TB.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_TB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725900179515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725900179515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725900179519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725900179519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ili9341_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ili9341_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ili9341_top " "Found entity 1: ili9341_top" {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725900179522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725900179522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ili9341_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ili9341_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ili9341_controller " "Found entity 1: ili9341_controller" {  } { { "ili9341_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725900179528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725900179528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle ili9341_controller.v(55) " "Verilog HDL Implicit Net warning at ili9341_controller.v(55): created implicit net for \"idle\"" {  } { { "ili9341_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_controller.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725900179531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ili9341_top " "Elaborating entity \"ili9341_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725900179623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ili9341_top.v(43) " "Verilog HDL assignment warning at ili9341_top.v(43): truncated value with size 32 to match size of target (14)" {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725900192406 "|ili9341_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pixel_data_mem.data_a 0 ili9341_top.v(18) " "Net \"pixel_data_mem.data_a\" at ili9341_top.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725900192653 "|ili9341_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pixel_data_mem.waddr_a 0 ili9341_top.v(18) " "Net \"pixel_data_mem.waddr_a\" at ili9341_top.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725900192653 "|ili9341_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pixel_data_mem.we_a 0 ili9341_top.v(18) " "Net \"pixel_data_mem.we_a\" at ili9341_top.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725900192655 "|ili9341_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:freq_divider20MHz " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:freq_divider20MHz\"" {  } { { "ili9341_top.v" "freq_divider20MHz" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725900192767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 freq_divider.v(18) " "Verilog HDL assignment warning at freq_divider.v(18): truncated value with size 32 to match size of target (2)" {  } { { "freq_divider.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/freq_divider.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725900192770 "|ili9341_top|freq_divider:freq_divider20MHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili9341_controller ili9341_controller:ili9341 " "Elaborating entity \"ili9341_controller\" for hierarchy \"ili9341_controller:ili9341\"" {  } { { "ili9341_top.v" "ili9341" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725900192772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 ili9341_controller.v(241) " "Verilog HDL assignment warning at ili9341_controller.v(241): truncated value with size 32 to match size of target (22)" {  } { { "ili9341_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725900192776 "|ili9341_top|ili9341_controller:ili9341"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ili9341_controller.v(296) " "Verilog HDL assignment warning at ili9341_controller.v(296): truncated value with size 32 to match size of target (7)" {  } { { "ili9341_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_controller.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725900192776 "|ili9341_top|ili9341_controller:ili9341"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.data_a 0 ili9341_controller.v(25) " "Net \"INIT_SEQ.data_a\" at ili9341_controller.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ili9341_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_controller.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725900192776 "|ili9341_top|ili9341_controller:ili9341"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.waddr_a 0 ili9341_controller.v(25) " "Net \"INIT_SEQ.waddr_a\" at ili9341_controller.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ili9341_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_controller.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725900192777 "|ili9341_top|ili9341_controller:ili9341"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.we_a 0 ili9341_controller.v(25) " "Net \"INIT_SEQ.we_a\" at ili9341_controller.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ili9341_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_controller.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725900192777 "|ili9341_top|ili9341_controller:ili9341"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ili9341_controller:ili9341\|spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"ili9341_controller:ili9341\|spi_master:spi\"" {  } { { "ili9341_controller.v" "spi" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_controller.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725900192778 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 84 C:/Users/usuario/Documents/Prueba_2/db/ili9341_top.ram0_ili9341_controller_660e8849.hdl.mif " "Memory depth (128) in the design file differs from memory depth (84) in the Memory Initialization File \"C:/Users/usuario/Documents/Prueba_2/db/ili9341_top.ram0_ili9341_controller_660e8849.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1725900193470 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/usuario/Documents/Prueba_2/db/ili9341_top.ram0_ili9341_controller_660e8849.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/usuario/Documents/Prueba_2/db/ili9341_top.ram0_ili9341_controller_660e8849.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1725900193472 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/spi_master.v" 15 -1 0 } } { "spi_master.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/spi_master.v" 8 -1 0 } } { "spi_master.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/spi_master.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725900203676 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725900203676 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725900206631 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725900261191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725900261833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725900261833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3270 " "Implemented 3270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725900262260 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725900262260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3264 " "Implemented 3264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725900262260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725900262260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725900262298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  9 11:44:22 2024 " "Processing ended: Mon Sep  9 11:44:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725900262298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725900262298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725900262298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725900262298 ""}
