# IITB-CPU â€“ EE224 Course Project

A simple 16-bit RISC-style **multicycle CPU** designed and implemented in **VHDL** as part of the **EE224: Digital Systems** course at **IIT Bombay**, taught by **Prof. Virendra Singh**.

<p align="center">
  <img src="./docs/FSM.png" alt="FSM Cover Image" width="600"/>
</p>


## Project Overview

* **IITB-CPU** is a teaching-oriented 16-bit processor with 8 general-purpose registers.
* Follows a custom **instruction set architecture (ISA)**.
* Implements **point-to-point communication**.
* Written entirely in **VHDL** for FPGA-based simulation/synthesis.

## ğŸ“ Repository Structure

* `src/` â€“ VHDL source files  
* `testbench/` â€“ Testbenches for simulation  
* `docs/` â€“ Instruction set and architecture details

## Course

**EE224: Digital Systems**  
Department of Electrical Engineering, IIT Bombay  
Instructor: Prof. Virendra Singh

## ğŸ‘¥ Team Members

- **Yaswanth Ram Kumar** â€“ 23B1277  
- **Sri Charan Raj K** â€“ 23B1229  
- **Manidheep Reddy** â€“ 23B1311  
- **Bhanu Prasanna** â€“ 23B1291
