// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 45
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > conv_out_V_address0;
    sc_out< sc_logic > conv_out_V_ce0;
    sc_in< sc_lv<14> > conv_out_V_q0;
    sc_out< sc_lv<8> > max_pool_out_0_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_V_d0;
    sc_out< sc_lv<7> > max_pool_out_0_1_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_V_d0;
    sc_out< sc_lv<7> > max_pool_out_0_2_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_V_d0;
    sc_out< sc_lv<7> > max_pool_out_1_0_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_V_d0;
    sc_out< sc_lv<7> > max_pool_out_1_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_V_d0;
    sc_out< sc_lv<7> > max_pool_out_1_2_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_V_d0;
    sc_out< sc_lv<7> > max_pool_out_2_0_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_V_d0;
    sc_out< sc_lv<7> > max_pool_out_2_1_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_V_d0;
    sc_out< sc_lv<7> > max_pool_out_2_2_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_V_d0;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > f_fu_367_p2;
    sc_signal< sc_lv<3> > f_reg_738;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<13> > zext_ln13_fu_373_p1;
    sc_signal< sc_lv<13> > zext_ln13_reg_743;
    sc_signal< sc_lv<1> > icmp_ln10_fu_361_p2;
    sc_signal< sc_lv<8> > zext_ln13_2_fu_377_p1;
    sc_signal< sc_lv<8> > zext_ln13_2_reg_748;
    sc_signal< sc_lv<9> > zext_ln13_3_fu_381_p1;
    sc_signal< sc_lv<9> > zext_ln13_3_reg_753;
    sc_signal< sc_lv<9> > add_ln13_fu_385_p2;
    sc_signal< sc_lv<9> > add_ln13_reg_758;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > r_fu_397_p2;
    sc_signal< sc_lv<4> > r_reg_766;
    sc_signal< sc_lv<5> > shl_ln_fu_403_p3;
    sc_signal< sc_lv<5> > shl_ln_reg_771;
    sc_signal< sc_lv<1> > icmp_ln13_fu_391_p2;
    sc_signal< sc_lv<3> > trunc_ln203_fu_411_p1;
    sc_signal< sc_lv<3> > trunc_ln203_reg_776;
    sc_signal< sc_lv<7> > zext_ln203_4_fu_437_p1;
    sc_signal< sc_lv<7> > zext_ln203_4_reg_780;
    sc_signal< sc_lv<7> > add_ln203_fu_441_p2;
    sc_signal< sc_lv<7> > add_ln203_reg_785;
    sc_signal< sc_lv<9> > add_ln16_fu_447_p2;
    sc_signal< sc_lv<9> > add_ln16_reg_790;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > c_fu_459_p2;
    sc_signal< sc_lv<4> > c_reg_798;
    sc_signal< sc_lv<5> > shl_ln2_fu_465_p3;
    sc_signal< sc_lv<5> > shl_ln2_reg_803;
    sc_signal< sc_lv<1> > icmp_ln16_fu_453_p2;
    sc_signal< sc_lv<4> > select_ln38_fu_485_p3;
    sc_signal< sc_lv<2> > mpr_fu_503_p2;
    sc_signal< sc_lv<2> > mpr_reg_816;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<10> > mul_ln1494_fu_518_p2;
    sc_signal< sc_lv<10> > mul_ln1494_reg_821;
    sc_signal< sc_lv<1> > icmp_ln20_fu_497_p2;
    sc_signal< sc_lv<4> > select_ln37_fu_647_p3;
    sc_signal< sc_lv<2> > mpc_fu_665_p2;
    sc_signal< sc_lv<2> > mpc_reg_837;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln23_fu_659_p2;
    sc_signal< sc_lv<14> > select_ln29_fu_727_p3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > f_0_reg_226;
    sc_signal< sc_lv<4> > r_0_reg_237;
    sc_signal< sc_lv<9> > phi_mul9_reg_248;
    sc_signal< sc_lv<4> > phi_urem11_reg_259;
    sc_signal< sc_lv<4> > c_0_reg_271;
    sc_signal< sc_lv<9> > phi_mul_reg_282;
    sc_signal< sc_lv<4> > phi_urem_reg_294;
    sc_signal< sc_lv<14> > max_0_reg_306;
    sc_signal< sc_lv<2> > mpr_0_reg_327;
    sc_signal< sc_lv<14> > max_1_reg_338;
    sc_signal< sc_lv<2> > mpc_0_reg_350;
    sc_signal< sc_lv<64> > zext_ln203_7_fu_582_p1;
    sc_signal< sc_lv<64> > zext_ln203_8_fu_625_p1;
    sc_signal< sc_lv<64> > zext_ln1494_5_fu_716_p1;
    sc_signal< sc_lv<3> > trunc_ln203_1_fu_524_p1;
    sc_signal< sc_lv<3> > tmp_1_fu_415_p4;
    sc_signal< sc_lv<5> > tmp_2_fu_429_p3;
    sc_signal< sc_lv<7> > zext_ln203_fu_425_p1;
    sc_signal< sc_lv<4> > add_ln38_fu_473_p2;
    sc_signal< sc_lv<1> > icmp_ln38_fu_479_p2;
    sc_signal< sc_lv<5> > zext_ln20_fu_493_p1;
    sc_signal< sc_lv<5> > i_fu_509_p2;
    sc_signal< sc_lv<5> > mul_ln1494_fu_518_p0;
    sc_signal< sc_lv<3> > tmp_3_fu_528_p4;
    sc_signal< sc_lv<7> > zext_ln203_5_fu_538_p1;
    sc_signal< sc_lv<7> > add_ln203_3_fu_542_p2;
    sc_signal< sc_lv<6> > trunc_ln203_2_fu_547_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_559_p3;
    sc_signal< sc_lv<9> > p_shl5_cast_fu_551_p3;
    sc_signal< sc_lv<9> > zext_ln203_6_fu_567_p1;
    sc_signal< sc_lv<9> > sub_ln203_fu_571_p2;
    sc_signal< sc_lv<9> > add_ln203_4_fu_577_p2;
    sc_signal< sc_lv<7> > add_ln203_5_fu_589_p2;
    sc_signal< sc_lv<5> > trunc_ln203_3_fu_594_p1;
    sc_signal< sc_lv<8> > p_shl3_cast_fu_598_p3;
    sc_signal< sc_lv<8> > p_shl4_cast_fu_606_p3;
    sc_signal< sc_lv<8> > sub_ln203_1_fu_614_p2;
    sc_signal< sc_lv<8> > add_ln203_6_fu_620_p2;
    sc_signal< sc_lv<4> > add_ln37_fu_635_p2;
    sc_signal< sc_lv<1> > icmp_ln37_fu_641_p2;
    sc_signal< sc_lv<5> > zext_ln23_fu_655_p1;
    sc_signal< sc_lv<5> > j_fu_671_p2;
    sc_signal< sc_lv<10> > zext_ln1494_3_fu_676_p1;
    sc_signal< sc_lv<10> > add_ln1494_fu_680_p2;
    sc_signal< sc_lv<11> > tmp_8_fu_693_p3;
    sc_signal< sc_lv<13> > p_shl1_cast_fu_685_p3;
    sc_signal< sc_lv<13> > zext_ln1494_4_fu_701_p1;
    sc_signal< sc_lv<13> > sub_ln1494_fu_705_p2;
    sc_signal< sc_lv<13> > add_ln1494_2_fu_711_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_721_p2;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_lv<10> > mul_ln1494_fu_518_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<9> ap_const_lv9_16;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<10> ap_const_lv10_1A;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln13_fu_385_p2();
    void thread_add_ln1494_2_fu_711_p2();
    void thread_add_ln1494_fu_680_p2();
    void thread_add_ln16_fu_447_p2();
    void thread_add_ln203_3_fu_542_p2();
    void thread_add_ln203_4_fu_577_p2();
    void thread_add_ln203_5_fu_589_p2();
    void thread_add_ln203_6_fu_620_p2();
    void thread_add_ln203_fu_441_p2();
    void thread_add_ln37_fu_635_p2();
    void thread_add_ln38_fu_473_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_c_fu_459_p2();
    void thread_conv_out_V_address0();
    void thread_conv_out_V_ce0();
    void thread_f_fu_367_p2();
    void thread_i_fu_509_p2();
    void thread_icmp_ln10_fu_361_p2();
    void thread_icmp_ln13_fu_391_p2();
    void thread_icmp_ln1494_fu_721_p2();
    void thread_icmp_ln16_fu_453_p2();
    void thread_icmp_ln20_fu_497_p2();
    void thread_icmp_ln23_fu_659_p2();
    void thread_icmp_ln37_fu_641_p2();
    void thread_icmp_ln38_fu_479_p2();
    void thread_j_fu_671_p2();
    void thread_max_pool_out_0_0_V_address0();
    void thread_max_pool_out_0_0_V_ce0();
    void thread_max_pool_out_0_0_V_d0();
    void thread_max_pool_out_0_0_V_we0();
    void thread_max_pool_out_0_1_V_address0();
    void thread_max_pool_out_0_1_V_ce0();
    void thread_max_pool_out_0_1_V_d0();
    void thread_max_pool_out_0_1_V_we0();
    void thread_max_pool_out_0_2_V_address0();
    void thread_max_pool_out_0_2_V_ce0();
    void thread_max_pool_out_0_2_V_d0();
    void thread_max_pool_out_0_2_V_we0();
    void thread_max_pool_out_1_0_V_address0();
    void thread_max_pool_out_1_0_V_ce0();
    void thread_max_pool_out_1_0_V_d0();
    void thread_max_pool_out_1_0_V_we0();
    void thread_max_pool_out_1_1_V_address0();
    void thread_max_pool_out_1_1_V_ce0();
    void thread_max_pool_out_1_1_V_d0();
    void thread_max_pool_out_1_1_V_we0();
    void thread_max_pool_out_1_2_V_address0();
    void thread_max_pool_out_1_2_V_ce0();
    void thread_max_pool_out_1_2_V_d0();
    void thread_max_pool_out_1_2_V_we0();
    void thread_max_pool_out_2_0_V_address0();
    void thread_max_pool_out_2_0_V_ce0();
    void thread_max_pool_out_2_0_V_d0();
    void thread_max_pool_out_2_0_V_we0();
    void thread_max_pool_out_2_1_V_address0();
    void thread_max_pool_out_2_1_V_ce0();
    void thread_max_pool_out_2_1_V_d0();
    void thread_max_pool_out_2_1_V_we0();
    void thread_max_pool_out_2_2_V_address0();
    void thread_max_pool_out_2_2_V_ce0();
    void thread_max_pool_out_2_2_V_d0();
    void thread_max_pool_out_2_2_V_we0();
    void thread_mpc_fu_665_p2();
    void thread_mpr_fu_503_p2();
    void thread_mul_ln1494_fu_518_p0();
    void thread_mul_ln1494_fu_518_p00();
    void thread_mul_ln1494_fu_518_p2();
    void thread_p_shl1_cast_fu_685_p3();
    void thread_p_shl3_cast_fu_598_p3();
    void thread_p_shl4_cast_fu_606_p3();
    void thread_p_shl5_cast_fu_551_p3();
    void thread_r_fu_397_p2();
    void thread_select_ln29_fu_727_p3();
    void thread_select_ln37_fu_647_p3();
    void thread_select_ln38_fu_485_p3();
    void thread_shl_ln2_fu_465_p3();
    void thread_shl_ln_fu_403_p3();
    void thread_sub_ln1494_fu_705_p2();
    void thread_sub_ln203_1_fu_614_p2();
    void thread_sub_ln203_fu_571_p2();
    void thread_tmp_1_fu_415_p4();
    void thread_tmp_2_fu_429_p3();
    void thread_tmp_3_fu_528_p4();
    void thread_tmp_7_fu_559_p3();
    void thread_tmp_8_fu_693_p3();
    void thread_trunc_ln203_1_fu_524_p1();
    void thread_trunc_ln203_2_fu_547_p1();
    void thread_trunc_ln203_3_fu_594_p1();
    void thread_trunc_ln203_fu_411_p1();
    void thread_zext_ln13_2_fu_377_p1();
    void thread_zext_ln13_3_fu_381_p1();
    void thread_zext_ln13_fu_373_p1();
    void thread_zext_ln1494_3_fu_676_p1();
    void thread_zext_ln1494_4_fu_701_p1();
    void thread_zext_ln1494_5_fu_716_p1();
    void thread_zext_ln203_4_fu_437_p1();
    void thread_zext_ln203_5_fu_538_p1();
    void thread_zext_ln203_6_fu_567_p1();
    void thread_zext_ln203_7_fu_582_p1();
    void thread_zext_ln203_8_fu_625_p1();
    void thread_zext_ln203_fu_425_p1();
    void thread_zext_ln20_fu_493_p1();
    void thread_zext_ln23_fu_655_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
