Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 25 21:50:55 2020
| Host         : DESKTOP-NP6R9M2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rvfpga_control_sets_placed.rpt
| Design       : rvfpga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   679 |
|    Minimum number of control sets                        |   679 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1608 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   679 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |   181 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    94 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     1 |
| >= 16              |   345 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             590 |          236 |
| No           | No                    | Yes                    |            3325 |         1424 |
| No           | Yes                   | No                     |             518 |          200 |
| Yes          | No                    | No                     |            1287 |          344 |
| Yes          | No                    | Yes                    |           12889 |         5673 |
| Yes          | Yes                   | No                     |            1207 |          355 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                                                         Enable Signal                                                                         |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|  tap/idcode_tck                           |                                                                                                                                                               |                                                                      |                1 |              1 |
|  ddr2/ldc/iodelay_clk                     |                                                                                                                                                               |                                                                      |                1 |              1 |
|  clk_gen/exu_mul_c1_e2_clk                |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |                1 |              1 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/rf_ram_if/rtrig1                                                                                                                         |                                                                      |                1 |              1 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/soc_sdram_tccdcon_ready_i_1_n_0                             |                1 |              1 |
|  clk_gen/exu_mul_c1_e3_clk                |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |                1 |              1 |
|  clk_core_BUFG                            | tap/dmcontrol_wren                                                                                                                                            | clk_gen/rst_core                                                     |                1 |              1 |
|  clk_gen/lsu_freeze_c2_dc4_clk            |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |                2 |              2 |
|  ddr2/ldc/iodelay_clk                     |                                                                                                                                                               | ddr2/ldc/vns_xilinxasyncresetsynchronizerimpl3                       |                1 |              2 |
|  clk_gen/bus_clk                          |                                                                                                                                                               | clk_gen/o_rst_core_reg_5                                             |                2 |              2 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/vns_xilinxasyncresetsynchronizerimpl0                       |                1 |              2 |
|  clk_gen/fetch_f1_f2_c1_clk               |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |                2 |              2 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTCPU/flag_enable                                                                                                        | swervolf/rojobot_control/robot/inst/BOTCPU/internal_reset            |                1 |              2 |
|  dtmcs_tck                                |                                                                                                                                                               |                                                                      |                1 |              2 |
|  clk_gen/lsu_freeze_c2_dc1_clk            |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |                3 |              3 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_litedramcore_uart_rx_fifo_wrport_we__0                                                                                                           | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                                      | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/vns_multiplexer_next_state                                                                                                                           | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/vns_roundrobin5_grant_reg_0                                                                                                                          | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                             | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_read_id_buffer_do_read                                                                                                                           | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_cnt_reg[3][0]                                                                                                               |                                                                      |                2 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_time1[3]_i_1_n_0                                                                                                                           | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                             | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_litedramcore_uart_rx_fifo_rdport_re                                                                                       | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_litedramcore_sink_ready1312_out                                                                                                                  | ddr2/ldc/soc_litedramcore_tx_bitcount[3]_i_1_n_0                     |                1 |              4 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/write_pointer_q0                                                          | clk_gen/rst_core                                                     |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_write_resp_buffer_produce[3]_i_1_n_0                                                                                                             | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_write_w_buffer_rdport_re                                                                                                                         | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_write_resp_buffer_do_read                                                                                                                        | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                                           | clk_gen/rst_core                                                     |                2 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/vns_converter_state_reg[1]_0[0]                                                                                               | ddr2/ldc/soc_cached_sels_flipflop1_q                                 |                2 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_write_id_buffer_consume[2]_i_1_n_0                                                                                                               | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_do_read                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                             | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_do_read                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_write_id_buffer_wrport_we                                                                                                                        | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_do_read                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  clk_core_BUFG                            | tap/dmcontrol_wren                                                                                                                                            | clk_gen/o_rst_core_reg_5                                             |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_do_read                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_read_r_buffer_syncfifo_re                                                                                                                        | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/read_pointer_q0                                                              | clk_gen/rst_core                                                     |                2 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_litedramcore_rx_bitcount                                                                                                                         | ddr2/ldc/soc_litedramcore_rx_bitcount[3]_i_1_n_0                     |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/vns_converter_state_reg[1]_2[0]                                                                                               | ddr2/ldc/soc_cached_sels_flipflop1_q                                 |                2 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                             | ddr2/ldc/FDPE_1_0                                                    |                2 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_do_read                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                             | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                             | ddr2/ldc/FDPE_1_0                                                    |                2 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_do_read                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                             | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                             | ddr2/ldc/FDPE_1_0                                                    |                1 |              4 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_7                                                                                     | clk_gen/o_rst_core_reg_3                                             |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_do_read                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |                2 |              4 |
|  tap/dmi_tck                              | tap/dmi_0                                                                                                                                                     | tap/dmi[6]_i_1_n_0                                                   |                2 |              4 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                                    | clk_gen/rst_core                                                     |                1 |              4 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                                    | clk_gen/rst_core                                                     |                2 |              4 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_1                                                                                     | clk_gen/o_rst_core_reg_2                                             |                1 |              4 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_read_r_buffer_wrport_we                                                                                                                          | ddr2/ldc/FDPE_1_0                                                    |                2 |              4 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_3                                                                                     | clk_gen/o_rst_core_reg_2                                             |                2 |              4 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_5                                                                                     | clk_gen/o_rst_core_reg_3                                             |                2 |              4 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_4                                                                                     | clk_gen/o_rst_core_reg_3                                             |                1 |              4 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_8                                                                                     | clk_gen/o_rst_core_reg_3                                             |                1 |              4 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_1                                                                                     | clk_gen/o_rst_core_reg_3                                             |                3 |              4 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_2                                                                                     | clk_gen/o_rst_core_reg_3                                             |                1 |              4 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_6                                                                                     | clk_gen/o_rst_core_reg_3                                             |                1 |              4 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_3                                                                                     | clk_gen/o_rst_core_reg_3                                             |                1 |              4 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_2                                                                                     | clk_gen/o_rst_core_reg_2                                             |                4 |              4 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                                  | clk_gen/rst_core                                                     |                1 |              4 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0                                                                                                  | clk_gen/rst_core                                                     |                1 |              4 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                                                                                  | clk_gen/rst_core                                                     |                2 |              4 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/receiver/rcounter16[3]_i_1_n_0                                                                                                      | clk_gen/rst_core                                                     |                2 |              4 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                                                                                           | clk_gen/rst_core                                                     |                1 |              4 |
|  clk_core_BUFG                            | swervolf/uart16550_0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0                                                                                               | clk_gen/rst_core                                                     |                1 |              4 |
|  clk_core_BUFG                            | swervolf/uart16550_0/wb_interface/lcr_reg[7]_0[0]                                                                                                             | clk_gen/rst_core                                                     |                2 |              4 |
|  ddr2/ldc/iodelay_clk                     | ddr2/ldc/soc_reset_counter[3]_i_1_n_0                                                                                                                         | ddr2/ldc/iodelay_rst                                                 |                1 |              4 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0                                                                                            | clk_gen/rst_core                                                     |                1 |              4 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/bid_reg[2]_2[0]                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_8[0]                                                              | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/bid_reg[1]_7[0]                                                              | clk_gen/rst_core                                                     |                1 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/rf_ram_if/wgo                                                                                                                            | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                  |                1 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_write_resp_buffer_level[4]_i_1_n_0                                                                                                               | ddr2/ldc/FDPE_1_0                                                    |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_write_id_buffer_level[4]_i_1_n_0                                                                                                                 | ddr2/ldc/FDPE_1_0                                                    |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_write_w_buffer_level0[4]_i_1_n_0                                                                                                                 | ddr2/ldc/FDPE_1_0                                                    |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_13[0]                                                             | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6]_1[0]                                           | clk_gen/rst_core                                                     |                1 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_litedramcore_source_valid_reg[0]                                                                                          | ddr2/ldc/FDPE_1_0                                                    |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/bid_reg[1][0]                                                                | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_6[0]                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[5]_0[0]                                                                                                              | ddr2/ldc/FDPE_1_0                                                    |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[5]_0[0]                                           | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_5[0]                                                              | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_12[0]                                                             | clk_gen/rst_core                                                     |                1 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[5][1]                                                                                                          |                                                                      |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6]_1[0]                                           | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6]_2[0]                                           | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_4[0]                                                              | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6][0]                                             | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                                                | clk_gen/rst_core                                                     |                3 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_3[0]                                  | clk_gen/rst_core                                                     |                3 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_litedramcore_uart_tx_fifo_readable_reg[0]                                                                                 | ddr2/ldc/FDPE_1_0                                                    |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/bid_reg[1][0]                                                                | clk_gen/rst_core                                                     |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_2[1]                                                                                                        |                                                                      |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/bid_reg[1]_9[0]                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_4[0]                                  | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/bid_reg[1]_5[0]                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_5[0]                                  | clk_gen/rst_core                                                     |                3 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_0[0]                                                                                                              | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                  |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_2[0]                                                                                                              |                                                                      |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[0][0]                                                                | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_7[0]                                                              | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[5][0]                                             | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_2[0]                                  | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_1[0]                                                              | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_3[0]                                                              | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_2[0]                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/bid_reg[1]_3[0]                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_read_id_buffer_level[4]_i_1_n_0                                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/E[0]                                                                         | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q_reg[1]_6[0]                                         | clk_gen/rst_core                                                     |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_read_r_buffer_level2[4]_i_1_n_0                                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q_reg[1]_5[0]                                         | clk_gen/rst_core                                                     |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_read_r_buffer_level0[4]_i_1_n_0                                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                         | ddr2/ldc/FDPE_1_0                                                    |                1 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                         | ddr2/ldc/FDPE_1_0                                                    |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q_reg[1]_4[0]                                         | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q_reg[1]_9[0]                                         | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/bid_reg[1]_10[0]                                                             | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi2wb/gen_spill_reg.b_data_q_reg[5][0]                                                                                                              | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q_reg[1]_8[0]                                         | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_3[0]                                  | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi2wb/E[0]                                                                                                                                          | clk_gen/rst_core                                                     |                1 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                         | ddr2/ldc/FDPE_1_0                                                    |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_1[0]                                  | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_sel[3]_i_1_n_0                                                                                                                           | clk_gen/rst_core                                                     |                3 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/bid_reg[1]_1[0]                                                              | clk_gen/rst_core                                                     |                1 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                         | ddr2/ldc/FDPE_1_0                                                    |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q_reg[1]_7[0]                                         | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_5[0]                                  | clk_gen/rst_core                                                     |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                         | ddr2/ldc/FDPE_1_0                                                    |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/gen_int_rr.rr_q_reg[1]_2[0]                                                  | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                                                | clk_gen/rst_core                                                     |                3 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_2[0]                                  | clk_gen/rst_core                                                     |                3 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q_reg[1]_7[0]                                         | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi2wb/rid_reg[2][0]                                                                                                                                 | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/gen_int_rr.rr_q_reg[1]_3[0]                                                  | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6]_0[0]                                           | clk_gen/rst_core                                                     |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                         | ddr2/ldc/FDPE_1_0                                                    |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/bid_reg[1]_1[0]                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/gen_int_rr.rr_q_reg[1]_1[0]                                                  | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6]_6[0]                                           | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6]_4[0]                                           | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_int_rr.rr_q_reg[1]_3[0]                                                  | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/bid_reg[2]_0[0]                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6]_3[0]                                           | clk_gen/rst_core                                                     |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                         | ddr2/ldc/FDPE_1_0                                                    |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/gen_int_rr.rr_q_reg[1]_0[0]                                                  | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg[0]                                    | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_0[0]                                  | clk_gen/rst_core                                                     |                3 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6][0]                                             | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6]_0[0]                                           | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_11[0]                                                             | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_10[0]                                                             | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_int_rr.rr_q_reg[1]_2[0]                                                  | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_4[0]                                  | clk_gen/rst_core                                                     |                3 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_full_q_reg_1[0]                                           |                                                                      |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_full_q_reg_3[0]                                           |                                                                      |                3 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/bid_reg[1]_0[0]                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/E[0]                                                                         | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_int_rr.rr_q_reg[1]_4[0]                                                  | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6]_5[0]                                           | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_gen/exu_mul_c1_e1_clk                |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |                3 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                         | ddr2/ldc/FDPE_1_0                                                    |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_gen/lsu_freeze_c2_dc2_clk            |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |                4 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[6]_2[0]                                           | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_0[0]                                  | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/gen_spill_reg.b_data_q_reg[5]_1[0]                                           | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                                                                                             | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/bid_reg[1]_8[0]                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_14[0]                                                             | clk_gen/rst_core                                                     |                1 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_sequencer_counter[4]_i_1_n_0                                                                                                               | ddr2/ldc/FDPE_1_0                                                    |                1 |              5 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/receiver/fifo_rx/count[4]_i_1_n_0                                                                                                   | clk_gen/rst_core                                                     |                2 |              5 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[13]_0[0]                    |                2 |              5 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_1[0]                    |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/rid_reg[2]_9[0]                                                              | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/receiver/rshift[4]_i_1_n_0                                                                                                          | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/transmitter/counter[4]_i_1_n_0                                                                                                      | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg[0]                                    | clk_gen/rst_core                                                     |                3 |              5 |
|  clk_core_BUFG                            | swervolf/uart16550_0/wb_interface/wb_adr_is_reg[2]_0[0]                                                                                                       | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_1[0]                                  | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/status_cnt_n                       | clk_gen/rst_core                                                     |                1 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/E[0]                               | clk_gen/rst_core                                                     |                2 |              5 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/gen_int_rr.rr_q_reg[1]_1[0]                                                  | clk_gen/rst_core                                                     |                2 |              5 |
|  clock_divider/inst/clk_75                |                                                                                                                                                               | swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_int_set[6]_i_1_n_0 |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_time0[4]_i_1_n_0                                                                                                                           | ddr2/ldc/FDPE_1_0                                                    |                2 |              5 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4]_0[0]                                                                                                        | ddr2/ldc/FDPE_1_0                                                    |                2 |              6 |
|  clk_core_BUFG                            |                                                                                                                                                               | swervolf/axi2wb/o_wb_adr_reg[5]_0                                    |                5 |              6 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[1]_0                                                                                                  | clk_gen/o_rst_core_reg_5                                             |                1 |              6 |
|  clk_core_BUFG                            | swervolf/axi2wb/sw_irq4_edge                                                                                                                                  |                                                                      |                2 |              6 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[27]_4                                                                                     | clk_gen/o_rst_core_reg_2                                             |                1 |              6 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[24]_1                                                                                     | clk_gen/o_rst_core_reg_2                                             |                2 |              6 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[19]_5                                                                                     | clk_gen/o_rst_core_reg_2                                             |                1 |              6 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_1[0]                                                                                                        | ddr2/ldc/FDPE_1_0                                                    |                1 |              6 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_4                                                                                     | clk_gen/o_rst_core_reg_2                                             |                1 |              6 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/gen_demux.lock_aw_valid_q_reg_0[0] | clk_gen/rst_core                                                     |                2 |              6 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/perr_sb_write_status                                                                                  | clk_gen/o_rst_core_reg_3                                             |                2 |              6 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/serv_rf_top/cpu/state/init                                  |                1 |              6 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_reg[3]_0[0]                                                                                                              |                                                                      |                3 |              6 |
|  clock_divider/inst/clk_75                |                                                                                                                                                               | swervolf/rojobot_control/robot/inst/BOTCPU/internal_reset            |                3 |              6 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                  |                4 |              6 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_3[0]                                                                                                        | ddr2/ldc/FDPE_1_0                                                    |                2 |              6 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_cyc_reg_7[0]                                                                                                                             | clk_gen/rst_core                                                     |                3 |              7 |
|  clk_gen/fetch_f1_f2_c1_clk               | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/ic_act_miss_f21                                                                                       | clk_gen/o_rst_core_reg_3                                             |                2 |              7 |
|  clk_core_BUFG                            |                                                                                                                                                               | clk_gen/SR[0]                                                        |                3 |              7 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_cyc_reg_2[0]                                                                                                                             | clk_gen/rst_core                                                     |                1 |              7 |
|  clk_gen/lsu_freeze_c1_dc2_clk            |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |                3 |              7 |
|  clk_gen/lsu_freeze_c2_dc3_clk            |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |                5 |              7 |
|  clk_core_BUFG                            |                                                                                                                                                               | clk_gen/o_rst_core_reg_0[0]                                          |                4 |              7 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTCPU/write_strobe_flop_4[0]                                                                                             | swervolf/rojobot_control/robot_icon_v2/SS[0]                         |                1 |              7 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTCPU/write_strobe_flop_3[0]                                                                                             | swervolf/rojobot_control/robot_icon_v2/SS[0]                         |                1 |              7 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[2]_1[0]                                                                                                                          |                                                                      |                4 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[2]_1[2]                                                                                                                          |                                                                      |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[2]_1[3]                                                                                                                          |                                                                      |                1 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_cyc_reg_1[0]                                                                                                                             | clk_gen/rst_core                                                     |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[2]_rep__0_0[0]                                                                                                                   |                                                                      |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_cyc_reg_6[0]                                                                                                                             | clk_gen/rst_core                                                     |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[2]_rep__0_0[2]                                                                                                                   |                                                                      |                1 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[2]_1[1]                                                                                                                          |                                                                      |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_we_reg_3[0]                                                                                                                              | clk_gen/rst_core                                                     |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_we_reg_3[6]                                                                                                                              | clk_gen/rst_core                                                     |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_we_reg_3[4]                                                                                                                              | clk_gen/rst_core                                                     |                3 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_we_reg_3[7]                                                                                                                              | clk_gen/rst_core                                                     |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_we_reg_3[2]                                                                                                                              | clk_gen/rst_core                                                     |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_we_reg_3[3]                                                                                                                              | clk_gen/rst_core                                                     |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_we_reg_3[1]                                                                                                                              | clk_gen/rst_core                                                     |                3 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_sel_reg[0]_1[0]                                                                                                                          |                                                                      |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_we_reg_3[5]                                                                                                                              | clk_gen/rst_core                                                     |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                             | clk_gen/rst_core                                                     |                2 |              8 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[11][0]                        |                5 |              8 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[12]_1[0]                |                5 |              8 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_1                 |                5 |              8 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_3                 |                4 |              8 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/r_busy_q_reg_0[0]                                                            | clk_gen/rst_core                                                     |                3 |              8 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]                   |                4 |              8 |
|  ddr2/ldc/clk_0                           | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/E[0]                                                                                                 |                                                                      |                1 |              8 |
|  ddr2/ldc/clk_0                           | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                    |                                                                      |                1 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_litedramcore_uart_rx_fifo_rdport_re                                                                                       |                                                                      |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2[2]                                                                                                              |                                                                      |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_3[1]                                                                                                              | ddr2/ldc/FDPE_1_0                                                    |                3 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2[0]                                                                                                              |                                                                      |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2[3]                                                                                                              |                                                                      |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2[1]                                                                                                              |                                                                      |                1 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_3[0]                                                                                                              | ddr2/ldc/FDPE_1_0                                                    |                1 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4][0]                                                                                                          |                                                                      |                3 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/opcode_reg[3][0]                                                                                                              | ddr2/ldc/FDPE_1_0                                                    |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4][3]                                                                                                          |                                                                      |                2 |              8 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/dcsr_ff/genblock.dff/dffs/en032_out                                                                                          | clk_gen/o_rst_core_reg_2                                             |                4 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_0[3]                                                                                                       | ddr2/ldc/FDPE_1_0                                                    |                1 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_2[2]                                                                                                       | ddr2/ldc/FDPE_1_0                                                    |                1 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_2[1]                                                                                                       | ddr2/ldc/FDPE_1_0                                                    |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_2[0]                                                                                                       | ddr2/ldc/FDPE_1_0                                                    |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4][1]                                                                                                          |                                                                      |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[5][0]                                                                                                          |                                                                      |                2 |              8 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTCPU/write_strobe_flop_2[0]                                                                                             | swervolf/rojobot_control/robot_icon_v2/SS[0]                         |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4][2]                                                                                                          |                                                                      |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_0[2]                                                                                                       | ddr2/ldc/FDPE_1_0                                                    |                1 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/opcode_reg[3][1]                                                                                                              | ddr2/ldc/FDPE_1_0                                                    |                2 |              8 |
|  clk_core_BUFG                            | swervolf/syscon/irq_timer_cnt[31]_i_1_n_0                                                                                                                     |                                                                      |                2 |              8 |
|  clk_core_BUFG                            | swervolf/syscon/irq_timer_cnt[23]_i_1_n_0                                                                                                                     |                                                                      |                2 |              8 |
|  clk_core_BUFG                            | swervolf/syscon/irq_timer_cnt[15]_i_1_n_0                                                                                                                     |                                                                      |                2 |              8 |
|  clk_core_BUFG                            | swervolf/syscon/irq_timer_cnt[7]_i_1_n_0                                                                                                                      |                                                                      |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_0[0]                                                                                                       | ddr2/ldc/FDPE_1_0                                                    |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_0[1]                                                                                                       | ddr2/ldc/FDPE_1_0                                                    |                1 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/opcode_reg[3][2]                                                                                                              | ddr2/ldc/FDPE_1_0                                                    |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_2[3]                                                                                                       | ddr2/ldc/FDPE_1_0                                                    |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_2[0]                                                                                                        |                                                                      |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/state/o_ibus_adr_reg[4]_1[0]                                                                                                         | ddr2/ldc/FDPE_1_0                                                    |                2 |              8 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/receiver/counter_b[7]_i_1_n_0                                                                                                       | clk_gen/rst_core                                                     |                4 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/state/E[0]                                                                                                                           | ddr2/ldc/FDPE_1_0                                                    |                5 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/state/o_ibus_adr_reg[4]_1[1]                                                                                                         | ddr2/ldc/FDPE_1_0                                                    |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_litedramcore_rx_reg                                                                                                                              |                                                                      |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_litedramcore_source_payload_data[7]_i_1_n_0                                                                                                      |                                                                      |                1 |              8 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/block_cnt[7]_i_1_n_0                                                                                                                | clk_gen/rst_core                                                     |                3 |              8 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                             | clk_gen/rst_core                                                     |                2 |              8 |
|  clk_core_BUFG                            | swervolf/uart16550_0/wb_interface/lcr_reg[7]_1[0]                                                                                                             | clk_gen/rst_core                                                     |                2 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_read_beat_count[7]_i_2_n_0                                                                                                                       | ddr2/ldc/soc_read_beat_count[7]_i_1_n_0                              |                2 |              8 |
|  clk_core_BUFG                            | swervolf/uart16550_0/wb_interface/wre_reg_0[0]                                                                                                                | clk_gen/rst_core                                                     |                2 |              8 |
|  clk_core_BUFG                            | swervolf/uart16550_0/wb_interface/wre_reg_1[0]                                                                                                                | clk_gen/rst_core                                                     |                3 |              8 |
|  clk_core_BUFG                            | swervolf/uart16550_0/wb_interface/E[0]                                                                                                                        | clk_gen/rst_core                                                     |                1 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/storage_11_reg_0_15_0_5_i_1_n_0                                                                                                                      |                                                                      |                1 |              8 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/vns_roundrobin5_grant_reg_0                                                                                                                          | ddr2/ldc/soc_write_beat_count[7]_i_1_n_0                             |                3 |              8 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/E[0]                                                                              | clk_gen/rst_core                                                     |                3 |              8 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                             | clk_gen/rst_core                                                     |                3 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_we_reg_2[0]                                                                                                                              | clk_gen/rst_core                                                     |                2 |              8 |
|  clock_divider/inst/clk_75                |                                                                                                                                                               | swervolf/rojobot_control/robot/inst/BOTSIMPGM/instruction[7]         |                3 |              8 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                   | clk_gen/rst_core                                                     |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/E[0]                                                                         | clk_gen/rst_core                                                     |                3 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[2]_rep__0_1[0]                                                                                                                   | clk_gen/rst_core                                                     |                3 |              8 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTCPU/spm_enable                                                                                                         |                                                                      |                2 |              8 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTCPU/E[0]                                                                                                               | swervolf/rojobot_control/robot_icon_v2/SS[0]                         |                3 |              8 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTCPU/write_strobe_flop_0[0]                                                                                             | swervolf/rojobot_control/robot_icon_v2/SS[0]                         |                2 |              8 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTCPU/write_strobe_flop_1[0]                                                                                             | swervolf/rojobot_control/robot_icon_v2/SS[0]                         |                2 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[2]_rep__0_0[1]                                                                                                                   |                                                                      |                3 |              8 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[2]_rep__0_0[3]                                                                                                                   |                                                                      |                3 |              8 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[1]_0                                                                                                       | clk_gen/o_rst_core_reg_2                                             |                4 |              9 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[0]_0                                                                                                     | clk_gen/o_rst_core_reg_2                                             |                4 |              9 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[26]_1                                                                                     | clk_gen/o_rst_core_reg_2                                             |                5 |              9 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/transmitter/E[0]                                                                                                                    | clk_gen/rst_core                                                     |                2 |              9 |
|  dtmcs_tck                                | tap/dtmcs_1                                                                                                                                                   | tap/dtmcs[40]_i_1_n_0                                                |                2 |              9 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/dicgo_ff/debug_c1_clken                                                                                                      | clk_gen/o_rst_core_reg_3                                             |                3 |              9 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]_0                                                                                                       | clk_gen/o_rst_core_reg_2                                             |                4 |              9 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]_2                                                                                                       | clk_gen/o_rst_core_reg_2                                             |                4 |              9 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/dout_reg[9]                                                                                                         | clk_gen/o_rst_core_reg_2                                             |                3 |              9 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dout_reg[0]_3                                                                                       | clk_gen/o_rst_core_reg_2                                             |                5 |              9 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/receiver/fifo_rx/E[0]                                                                                                               | clk_gen/rst_core                                                     |                3 |             10 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/soc_sdram_timer_count1[9]_i_1_n_0                           |                2 |             10 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/E[0]                                                                                                   | clk_gen/rst_core                                                     |                2 |             10 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/receiver/rf_data_in[10]_i_1_n_0                                                                                                     | clk_gen/rst_core                                                     |                4 |             11 |
|  clk_core_BUFG                            | swervolf/spi/treg[7]_i_1_n_0                                                                                                                                  | clk_gen/SR[0]                                                        |                2 |             12 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTCPU/t_state_0                                                                                                          | swervolf/rojobot_control/robot/inst/BOTCPU/internal_reset            |                3 |             12 |
|  clock_divider/inst/clk_75                | swervolf/vga_controller/vga_dtg_inst/pixel_row_0                                                                                                              | swervolf/vga_controller/vga_dtg_inst/pixel_row[0]_i_1_n_0            |                3 |             12 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_read_beat_offset                                                                                                                                 | ddr2/ldc/FDPE_1_0                                                    |                3 |             12 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_write_beat_offset                                                                                                                                | ddr2/ldc/FDPE_1_0                                                    |                3 |             12 |
|  clk_core_BUFG                            | swervolf/spi2/treg[7]_i_1__0_n_0                                                                                                                              | clk_gen/o_rst_core_reg_0[0]                                          |                2 |             12 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine7_row_open                                                                                                                      | ddr2/ldc/FDPE_1_0                                                    |                4 |             13 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine5_row_col_n_addr_sel                                                                                                            | ddr2/ldc/FDPE_1_0                                                    |                3 |             13 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine4_row_open                                                                                                                      | ddr2/ldc/FDPE_1_0                                                    |                4 |             13 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine2_row[12]_i_1_n_0                                                                                                               | ddr2/ldc/FDPE_1_0                                                    |                4 |             13 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine0_row[12]_i_1_n_0                                                                                                               | ddr2/ldc/FDPE_1_0                                                    |                3 |             13 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine6_row[12]_i_1_n_0                                                                                                               | ddr2/ldc/FDPE_1_0                                                    |                4 |             13 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine3_row_open                                                                                                                      | ddr2/ldc/FDPE_1_0                                                    |                4 |             13 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine1_row_col_n_addr_sel                                                                                                            | ddr2/ldc/FDPE_1_0                                                    |                3 |             13 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mfdc_wb                                                                                         | clk_gen/o_rst_core_reg_2                                             |               10 |             14 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTCPU/register_enable                                                                                                    |                                                                      |                2 |             16 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTCPU/t_state_0                                                                                                          |                                                                      |                2 |             16 |
|  clk_core_BUFG                            | tap/sbdata0_reg_wren                                                                                                                                          | clk_gen/o_rst_core_reg_5                                             |                8 |             16 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_litedramcore_uart_rx_fifo_wrport_we__0                                                                                                           |                                                                      |                2 |             16 |
|  clk_core_BUFG                            | swervolf/spi/rfwe_reg_n_0                                                                                                                                     |                                                                      |                2 |             16 |
|  clk_core_BUFG                            | swervolf/spi2/rfwe_reg_n_0                                                                                                                                    |                                                                      |                2 |             16 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/enable_0                                                                                           | clk_gen/o_rst_core_reg_2                                             |                5 |             16 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/illegal_inst_en                                                                                                      | clk_gen/o_rst_core_reg_3                                             |                8 |             16 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/bp/coll_ff/dout_reg[1]_0                                                                                                         | clk_gen/o_rst_core_reg_3                                             |                7 |             16 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                                                |                                                                      |                2 |             16 |
|  clk_core_BUFG                            | swervolf/axi2wb/wfwe                                                                                                                                          |                                                                      |                2 |             16 |
|  clk_core_BUFG                            | swervolf/axi2wb/wfwe_3                                                                                                                                        |                                                                      |                2 |             16 |
|  clk_core_BUFG                            | swervolf/uart16550_0/regs/tf_push_reg_n_0                                                                                                                     |                                                                      |                2 |             16 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                                      |                                                                      |                2 |             16 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_write_resp_buffer_wrport_we                                                                                                                      |                                                                      |                2 |             16 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_dicawics_wb                                                                                     | clk_gen/o_rst_core_reg_2                                             |                9 |             17 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr[15]_i_1_n_0                                                                                                                          | clk_gen/rst_core                                                     |                6 |             17 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                                      | clk_gen/rst_core                                                     |                6 |             18 |
|  clock_divider/inst/clk_75                |                                                                                                                                                               | swervolf/rojobot_control/robot_icon_v2/SS[0]                         |                8 |             18 |
|  clk_gen/CLK                              |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |               15 |             18 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                                      | clk_gen/rst_core                                                     |                3 |             18 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                                      | clk_gen/rst_core                                                     |                7 |             19 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                                      | clk_gen/rst_core                                                     |                5 |             19 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/decode/vns_count_reg_13_sn_1                                                                                                         | ddr2/ldc/serv_rf_top/cpu/bufreg/FDPE_1                               |                5 |             20 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/state/en_pc_r0                                                                                                                       | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_1                        |                8 |             21 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/dout_reg[0]_5                                                                                                           | clk_gen/o_rst_core_reg_2                                             |               16 |             21 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_sink_ready                                                                                                         |                                                                      |                6 |             22 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_sink_ready                                                                                                         |                                                                      |                5 |             22 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_sink_ready                                                                                                         |                                                                      |                6 |             22 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_sink_ready                                                                                                         |                                                                      |                6 |             22 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_sink_ready                                                                                                         |                                                                      |                6 |             22 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_sink_ready                                                                                                         |                                                                      |                6 |             22 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_sink_ready                                                                                                         |                                                                      |                6 |             22 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_meivt_wb                                                                                        | clk_gen/o_rst_core_reg_2                                             |               15 |             22 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_sink_ready                                                                                                         |                                                                      |                6 |             22 |
|  clk_gen/FDPE_1_9                         |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |                7 |             24 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_a7ddrphy_dly_sel_storage_reg[0][0]                                                                                        | ddr2/ldc/serv_rf_top/cpu/bufreg/FDPE_1_1[0]                          |                8 |             24 |
|  clk_gen/FDPE_1_15                        |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |                6 |             24 |
|  clk_gen/FDPE_1_10                        |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |                6 |             24 |
|  clk_gen/FDPE_1_13                        |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |                6 |             24 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_a7ddrphy_dly_sel_storage_reg[1]_0[0]                                                                                      | ddr2/ldc/serv_rf_top/cpu/bufreg/FDPE_1_0[0]                          |                6 |             24 |
|  clk_gen/FDPE_1_11                        |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |                7 |             24 |
|  clk_gen/FDPE_1_12                        |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |                6 |             24 |
|  clk_gen/FDPE_1_16                        |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |                6 |             24 |
|  clk_gen/FDPE_1_14                        |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |                7 |             24 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/vns_converter_state_reg[1][0]                                                                                                 | ddr2/ldc/FDPE_1_0                                                    |               10 |             25 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en038_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                5 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en047_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                9 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en049_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |               10 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en051_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                9 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en052_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                8 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en040_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                7 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en054_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                8 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en056_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                7 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en060_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                5 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en057_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                9 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en064_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                7 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en065_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                7 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en061_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                8 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en070_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                4 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en071_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                8 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en072_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                9 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en076_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                5 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en075_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                6 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en077_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                5 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en074_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                6 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en069_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                8 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en050_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                9 |             26 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/E[0]                                                                                                                          |                                                                      |                9 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en059_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                6 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en066_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                8 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en045_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                8 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en046_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                9 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en055_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                6 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en044_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                9 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en042_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                7 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en062_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                7 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en0                                                                                                                 | clk_gen/o_rst_core_reg_3                                             |                5 |             26 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/bp_wb_ff/en067_out                                                                                                           | clk_gen/o_rst_core_reg_3                                             |                9 |             26 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                                                | clk_gen/rst_core                                                     |               10 |             27 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                                                | clk_gen/rst_core                                                     |               11 |             27 |
|  tap/dmi_tck                              | tap/dmi_0                                                                                                                                                     | tap/dmi[31]_i_1_n_0                                                  |                6 |             28 |
|  clk_core_BUFG                            | tap/dout_reg[2]_1                                                                                                                                             | clk_gen/o_rst_core_reg_5                                             |                5 |             28 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/en0170_out                                                                                            | clk_gen/o_rst_core_reg_3                                             |               10 |             28 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/en064_out                                                                                                         | clk_gen/o_rst_core_reg_2                                             |               16 |             30 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f0_shift_wr_en                                                                                                       | clk_gen/o_rst_core_reg_3                                             |               21 |             31 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f2_wr_en                                                                                                             | clk_gen/o_rst_core_reg_3                                             |               12 |             31 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot_icon_v2/frame_col                                                                                                              | swervolf/rojobot_control/robot_icon_v2/frame_col[31]_i_1_n_0         |                8 |             31 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/ifc/iccrit_ff/dout_reg[0]_rep[0]                                                                                                 | clk_gen/o_rst_core_reg_3                                             |               17 |             31 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/exu/div_e1/e1val_ff/dout_reg[0]_0                                                                                                    | clk_gen/o_rst_core_reg_2                                             |               16 |             31 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/en011_out                                                                                                           | clk_gen/o_rst_core_reg_2                                             |               10 |             31 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/freeff/en014_out                                                                                                             | clk_gen/o_rst_core_reg_2                                             |               17 |             31 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/en012_out                                                                                                            | clk_gen/o_rst_core_reg_2                                             |               17 |             31 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mtvec_wb                                                                                        | clk_gen/o_rst_core_reg_2                                             |               17 |             31 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/aln/f0valff/f1_shift_wr_en                                                                                                       | clk_gen/o_rst_core_reg_3                                             |               20 |             31 |
|  clk_core_BUFG                            |                                                                                                                                                               | swervolf/gpio_debouncer/db_count[31]_i_1_n_0                         |                8 |             31 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/bp/coll_ff/rs_push                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               21 |             31 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[4]_rep_2[0]                                                                                                                      | clk_gen/rst_core                                                     |                8 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[5]_2[0]                                                                                                                          | clk_gen/rst_core                                                     |                6 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/rgpio_ctrl_reg[0][0]                                                                                                                          | clk_gen/rst_core                                                     |                6 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/rgpio_ctrl_reg[0]_0[0]                                                                                                                        | clk_gen/rst_core                                                     |               15 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[3]_rep_1[0]                                                                                                                      | clk_gen/rst_core                                                     |                8 |             32 |
|  clk_gen/FDPE_1_6                         |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               18 |             32 |
|  clk_gen/FDPE_1_5                         |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               17 |             32 |
|  clk_gen/FDPE_1_7                         |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               18 |             32 |
|  clk_gen/FDPE_1_8                         |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               16 |             32 |
|  clk_gen/p_138_in                         |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               11 |             32 |
|  clk_gen/p_139_in                         |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               10 |             32 |
|  clk_gen/p_141_in                         |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               11 |             32 |
|  clk_gen/p_2_in                           |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |                9 |             32 |
|  clk_gen/tag_valid_w0_clk_1               |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               10 |             32 |
|  clk_gen/rptc_ctrl_reg[8]                 | swervolf/timer_ptc/rptc_hrc[31]_i_1_n_0                                                                                                                       | clk_gen/rst_core                                                     |               14 |             32 |
|  clk_gen/p_140_in                         |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               11 |             32 |
|  clk_gen/tag_valid_w2_clk_1               |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |                9 |             32 |
|  clk_gen/tag_valid_w3_clk_1               |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               10 |             32 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/p_8_in                                                      |                8 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/data1_reg_wren0                                                                                               | clk_gen/o_rst_core_reg_5                                             |               12 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/lsu_dccm_errorff/en095_out                                                                                                   | clk_gen/o_rst_core_reg_2                                             |               12 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/minstretf_cout_ff/en016_out                                                                                                  | clk_gen/o_rst_core_reg_2                                             |               15 |             32 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/soc_litedramcore_sink_ready3                                |                8 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t0_wb                                                                                                    | clk_gen/o_rst_core_reg_2                                             |               13 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t1_wb                                                                                                    | clk_gen/o_rst_core_reg_2                                             |               12 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_2[0]                                                                                                             |                                                                      |               17 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/vns_converter_state_reg[1]_0[0]                                                                                               | ddr2/ldc/FDPE_1_0                                                    |               13 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t2_wb                                                                                                    | clk_gen/o_rst_core_reg_2                                             |               11 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t3_wb                                                                                                    | clk_gen/o_rst_core_reg_2                                             |               15 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/bufreg/vns_converter_state_reg[1]_2[0]                                                                                               | ddr2/ldc/FDPE_1_0                                                    |               13 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/pmu0inc_ff/mhpmc3_wr_en                                                                                                      | clk_gen/o_rst_core_reg_2                                             |               16 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/pmu0inc_ff/mhpmc3h_wr_en                                                                                                     | clk_gen/o_rst_core_reg_2                                             |               14 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/pmu1inc_ff/mhpmc4_wr_en                                                                                                      | clk_gen/o_rst_core_reg_2                                             |               13 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/pmu2inc_ff/mhpmc5_wr_en                                                                                                      | clk_gen/o_rst_core_reg_2                                             |               11 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/pmu2inc_ff/mhpmc5h_wr_en                                                                                                     | clk_gen/o_rst_core_reg_2                                             |               13 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/pmu1inc_ff/mhpmc4h_wr_en                                                                                                     | clk_gen/o_rst_core_reg_2                                             |               14 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/pmu3inc_ff/mhpmc6h_wr_en                                                                                                     | clk_gen/o_rst_core_reg_2                                             |               11 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/pmu3inc_ff/mhpmc6_wr_en                                                                                                      | clk_gen/o_rst_core_reg_2                                             |                8 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/decode/o_cnt_en_reg[0]                                                                                                               |                                                                      |                9 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_wb_data_en                                                                                      | clk_gen/o_rst_core_reg_2                                             |               21 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_store_c1_dc1_clken                                                                             | clk_gen/o_rst_core_reg_2                                             |               10 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_4[0]                                                                                                              | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                  |               11 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i1_wb_data_en                                                                                      | clk_gen/o_rst_core_reg_2                                             |               16 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_litedramcore_soccontroller_bus_errors                                                                                                            | ddr2/ldc/FDPE_1_0                                                    |                8 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_state_ff/dffs/buf_data_en[0]                                                                  | clk_gen/o_rst_core_reg_2                                             |               25 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_valid_ff/en023_out                                                                                             | clk_gen/o_rst_core_reg_2                                             |               12 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_litedramcore_timer_update_value_re                                                                                                               | ddr2/ldc/FDPE_1_0                                                    |                8 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                             |                                                                      |                4 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                             |                                                                      |                4 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                             |                                                                      |                4 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                             |                                                                      |                4 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                             |                                                                      |                4 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                             |                                                                      |                4 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/buf_data_en[0]                                                                  | clk_gen/o_rst_core_reg_2                                             |               26 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/en093_out                                                                                          | clk_gen/o_rst_core_reg_2                                             |               18 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                             |                                                                      |                4 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/dout_reg[1]_16                                                                  | clk_gen/o_rst_core_reg_2                                             |               31 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_data_en[0]                                                                  | clk_gen/o_rst_core_reg_2                                             |               25 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/buf_data_en[0]                                                                  | clk_gen/o_rst_core_reg_2                                             |               25 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/buf_data_en[0]                                                                  | clk_gen/o_rst_core_reg_2                                             |               26 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_state_ff/dffs/buf_data_en[0]                                                                  | clk_gen/o_rst_core_reg_2                                             |               26 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/buf_data_en[0]                                                                  | clk_gen/o_rst_core_reg_2                                             |               26 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_state_ff/dffs/buf_data_en[0]                                                                  | clk_gen/o_rst_core_reg_2                                             |               23 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mrac_wb                                                                                         | clk_gen/o_rst_core_reg_2                                             |               19 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb1_wb                                                                                        | clk_gen/o_rst_core_reg_2                                             |               12 |             32 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot/inst/BOTREGIF/E[0]                                                                                                             | swervolf/rojobot_control/robot_icon_v2/SS[0]                         |                9 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mscratch_wb                                                                                     | clk_gen/o_rst_core_reg_2                                             |               22 |             32 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                             |                                                                      |                4 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb0_wb                                                                                        | clk_gen/o_rst_core_reg_2                                             |               12 |             32 |
|  swervolf/timer_ptc/cntr_clk              | swervolf/timer_ptc/rptc_cntr[31]_i_1_n_0                                                                                                                      | clk_gen/rst_core                                                     |                9 |             32 |
|  swervolf/timer_ptc/lrc_clk               | swervolf/timer_ptc/rptc_lrc[31]_i_1_n_0                                                                                                                       | clk_gen/rst_core                                                     |                9 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[4]                                                                           | clk_gen/o_rst_core_reg_2                                             |               28 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[11]                                                                          | clk_gen/o_rst_core_reg_2                                             |               25 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[13]                                                                          | clk_gen/o_rst_core_reg_2                                             |               27 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[7]                                                                           | clk_gen/o_rst_core_reg_2                                             |               28 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[8]                                                                           | clk_gen/o_rst_core_reg_2                                             |               26 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[19]                                                                          | clk_gen/o_rst_core_reg_2                                             |               23 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[20]                                                                          | clk_gen/o_rst_core_reg_2                                             |               24 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[29]                                                                          | clk_gen/o_rst_core_reg_2                                             |               26 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[16]                                                                          | clk_gen/o_rst_core_reg_2                                             |               27 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[30]                                                                          | clk_gen/o_rst_core_reg_2                                             |               18 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[1]                                                                           | clk_gen/o_rst_core_reg_2                                             |               20 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[12]                                                                          | clk_gen/o_rst_core_reg_2                                             |               26 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[23]                                                                          | clk_gen/o_rst_core_reg_2                                             |               24 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[26]                                                                          | clk_gen/o_rst_core_reg_2                                             |               22 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[27]                                                                          | clk_gen/o_rst_core_reg_2                                             |               25 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[14]                                                                          | clk_gen/o_rst_core_reg_2                                             |               23 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[2]                                                                           | clk_gen/o_rst_core_reg_2                                             |               25 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[22]                                                                          | clk_gen/o_rst_core_reg_2                                             |               24 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[24]                                                                          | clk_gen/o_rst_core_reg_2                                             |               27 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[6]                                                                           | clk_gen/o_rst_core_reg_2                                             |               25 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[10]                                                                          | clk_gen/o_rst_core_reg_2                                             |               26 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[25]                                                                          | clk_gen/o_rst_core_reg_2                                             |               28 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[17]                                                                          | clk_gen/o_rst_core_reg_2                                             |               28 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[9]                                                                           | clk_gen/o_rst_core_reg_2                                             |               29 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[21]                                                                          | clk_gen/o_rst_core_reg_2                                             |               28 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[5]                                                                           | clk_gen/o_rst_core_reg_2                                             |               28 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[31]                                                                          | clk_gen/o_rst_core_reg_2                                             |               18 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[28]                                                                          | clk_gen/o_rst_core_reg_2                                             |               27 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[3]                                                                           | clk_gen/o_rst_core_reg_2                                             |               29 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[18]                                                                          | clk_gen/o_rst_core_reg_2                                             |               27 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_186[15]                                                                          | clk_gen/o_rst_core_reg_2                                             |               28 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/csrmiscff/dffs/csr_data_wen                                                                                               | clk_gen/o_rst_core_reg_2                                             |               16 |             32 |
|  clk_core_BUFG                            | tap/dmi_reg_en                                                                                                                                                | clk_gen/o_rst_core_reg_5                                             |               15 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/illegal_inst_en                                                                                 | clk_gen/o_rst_core_reg_2                                             |               13 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[2]_rep_1                                                                                                                         | clk_gen/rst_core                                                     |                6 |             32 |
|  dtmcs_tck                                | tap/dtmcs_1                                                                                                                                                   |                                                                      |                7 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcyclef_cout_ff/en020_out                                                                                                    | clk_gen/o_rst_core_reg_2                                             |               16 |             32 |
|  swerv_eh1/swerv/ifu/bp/p_51_in           |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               12 |             32 |
|  swerv_eh1/swerv/ifu/bp/bht_bank_clk[2]_0 |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               15 |             32 |
|  swerv_eh1/swerv/ifu/bp/bht_bank_clk[1]_0 |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               19 |             32 |
|  swerv_eh1/swerv/ifu/bp/bht_bank_clk[3]_0 |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |               10 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/en092_out                                                                                                      | clk_gen/o_rst_core_reg_2                                             |               14 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/exctype_wb_ff/dout_reg[7]_2                                                                                                  | clk_gen/o_rst_core_reg_2                                             |               19 |             32 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/en022_out                                                                                                            | clk_gen/o_rst_core_reg_2                                             |               15 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_dat[31]_i_1_n_0                                                                                                                          |                                                                      |               29 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/wb_rdt_low_0                                                                                                                                  | clk_gen/rst_core                                                     |                8 |             32 |
|  clock_divider/inst/clk_75                | swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1_n_0                                                                                                    | swervolf/rojobot_control/robot_icon_v2/SS[0]                         |                7 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[3]_rep_3[0]                                                                                                                      | clk_gen/rst_core                                                     |                7 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[2]_rep_2[0]                                                                                                                      | clk_gen/rst_core                                                     |               10 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[3]_7[0]                                                                                                                          | swervolf/axi2wb/SR[0]                                                |               19 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[3]_rep_4[0]                                                                                                                      | clk_gen/rst_core                                                     |                9 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[3]_rep_2[0]                                                                                                                      | clk_gen/rst_core                                                     |               13 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[4]_rep_4[0]                                                                                                                      | clk_gen/rst_core                                                     |                8 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[6]_0[0]                                                                                                                          | clk_gen/rst_core                                                     |                5 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[3]_rep_5[0]                                                                                                                      | clk_gen/rst_core                                                     |                7 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[3]_rep_8[0]                                                                                                                      | clk_gen/rst_core                                                     |               11 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[5]_1[0]                                                                                                                          | clk_gen/rst_core                                                     |                8 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[3]_rep_6[0]                                                                                                                      | clk_gen/rst_core                                                     |               18 |             32 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_wb_adr_reg[3]_rep_7[0]                                                                                                                      | clk_gen/rst_core                                                     |                9 |             32 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                                                | clk_gen/rst_core                                                     |               10 |             33 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                                                | clk_gen/rst_core                                                     |                8 |             33 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/exu/i___51_n_0                                                                                                                       | clk_gen/o_rst_core_reg_2                                             |               15 |             33 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/exu/i___52_n_0                                                                                                                       | clk_gen/o_rst_core_reg_2                                             |               11 |             33 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                                                | clk_gen/rst_core                                                     |                8 |             33 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                                                | clk_gen/rst_core                                                     |               11 |             33 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]_0                                                                                  | clk_gen/o_rst_core_reg_2                                             |               13 |             34 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_debug_rd_en_ff/ic_debug_rd_en_ff                                                                                     | clk_gen/o_rst_core_reg_3                                             |               16 |             34 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/obuf_cmd_done_ff/E[0]                                                                                        | clk_gen/rst_core                                                     |               12 |             35 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                                                | clk_gen/rst_core                                                     |               10 |             35 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                                                | clk_gen/rst_core                                                     |                9 |             35 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                                                | clk_gen/rst_core                                                     |               10 |             35 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/mem\\.ar_ready                                                                                                                                       |                                                                      |                5 |             36 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/gen_spill_reg.a_full_q_reg[0]                                                                       |                                                                      |                6 |             36 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/wptr_q_reg[0]_0[0]                                                                                  | clk_gen/rst_core                                                     |               11 |             36 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/E[0]                                                                                                |                                                                      |                7 |             36 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/E[0]                                                                                                |                                                                      |                6 |             36 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/mem\\.aw_ready                                                                                                                                       |                                                                      |                6 |             36 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/gen_spill_reg.a_full_q_reg[0]                                                                       |                                                                      |               10 |             36 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                                      | clk_gen/rst_core                                                     |               13 |             36 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                                      | clk_gen/rst_core                                                     |               10 |             36 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_write_aw_buffer_source_valid_reg_1[0]                                                                                                            | ddr2/ldc/FDPE_1_0                                                    |                6 |             36 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/wptr_q_reg[0]_0[0]                                                                                  | clk_gen/rst_core                                                     |                9 |             36 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_read_ar_buffer_source_valid_reg_1[0]                                                                                                             | ddr2/ldc/FDPE_1_0                                                    |                5 |             36 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/enable                                                                                                | clk_gen/o_rst_core_reg_3                                             |               28 |             37 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_0                                                                                                | clk_gen/o_rst_core_reg_3                                             |               11 |             37 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_3                                                                                                | clk_gen/o_rst_core_reg_3                                             |               11 |             37 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_2                                                                                                | clk_gen/o_rst_core_reg_3                                             |               12 |             37 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_1                                                                                                | clk_gen/o_rst_core_reg_3                                             |               10 |             37 |
|  ddr2/ldc/clk_0                           | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/E[0]                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |               10 |             38 |
|  ddr2/ldc/clk_0                           | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/E[0]                                                                                                  | ddr2/ldc/FDPE_1_0                                                    |               12 |             38 |
|  dtmcs_tck                                | tap/dtmcs_r1                                                                                                                                                  |                                                                      |               17 |             39 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i0_div_decode_d                                                                                 | clk_gen/o_rst_core_reg_2                                             |                9 |             40 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/exu/en0                                                                                                                              | clk_gen/o_rst_core_reg_2                                             |               10 |             40 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/dout_reg[1]_1                                                                   | clk_gen/o_rst_core_reg_2                                             |               25 |             49 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/buf_wr_en[0]                                                                    | clk_gen/o_rst_core_reg_2                                             |               18 |             49 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/buf_wr_en[0]                                                                    | clk_gen/o_rst_core_reg_2                                             |               24 |             49 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_state_ff/dffs/dout_reg[1]_1                                                                   | clk_gen/o_rst_core_reg_2                                             |               20 |             49 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_state_ff/dffs/dout_reg[1]_1                                                                   | clk_gen/o_rst_core_reg_2                                             |               23 |             49 |
| ~clk_core_BUFG                            |                                                                                                                                                               |                                                                      |               32 |             49 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_state_ff/dffs/buf_wr_en[0]                                                                    | clk_gen/o_rst_core_reg_2                                             |               23 |             49 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/dout_reg[2]_0                                                                   | clk_gen/o_rst_core_reg_2                                             |               20 |             49 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_wr_en[0]                                                                    | clk_gen/o_rst_core_reg_2                                             |               21 |             49 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_2                                                                                               | clk_gen/o_rst_core_reg_2                                             |               35 |             54 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_0                                                                                               | clk_gen/o_rst_core_reg_2                                             |               37 |             54 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/p_305_in                                                                                                      | clk_gen/o_rst_core_reg_2                                             |               38 |             54 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_1                                                                                               | clk_gen/o_rst_core_reg_2                                             |               36 |             54 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_5                                                                                               | clk_gen/o_rst_core_reg_2                                             |               34 |             54 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_4                                                                                               | clk_gen/o_rst_core_reg_2                                             |               32 |             54 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_3                                                                                               | clk_gen/o_rst_core_reg_2                                             |               33 |             54 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_6                                                                                               | clk_gen/o_rst_core_reg_2                                             |               36 |             54 |
|  swerv_eh1/swerv/lsu/lsu_free_c2_clk      |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |               24 |             59 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken                                                                            | clk_gen/o_rst_core_reg_2                                             |               18 |             62 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_e4_data_en                                                                                      | clk_gen/o_rst_core_reg_2                                             |               25 |             63 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/i1_e4_data_en                                                                                                | clk_gen/o_rst_core_reg_2                                             |               32 |             63 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dout_reg[2]                                                                                         | clk_gen/o_rst_core_reg_2                                             |               37 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/lsu_store_c1_dc2_clken                                                                              | clk_gen/o_rst_core_reg_2                                             |               25 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_2                                                                                               | clk_gen/o_rst_core_reg_3                                             |               29 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_3                                                                                               | clk_gen/o_rst_core_reg_3                                             |               35 |             64 |
|  clk_core_BUFG                            | swervolf/axi2wb/o_rdata[63]_i_1_n_0                                                                                                                           |                                                                      |               15 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/enable                                                                                                         | clk_gen/o_rst_core_reg_5                                             |               20 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_0                                                                                               | clk_gen/o_rst_core_reg_3                                             |               31 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/p_427_in                                                                                                 | clk_gen/o_rst_core_reg_3                                             |               32 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/p_428_in                                                                                                 | clk_gen/o_rst_core_reg_3                                             |               30 |             64 |
|  clk_core_BUFG                            | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q_reg[1]_2                                            | clk_gen/o_rst_core_reg_2                                             |               20 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/exu/i___194_n_0                                                                                                                      | clk_gen/o_rst_core_reg_2                                             |               19 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/exu/i___192_n_0                                                                                                                      | clk_gen/o_rst_core_reg_2                                             |               26 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/exu/i___196_n_0                                                                                                                      | clk_gen/o_rst_core_reg_2                                             |               39 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/exu/i___198_n_0                                                                                                                      | clk_gen/o_rst_core_reg_2                                             |               34 |             64 |
|  ddr2/ldc/clk_0                           | ddr2/ldc/soc_sdram_inti_p0_rddata_valid                                                                                                                       | ddr2/ldc/FDPE_1_0                                                    |               18 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_1                                                                                               | clk_gen/o_rst_core_reg_3                                             |               29 |             64 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/exu/i__n_0                                                                                                                           | clk_gen/o_rst_core_reg_2                                             |               33 |             64 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                   | clk_gen/rst_core                                                     |               21 |             71 |
|  ddr2/ldc/clk_0                           | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/E[0]                                                                                                 |                                                                      |               14 |             71 |
|  ddr2/ldc/clk_0                           | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                    |                                                                      |               17 |             71 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/E[0]                                                                                                 |                                                                      |               16 |             73 |
|  ddr2/ldc/clk_0                           | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                   | ddr2/ldc/FDPE_1_0                                                    |               10 |             73 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                    |                                                                      |               17 |             73 |
|  clk_core_BUFG                            | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/E[0]                                                                                                   | clk_gen/rst_core                                                     |               23 |             73 |
|  ddr2/ldc/clk_0                           | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/E[0]                                                                                                   | ddr2/ldc/FDPE_1_0                                                    |               32 |             75 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ibuf_wr_en                                                                                  | clk_gen/o_rst_core_reg_2                                             |               44 |             76 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i1_data_en[0]                                                                                                     | clk_gen/o_rst_core_reg_2                                             |               29 |             76 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc2_clken                                                                            | clk_gen/o_rst_core_reg_2                                             |               28 |             78 |
|  swerv_eh1/swerv/lsu/lsu_dccm_c1_dc3_clk  |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |               45 |             78 |
|  clk_core_BUFG                            | swervolf/gpio_debouncer/db_count[31]_i_1_n_0                                                                                                                  |                                                                      |               20 |             84 |
|  clock_divider/inst/clk_75                |                                                                                                                                                               |                                                                      |               26 |             85 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/bp/coll_ff/rsenable_0                                                                                                            | clk_gen/o_rst_core_reg_3                                             |               33 |             93 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout[31]_i_3__80_0                                                                          | clk_gen/o_rst_core_reg_2                                             |               52 |            106 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[0]                                                                                             | clk_gen/o_rst_core_reg_2                                             |               35 |            121 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[1]                                                                                             | clk_gen/o_rst_core_reg_2                                             |               38 |            122 |
|  clk_core_BUFG                            |                                                                                                                                                               |                                                                      |               48 |            123 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i1_ctl_en[0]                                                                                                      | clk_gen/o_rst_core_reg_2                                             |               37 |            129 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[0]                                                                                      | clk_gen/o_rst_core_reg_2                                             |               65 |            135 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[1]                                                                                      | clk_gen/o_rst_core_reg_2                                             |               43 |            135 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_0                                                                                   | clk_gen/o_rst_core_reg_2                                             |               43 |            135 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/ibwrite[0]                                                                                                      | clk_gen/o_rst_core_reg_2                                             |               42 |            135 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/freeff/freeze_after_unfreeze1                                                                                                | clk_gen/o_rst_core_reg_2                                             |               60 |            137 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[0]                                                                                  | clk_gen/o_rst_core_reg_2                                             |               64 |            139 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[1]                                                                                  | clk_gen/o_rst_core_reg_2                                             |               59 |            139 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[0]                                                                                                     | clk_gen/o_rst_core_reg_2                                             |               71 |            139 |
|  clk_core_BUFG                            |                                                                                                                                                               | clk_gen/o_rst_core_reg_5                                             |               61 |            141 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc3_clken                                                                            | clk_gen/o_rst_core_reg_2                                             |               82 |            142 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/freeff/dec_i0_data_en[1]                                                                                                     | clk_gen/o_rst_core_reg_2                                             |               54 |            145 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_data_en[0]                                                                                  | clk_gen/o_rst_core_reg_2                                             |               69 |            151 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/i1cg1ff/dec_i1_ctl_en[0]                                                                                                  | clk_gen/o_rst_core_reg_2                                             |               56 |            164 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_ctl_en[0]                                                                                   | clk_gen/o_rst_core_reg_2                                             |               73 |            215 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[2]_0                                                                                                | clk_gen/o_rst_core_reg_2                                             |               76 |            216 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_1                                                                                         | clk_gen/o_rst_core_reg_3                                             |               81 |            224 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/wrptr_in4165_out                                                                                                       | clk_gen/o_rst_core_reg_3                                             |              162 |            235 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/wrptr_in4                                                                                                              | clk_gen/o_rst_core_reg_3                                             |              129 |            235 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/ifu/aln/wrpff/p_0_in                                                                                                                 | clk_gen/o_rst_core_reg_3                                             |              113 |            235 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[1]_0                                                                                                | clk_gen/o_rst_core_reg_2                                             |               81 |            238 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               | ddr2/ldc/FDPE_1_0                                                    |               99 |            243 |
|  clk_core_BUFG                            | swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[1]_0                                                                                                     | clk_gen/o_rst_core_reg_2                                             |               90 |            258 |
|  ddr2/ldc/clk_0                           |                                                                                                                                                               |                                                                      |              127 |            332 |
|  clk_core_BUFG                            |                                                                                                                                                               | clk_gen/o_rst_core_reg_3                                             |              194 |            403 |
|  clk_core_BUFG                            |                                                                                                                                                               | clk_gen/rst_core                                                     |              281 |            759 |
|  clk_core_BUFG                            |                                                                                                                                                               | clk_gen/o_rst_core_reg_2                                             |              534 |           1174 |
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+


