
stm32_h7_uart-test_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008bac  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08008e44  08008e44  00009e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ee8  08008ee8  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008ee8  08008ee8  00009ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ef0  08008ef0  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ef0  08008ef0  00009ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ef4  08008ef4  00009ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08008ef8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c4  24000010  08008f08  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240004d4  08008f08  0000a4d4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018593  00000000  00000000  0000a03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027eb  00000000  00000000  000225d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  00024dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f14  00000000  00000000  00026100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b1a6  00000000  00000000  00027014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018750  00000000  00000000  000621ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018ec92  00000000  00000000  0007a90a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0020959c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053e8  00000000  00000000  002095e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  0020e9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008e2c 	.word	0x08008e2c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08008e2c 	.word	0x08008e2c

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295
 80002fc:	f000 b988 	b.w	8000610 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9d08      	ldr	r5, [sp, #32]
 800031e:	468e      	mov	lr, r1
 8000320:	4604      	mov	r4, r0
 8000322:	4688      	mov	r8, r1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d14a      	bne.n	80003be <__udivmoddi4+0xa6>
 8000328:	428a      	cmp	r2, r1
 800032a:	4617      	mov	r7, r2
 800032c:	d962      	bls.n	80003f4 <__udivmoddi4+0xdc>
 800032e:	fab2 f682 	clz	r6, r2
 8000332:	b14e      	cbz	r6, 8000348 <__udivmoddi4+0x30>
 8000334:	f1c6 0320 	rsb	r3, r6, #32
 8000338:	fa01 f806 	lsl.w	r8, r1, r6
 800033c:	fa20 f303 	lsr.w	r3, r0, r3
 8000340:	40b7      	lsls	r7, r6
 8000342:	ea43 0808 	orr.w	r8, r3, r8
 8000346:	40b4      	lsls	r4, r6
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f fc87 	uxth.w	ip, r7
 8000350:	fbb8 f1fe 	udiv	r1, r8, lr
 8000354:	0c23      	lsrs	r3, r4, #16
 8000356:	fb0e 8811 	mls	r8, lr, r1, r8
 800035a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035e:	fb01 f20c 	mul.w	r2, r1, ip
 8000362:	429a      	cmp	r2, r3
 8000364:	d909      	bls.n	800037a <__udivmoddi4+0x62>
 8000366:	18fb      	adds	r3, r7, r3
 8000368:	f101 30ff 	add.w	r0, r1, #4294967295
 800036c:	f080 80ea 	bcs.w	8000544 <__udivmoddi4+0x22c>
 8000370:	429a      	cmp	r2, r3
 8000372:	f240 80e7 	bls.w	8000544 <__udivmoddi4+0x22c>
 8000376:	3902      	subs	r1, #2
 8000378:	443b      	add	r3, r7
 800037a:	1a9a      	subs	r2, r3, r2
 800037c:	b2a3      	uxth	r3, r4
 800037e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000382:	fb0e 2210 	mls	r2, lr, r0, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb00 fc0c 	mul.w	ip, r0, ip
 800038e:	459c      	cmp	ip, r3
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x8e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f100 32ff 	add.w	r2, r0, #4294967295
 8000398:	f080 80d6 	bcs.w	8000548 <__udivmoddi4+0x230>
 800039c:	459c      	cmp	ip, r3
 800039e:	f240 80d3 	bls.w	8000548 <__udivmoddi4+0x230>
 80003a2:	443b      	add	r3, r7
 80003a4:	3802      	subs	r0, #2
 80003a6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003aa:	eba3 030c 	sub.w	r3, r3, ip
 80003ae:	2100      	movs	r1, #0
 80003b0:	b11d      	cbz	r5, 80003ba <__udivmoddi4+0xa2>
 80003b2:	40f3      	lsrs	r3, r6
 80003b4:	2200      	movs	r2, #0
 80003b6:	e9c5 3200 	strd	r3, r2, [r5]
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d905      	bls.n	80003ce <__udivmoddi4+0xb6>
 80003c2:	b10d      	cbz	r5, 80003c8 <__udivmoddi4+0xb0>
 80003c4:	e9c5 0100 	strd	r0, r1, [r5]
 80003c8:	2100      	movs	r1, #0
 80003ca:	4608      	mov	r0, r1
 80003cc:	e7f5      	b.n	80003ba <__udivmoddi4+0xa2>
 80003ce:	fab3 f183 	clz	r1, r3
 80003d2:	2900      	cmp	r1, #0
 80003d4:	d146      	bne.n	8000464 <__udivmoddi4+0x14c>
 80003d6:	4573      	cmp	r3, lr
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xc8>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 8105 	bhi.w	80005ea <__udivmoddi4+0x2d2>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4690      	mov	r8, r2
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0e5      	beq.n	80003ba <__udivmoddi4+0xa2>
 80003ee:	e9c5 4800 	strd	r4, r8, [r5]
 80003f2:	e7e2      	b.n	80003ba <__udivmoddi4+0xa2>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f000 8090 	beq.w	800051a <__udivmoddi4+0x202>
 80003fa:	fab2 f682 	clz	r6, r2
 80003fe:	2e00      	cmp	r6, #0
 8000400:	f040 80a4 	bne.w	800054c <__udivmoddi4+0x234>
 8000404:	1a8a      	subs	r2, r1, r2
 8000406:	0c03      	lsrs	r3, r0, #16
 8000408:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800040c:	b280      	uxth	r0, r0
 800040e:	b2bc      	uxth	r4, r7
 8000410:	2101      	movs	r1, #1
 8000412:	fbb2 fcfe 	udiv	ip, r2, lr
 8000416:	fb0e 221c 	mls	r2, lr, ip, r2
 800041a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800041e:	fb04 f20c 	mul.w	r2, r4, ip
 8000422:	429a      	cmp	r2, r3
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x11e>
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	f10c 38ff 	add.w	r8, ip, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x11c>
 800042e:	429a      	cmp	r2, r3
 8000430:	f200 80e0 	bhi.w	80005f4 <__udivmoddi4+0x2dc>
 8000434:	46c4      	mov	ip, r8
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	fbb3 f2fe 	udiv	r2, r3, lr
 800043c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000440:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000444:	fb02 f404 	mul.w	r4, r2, r4
 8000448:	429c      	cmp	r4, r3
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x144>
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x142>
 8000454:	429c      	cmp	r4, r3
 8000456:	f200 80ca 	bhi.w	80005ee <__udivmoddi4+0x2d6>
 800045a:	4602      	mov	r2, r0
 800045c:	1b1b      	subs	r3, r3, r4
 800045e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0x98>
 8000464:	f1c1 0620 	rsb	r6, r1, #32
 8000468:	408b      	lsls	r3, r1
 800046a:	fa22 f706 	lsr.w	r7, r2, r6
 800046e:	431f      	orrs	r7, r3
 8000470:	fa0e f401 	lsl.w	r4, lr, r1
 8000474:	fa20 f306 	lsr.w	r3, r0, r6
 8000478:	fa2e fe06 	lsr.w	lr, lr, r6
 800047c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000480:	4323      	orrs	r3, r4
 8000482:	fa00 f801 	lsl.w	r8, r0, r1
 8000486:	fa1f fc87 	uxth.w	ip, r7
 800048a:	fbbe f0f9 	udiv	r0, lr, r9
 800048e:	0c1c      	lsrs	r4, r3, #16
 8000490:	fb09 ee10 	mls	lr, r9, r0, lr
 8000494:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000498:	fb00 fe0c 	mul.w	lr, r0, ip
 800049c:	45a6      	cmp	lr, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	d909      	bls.n	80004b8 <__udivmoddi4+0x1a0>
 80004a4:	193c      	adds	r4, r7, r4
 80004a6:	f100 3aff 	add.w	sl, r0, #4294967295
 80004aa:	f080 809c 	bcs.w	80005e6 <__udivmoddi4+0x2ce>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f240 8099 	bls.w	80005e6 <__udivmoddi4+0x2ce>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	eba4 040e 	sub.w	r4, r4, lr
 80004bc:	fa1f fe83 	uxth.w	lr, r3
 80004c0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c4:	fb09 4413 	mls	r4, r9, r3, r4
 80004c8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004cc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d0:	45a4      	cmp	ip, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1ce>
 80004d4:	193c      	adds	r4, r7, r4
 80004d6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004da:	f080 8082 	bcs.w	80005e2 <__udivmoddi4+0x2ca>
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d97f      	bls.n	80005e2 <__udivmoddi4+0x2ca>
 80004e2:	3b02      	subs	r3, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	fba0 ec02 	umull	lr, ip, r0, r2
 80004f2:	4564      	cmp	r4, ip
 80004f4:	4673      	mov	r3, lr
 80004f6:	46e1      	mov	r9, ip
 80004f8:	d362      	bcc.n	80005c0 <__udivmoddi4+0x2a8>
 80004fa:	d05f      	beq.n	80005bc <__udivmoddi4+0x2a4>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x1fe>
 80004fe:	ebb8 0203 	subs.w	r2, r8, r3
 8000502:	eb64 0409 	sbc.w	r4, r4, r9
 8000506:	fa04 f606 	lsl.w	r6, r4, r6
 800050a:	fa22 f301 	lsr.w	r3, r2, r1
 800050e:	431e      	orrs	r6, r3
 8000510:	40cc      	lsrs	r4, r1
 8000512:	e9c5 6400 	strd	r6, r4, [r5]
 8000516:	2100      	movs	r1, #0
 8000518:	e74f      	b.n	80003ba <__udivmoddi4+0xa2>
 800051a:	fbb1 fcf2 	udiv	ip, r1, r2
 800051e:	0c01      	lsrs	r1, r0, #16
 8000520:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000524:	b280      	uxth	r0, r0
 8000526:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800052a:	463b      	mov	r3, r7
 800052c:	4638      	mov	r0, r7
 800052e:	463c      	mov	r4, r7
 8000530:	46b8      	mov	r8, r7
 8000532:	46be      	mov	lr, r7
 8000534:	2620      	movs	r6, #32
 8000536:	fbb1 f1f7 	udiv	r1, r1, r7
 800053a:	eba2 0208 	sub.w	r2, r2, r8
 800053e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000542:	e766      	b.n	8000412 <__udivmoddi4+0xfa>
 8000544:	4601      	mov	r1, r0
 8000546:	e718      	b.n	800037a <__udivmoddi4+0x62>
 8000548:	4610      	mov	r0, r2
 800054a:	e72c      	b.n	80003a6 <__udivmoddi4+0x8e>
 800054c:	f1c6 0220 	rsb	r2, r6, #32
 8000550:	fa2e f302 	lsr.w	r3, lr, r2
 8000554:	40b7      	lsls	r7, r6
 8000556:	40b1      	lsls	r1, r6
 8000558:	fa20 f202 	lsr.w	r2, r0, r2
 800055c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000560:	430a      	orrs	r2, r1
 8000562:	fbb3 f8fe 	udiv	r8, r3, lr
 8000566:	b2bc      	uxth	r4, r7
 8000568:	fb0e 3318 	mls	r3, lr, r8, r3
 800056c:	0c11      	lsrs	r1, r2, #16
 800056e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000572:	fb08 f904 	mul.w	r9, r8, r4
 8000576:	40b0      	lsls	r0, r6
 8000578:	4589      	cmp	r9, r1
 800057a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800057e:	b280      	uxth	r0, r0
 8000580:	d93e      	bls.n	8000600 <__udivmoddi4+0x2e8>
 8000582:	1879      	adds	r1, r7, r1
 8000584:	f108 3cff 	add.w	ip, r8, #4294967295
 8000588:	d201      	bcs.n	800058e <__udivmoddi4+0x276>
 800058a:	4589      	cmp	r9, r1
 800058c:	d81f      	bhi.n	80005ce <__udivmoddi4+0x2b6>
 800058e:	eba1 0109 	sub.w	r1, r1, r9
 8000592:	fbb1 f9fe 	udiv	r9, r1, lr
 8000596:	fb09 f804 	mul.w	r8, r9, r4
 800059a:	fb0e 1119 	mls	r1, lr, r9, r1
 800059e:	b292      	uxth	r2, r2
 80005a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a4:	4542      	cmp	r2, r8
 80005a6:	d229      	bcs.n	80005fc <__udivmoddi4+0x2e4>
 80005a8:	18ba      	adds	r2, r7, r2
 80005aa:	f109 31ff 	add.w	r1, r9, #4294967295
 80005ae:	d2c4      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b0:	4542      	cmp	r2, r8
 80005b2:	d2c2      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b4:	f1a9 0102 	sub.w	r1, r9, #2
 80005b8:	443a      	add	r2, r7
 80005ba:	e7be      	b.n	800053a <__udivmoddi4+0x222>
 80005bc:	45f0      	cmp	r8, lr
 80005be:	d29d      	bcs.n	80004fc <__udivmoddi4+0x1e4>
 80005c0:	ebbe 0302 	subs.w	r3, lr, r2
 80005c4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c8:	3801      	subs	r0, #1
 80005ca:	46e1      	mov	r9, ip
 80005cc:	e796      	b.n	80004fc <__udivmoddi4+0x1e4>
 80005ce:	eba7 0909 	sub.w	r9, r7, r9
 80005d2:	4449      	add	r1, r9
 80005d4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005dc:	fb09 f804 	mul.w	r8, r9, r4
 80005e0:	e7db      	b.n	800059a <__udivmoddi4+0x282>
 80005e2:	4673      	mov	r3, lr
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1ce>
 80005e6:	4650      	mov	r0, sl
 80005e8:	e766      	b.n	80004b8 <__udivmoddi4+0x1a0>
 80005ea:	4608      	mov	r0, r1
 80005ec:	e6fd      	b.n	80003ea <__udivmoddi4+0xd2>
 80005ee:	443b      	add	r3, r7
 80005f0:	3a02      	subs	r2, #2
 80005f2:	e733      	b.n	800045c <__udivmoddi4+0x144>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	443b      	add	r3, r7
 80005fa:	e71c      	b.n	8000436 <__udivmoddi4+0x11e>
 80005fc:	4649      	mov	r1, r9
 80005fe:	e79c      	b.n	800053a <__udivmoddi4+0x222>
 8000600:	eba1 0109 	sub.w	r1, r1, r9
 8000604:	46c4      	mov	ip, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c4      	b.n	800059a <__udivmoddi4+0x282>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000618:	4b49      	ldr	r3, [pc, #292]	@ (8000740 <SystemInit+0x12c>)
 800061a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800061e:	4a48      	ldr	r2, [pc, #288]	@ (8000740 <SystemInit+0x12c>)
 8000620:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000624:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000628:	4b45      	ldr	r3, [pc, #276]	@ (8000740 <SystemInit+0x12c>)
 800062a:	691b      	ldr	r3, [r3, #16]
 800062c:	4a44      	ldr	r2, [pc, #272]	@ (8000740 <SystemInit+0x12c>)
 800062e:	f043 0310 	orr.w	r3, r3, #16
 8000632:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000634:	4b43      	ldr	r3, [pc, #268]	@ (8000744 <SystemInit+0x130>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f003 030f 	and.w	r3, r3, #15
 800063c:	2b06      	cmp	r3, #6
 800063e:	d807      	bhi.n	8000650 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000640:	4b40      	ldr	r3, [pc, #256]	@ (8000744 <SystemInit+0x130>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f023 030f 	bic.w	r3, r3, #15
 8000648:	4a3e      	ldr	r2, [pc, #248]	@ (8000744 <SystemInit+0x130>)
 800064a:	f043 0307 	orr.w	r3, r3, #7
 800064e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000650:	4b3d      	ldr	r3, [pc, #244]	@ (8000748 <SystemInit+0x134>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a3c      	ldr	r2, [pc, #240]	@ (8000748 <SystemInit+0x134>)
 8000656:	f043 0301 	orr.w	r3, r3, #1
 800065a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800065c:	4b3a      	ldr	r3, [pc, #232]	@ (8000748 <SystemInit+0x134>)
 800065e:	2200      	movs	r2, #0
 8000660:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000662:	4b39      	ldr	r3, [pc, #228]	@ (8000748 <SystemInit+0x134>)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	4938      	ldr	r1, [pc, #224]	@ (8000748 <SystemInit+0x134>)
 8000668:	4b38      	ldr	r3, [pc, #224]	@ (800074c <SystemInit+0x138>)
 800066a:	4013      	ands	r3, r2
 800066c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800066e:	4b35      	ldr	r3, [pc, #212]	@ (8000744 <SystemInit+0x130>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f003 0308 	and.w	r3, r3, #8
 8000676:	2b00      	cmp	r3, #0
 8000678:	d007      	beq.n	800068a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800067a:	4b32      	ldr	r3, [pc, #200]	@ (8000744 <SystemInit+0x130>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	f023 030f 	bic.w	r3, r3, #15
 8000682:	4a30      	ldr	r2, [pc, #192]	@ (8000744 <SystemInit+0x130>)
 8000684:	f043 0307 	orr.w	r3, r3, #7
 8000688:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800068a:	4b2f      	ldr	r3, [pc, #188]	@ (8000748 <SystemInit+0x134>)
 800068c:	2200      	movs	r2, #0
 800068e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000690:	4b2d      	ldr	r3, [pc, #180]	@ (8000748 <SystemInit+0x134>)
 8000692:	2200      	movs	r2, #0
 8000694:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000696:	4b2c      	ldr	r3, [pc, #176]	@ (8000748 <SystemInit+0x134>)
 8000698:	2200      	movs	r2, #0
 800069a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800069c:	4b2a      	ldr	r3, [pc, #168]	@ (8000748 <SystemInit+0x134>)
 800069e:	4a2c      	ldr	r2, [pc, #176]	@ (8000750 <SystemInit+0x13c>)
 80006a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006a2:	4b29      	ldr	r3, [pc, #164]	@ (8000748 <SystemInit+0x134>)
 80006a4:	4a2b      	ldr	r2, [pc, #172]	@ (8000754 <SystemInit+0x140>)
 80006a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006a8:	4b27      	ldr	r3, [pc, #156]	@ (8000748 <SystemInit+0x134>)
 80006aa:	4a2b      	ldr	r2, [pc, #172]	@ (8000758 <SystemInit+0x144>)
 80006ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006ae:	4b26      	ldr	r3, [pc, #152]	@ (8000748 <SystemInit+0x134>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006b4:	4b24      	ldr	r3, [pc, #144]	@ (8000748 <SystemInit+0x134>)
 80006b6:	4a28      	ldr	r2, [pc, #160]	@ (8000758 <SystemInit+0x144>)
 80006b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006ba:	4b23      	ldr	r3, [pc, #140]	@ (8000748 <SystemInit+0x134>)
 80006bc:	2200      	movs	r2, #0
 80006be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006c0:	4b21      	ldr	r3, [pc, #132]	@ (8000748 <SystemInit+0x134>)
 80006c2:	4a25      	ldr	r2, [pc, #148]	@ (8000758 <SystemInit+0x144>)
 80006c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006c6:	4b20      	ldr	r3, [pc, #128]	@ (8000748 <SystemInit+0x134>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000748 <SystemInit+0x134>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a1d      	ldr	r2, [pc, #116]	@ (8000748 <SystemInit+0x134>)
 80006d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000748 <SystemInit+0x134>)
 80006da:	2200      	movs	r2, #0
 80006dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006de:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <SystemInit+0x148>)
 80006e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006e2:	4a1e      	ldr	r2, [pc, #120]	@ (800075c <SystemInit+0x148>)
 80006e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000760 <SystemInit+0x14c>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <SystemInit+0x150>)
 80006f0:	4013      	ands	r3, r2
 80006f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006f6:	d202      	bcs.n	80006fe <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <SystemInit+0x154>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006fe:	4b12      	ldr	r3, [pc, #72]	@ (8000748 <SystemInit+0x134>)
 8000700:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000704:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d113      	bne.n	8000734 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800070c:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <SystemInit+0x134>)
 800070e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000712:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <SystemInit+0x134>)
 8000714:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000718:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800071c:	4b13      	ldr	r3, [pc, #76]	@ (800076c <SystemInit+0x158>)
 800071e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000722:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000724:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <SystemInit+0x134>)
 8000726:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800072a:	4a07      	ldr	r2, [pc, #28]	@ (8000748 <SystemInit+0x134>)
 800072c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000730:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000ed00 	.word	0xe000ed00
 8000744:	52002000 	.word	0x52002000
 8000748:	58024400 	.word	0x58024400
 800074c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000750:	02020200 	.word	0x02020200
 8000754:	01ff0000 	.word	0x01ff0000
 8000758:	01010280 	.word	0x01010280
 800075c:	580000c0 	.word	0x580000c0
 8000760:	5c001000 	.word	0x5c001000
 8000764:	ffff0000 	.word	0xffff0000
 8000768:	51008108 	.word	0x51008108
 800076c:	52004000 	.word	0x52004000

08000770 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <ExitRun0Mode+0x2c>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	4a08      	ldr	r2, [pc, #32]	@ (800079c <ExitRun0Mode+0x2c>)
 800077a:	f023 0302 	bic.w	r3, r3, #2
 800077e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000780:	bf00      	nop
 8000782:	4b06      	ldr	r3, [pc, #24]	@ (800079c <ExitRun0Mode+0x2c>)
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800078a:	2b00      	cmp	r3, #0
 800078c:	d0f9      	beq.n	8000782 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800078e:	bf00      	nop
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	58024800 	.word	0x58024800

080007a0 <rb_put>:

static volatile uint8_t  rx_rb[RX_RB_SZ];
static volatile uint16_t rb_head = 0;
static volatile uint16_t rb_tail = 0;

static inline int rb_put(uint8_t b) {
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	71fb      	strb	r3, [r7, #7]
    uint16_t next = (uint16_t)((rb_head + 1U) % RX_RB_SZ);
 80007aa:	4b10      	ldr	r3, [pc, #64]	@ (80007ec <rb_put+0x4c>)
 80007ac:	881b      	ldrh	r3, [r3, #0]
 80007ae:	b29b      	uxth	r3, r3
 80007b0:	3301      	adds	r3, #1
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80007b8:	81fb      	strh	r3, [r7, #14]
    if (next == rb_tail) return 0;     // full
 80007ba:	4b0d      	ldr	r3, [pc, #52]	@ (80007f0 <rb_put+0x50>)
 80007bc:	881b      	ldrh	r3, [r3, #0]
 80007be:	b29b      	uxth	r3, r3
 80007c0:	89fa      	ldrh	r2, [r7, #14]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d101      	bne.n	80007ca <rb_put+0x2a>
 80007c6:	2300      	movs	r3, #0
 80007c8:	e00a      	b.n	80007e0 <rb_put+0x40>
    rx_rb[rb_head] = b;
 80007ca:	4b08      	ldr	r3, [pc, #32]	@ (80007ec <rb_put+0x4c>)
 80007cc:	881b      	ldrh	r3, [r3, #0]
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	4619      	mov	r1, r3
 80007d2:	4a08      	ldr	r2, [pc, #32]	@ (80007f4 <rb_put+0x54>)
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	5453      	strb	r3, [r2, r1]
    rb_head = next;
 80007d8:	4a04      	ldr	r2, [pc, #16]	@ (80007ec <rb_put+0x4c>)
 80007da:	89fb      	ldrh	r3, [r7, #14]
 80007dc:	8013      	strh	r3, [r2, #0]
    return 1;
 80007de:	2301      	movs	r3, #1
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr
 80007ec:	2400048c 	.word	0x2400048c
 80007f0:	2400048e 	.word	0x2400048e
 80007f4:	2400028c 	.word	0x2400028c

080007f8 <rb_get>:
static inline int rb_get(uint8_t *b) {
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
    if (rb_head == rb_tail) return 0;  // empty
 8000800:	4b11      	ldr	r3, [pc, #68]	@ (8000848 <rb_get+0x50>)
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	b29a      	uxth	r2, r3
 8000806:	4b11      	ldr	r3, [pc, #68]	@ (800084c <rb_get+0x54>)
 8000808:	881b      	ldrh	r3, [r3, #0]
 800080a:	b29b      	uxth	r3, r3
 800080c:	429a      	cmp	r2, r3
 800080e:	d101      	bne.n	8000814 <rb_get+0x1c>
 8000810:	2300      	movs	r3, #0
 8000812:	e013      	b.n	800083c <rb_get+0x44>
    *b = rx_rb[rb_tail];
 8000814:	4b0d      	ldr	r3, [pc, #52]	@ (800084c <rb_get+0x54>)
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	b29b      	uxth	r3, r3
 800081a:	461a      	mov	r2, r3
 800081c:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <rb_get+0x58>)
 800081e:	5c9b      	ldrb	r3, [r3, r2]
 8000820:	b2da      	uxtb	r2, r3
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	701a      	strb	r2, [r3, #0]
    rb_tail = (uint16_t)((rb_tail + 1U) % RX_RB_SZ);
 8000826:	4b09      	ldr	r3, [pc, #36]	@ (800084c <rb_get+0x54>)
 8000828:	881b      	ldrh	r3, [r3, #0]
 800082a:	b29b      	uxth	r3, r3
 800082c:	3301      	adds	r3, #1
 800082e:	b29b      	uxth	r3, r3
 8000830:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000834:	b29a      	uxth	r2, r3
 8000836:	4b05      	ldr	r3, [pc, #20]	@ (800084c <rb_get+0x54>)
 8000838:	801a      	strh	r2, [r3, #0]
    return 1;
 800083a:	2301      	movs	r3, #1
}
 800083c:	4618      	mov	r0, r3
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr
 8000848:	2400048c 	.word	0x2400048c
 800084c:	2400048e 	.word	0x2400048e
 8000850:	2400028c 	.word	0x2400028c

08000854 <uart_start_rx_idle>:

// Staging buffer used by HAL in the Rx-to-IDLE transfer:
static uint8_t rxChunk[64];

void uart_start_rx_idle(void) {
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
    HAL_UARTEx_ReceiveToIdle_IT(&huart3, rxChunk, sizeof(rxChunk));
 8000858:	2240      	movs	r2, #64	@ 0x40
 800085a:	4903      	ldr	r1, [pc, #12]	@ (8000868 <uart_start_rx_idle+0x14>)
 800085c:	4803      	ldr	r0, [pc, #12]	@ (800086c <uart_start_rx_idle+0x18>)
 800085e:	f008 fa0c 	bl	8008c7a <HAL_UARTEx_ReceiveToIdle_IT>
}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	24000490 	.word	0x24000490
 800086c:	240001f8 	.word	0x240001f8

08000870 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	460b      	mov	r3, r1
 800087a:	807b      	strh	r3, [r7, #2]
    if (huart == &huart3 && Size > 0) {
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	4a0f      	ldr	r2, [pc, #60]	@ (80008bc <HAL_UARTEx_RxEventCallback+0x4c>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d117      	bne.n	80008b4 <HAL_UARTEx_RxEventCallback+0x44>
 8000884:	887b      	ldrh	r3, [r7, #2]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d014      	beq.n	80008b4 <HAL_UARTEx_RxEventCallback+0x44>
        for (uint16_t i = 0; i < Size; i++) {
 800088a:	2300      	movs	r3, #0
 800088c:	81fb      	strh	r3, [r7, #14]
 800088e:	e008      	b.n	80008a2 <HAL_UARTEx_RxEventCallback+0x32>
            (void)rb_put(rxChunk[i]); // if full, bytes drop; enlarge RX_RB_SZ if needed
 8000890:	89fb      	ldrh	r3, [r7, #14]
 8000892:	4a0b      	ldr	r2, [pc, #44]	@ (80008c0 <HAL_UARTEx_RxEventCallback+0x50>)
 8000894:	5cd3      	ldrb	r3, [r2, r3]
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff ff82 	bl	80007a0 <rb_put>
        for (uint16_t i = 0; i < Size; i++) {
 800089c:	89fb      	ldrh	r3, [r7, #14]
 800089e:	3301      	adds	r3, #1
 80008a0:	81fb      	strh	r3, [r7, #14]
 80008a2:	89fa      	ldrh	r2, [r7, #14]
 80008a4:	887b      	ldrh	r3, [r7, #2]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d3f2      	bcc.n	8000890 <HAL_UARTEx_RxEventCallback+0x20>
        }
        HAL_UARTEx_ReceiveToIdle_IT(&huart3, rxChunk, sizeof(rxChunk)); // re-arm
 80008aa:	2240      	movs	r2, #64	@ 0x40
 80008ac:	4904      	ldr	r1, [pc, #16]	@ (80008c0 <HAL_UARTEx_RxEventCallback+0x50>)
 80008ae:	4803      	ldr	r0, [pc, #12]	@ (80008bc <HAL_UARTEx_RxEventCallback+0x4c>)
 80008b0:	f008 f9e3 	bl	8008c7a <HAL_UARTEx_ReceiveToIdle_IT>
    }
}
 80008b4:	bf00      	nop
 80008b6:	3710      	adds	r7, #16
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	240001f8 	.word	0x240001f8
 80008c0:	24000490 	.word	0x24000490

080008c4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	4a08      	ldr	r2, [pc, #32]	@ (80008f0 <HAL_UART_ErrorCallback+0x2c>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d108      	bne.n	80008e6 <HAL_UART_ErrorCallback+0x22>
        __HAL_UART_CLEAR_OREFLAG(huart);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	2208      	movs	r2, #8
 80008da:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_ReceiveToIdle_IT(&huart3, rxChunk, sizeof(rxChunk));
 80008dc:	2240      	movs	r2, #64	@ 0x40
 80008de:	4905      	ldr	r1, [pc, #20]	@ (80008f4 <HAL_UART_ErrorCallback+0x30>)
 80008e0:	4803      	ldr	r0, [pc, #12]	@ (80008f0 <HAL_UART_ErrorCallback+0x2c>)
 80008e2:	f008 f9ca 	bl	8008c7a <HAL_UARTEx_ReceiveToIdle_IT>
    }
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	240001f8 	.word	0x240001f8
 80008f4:	24000490 	.word	0x24000490

080008f8 <echo>:

// ======== Loop-driven processing ========
// Rules:
// - Echo single chars immediately (normal mode).
// - If we see '#', enter "collect" mode; buffer until ';' then echo the buffered payload (without '#' or ';').
void echo(void) {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b0c4      	sub	sp, #272	@ 0x110
 80008fc:	af00      	add	r7, sp, #0
    uart_start_rx_idle();
 80008fe:	f7ff ffa9 	bl	8000854 <uart_start_rx_idle>

    const char *hello = "UART3 loop-driven echo ready\r\n";
 8000902:	4b3e      	ldr	r3, [pc, #248]	@ (80009fc <echo+0x104>)
 8000904:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_UART_Transmit(&huart3, (uint8_t*)hello, strlen(hello), HAL_MAX_DELAY);
 8000908:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 800090c:	f7ff fce4 	bl	80002d8 <strlen>
 8000910:	4603      	mov	r3, r0
 8000912:	b29a      	uxth	r2, r3
 8000914:	f04f 33ff 	mov.w	r3, #4294967295
 8000918:	f8d7 1104 	ldr.w	r1, [r7, #260]	@ 0x104
 800091c:	4838      	ldr	r0, [pc, #224]	@ (8000a00 <echo+0x108>)
 800091e:	f005 fe59 	bl	80065d4 <HAL_UART_Transmit>

    uint8_t  b;
    uint8_t  cmdBuf[CMD_BUF_SZ];
    size_t   cmdLen = 0;
 8000922:	2300      	movs	r3, #0
 8000924:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    uint8_t  collecting = 0;   // 0 = normal echo mode, 1 = collecting between # and ;
 8000928:	2300      	movs	r3, #0
 800092a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

    for (;;) {
        // Drain everything currently in the ring buffer
        while (rb_get(&b)) {
 800092e:	e058      	b.n	80009e2 <echo+0xea>
            if (!collecting) {
 8000930:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8000934:	2b00      	cmp	r3, #0
 8000936:	d113      	bne.n	8000960 <echo+0x68>
                if (b == '#') {
 8000938:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 800093c:	2b23      	cmp	r3, #35	@ 0x23
 800093e:	d106      	bne.n	800094e <echo+0x56>
                    collecting = 1;
 8000940:	2301      	movs	r3, #1
 8000942:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
                    cmdLen = 0;            // start fresh
 8000946:	2300      	movs	r3, #0
 8000948:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800094c:	e049      	b.n	80009e2 <echo+0xea>
                } else {
                    // Immediate echo of single characters in normal mode
                    HAL_UART_Transmit(&huart3, &b, 1, HAL_MAX_DELAY);
 800094e:	f207 1103 	addw	r1, r7, #259	@ 0x103
 8000952:	f04f 33ff 	mov.w	r3, #4294967295
 8000956:	2201      	movs	r2, #1
 8000958:	4829      	ldr	r0, [pc, #164]	@ (8000a00 <echo+0x108>)
 800095a:	f005 fe3b 	bl	80065d4 <HAL_UART_Transmit>
 800095e:	e040      	b.n	80009e2 <echo+0xea>
                }
            } else {
                // collecting between # and ;
                if (b == ';') {
 8000960:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 8000964:	2b3b      	cmp	r3, #59	@ 0x3b
 8000966:	d113      	bne.n	8000990 <echo+0x98>
                    // Echo the buffered payload (without # or ;)
                    if (cmdLen > 0) {
 8000968:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800096c:	2b00      	cmp	r3, #0
 800096e:	d008      	beq.n	8000982 <echo+0x8a>
                        HAL_UART_Transmit(&huart3, cmdBuf, (uint16_t)cmdLen, HAL_MAX_DELAY);
 8000970:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000974:	b29a      	uxth	r2, r3
 8000976:	4639      	mov	r1, r7
 8000978:	f04f 33ff 	mov.w	r3, #4294967295
 800097c:	4820      	ldr	r0, [pc, #128]	@ (8000a00 <echo+0x108>)
 800097e:	f005 fe29 	bl	80065d4 <HAL_UART_Transmit>
                    }
                    collecting = 0;
 8000982:	2300      	movs	r3, #0
 8000984:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
                    cmdLen = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800098e:	e028      	b.n	80009e2 <echo+0xea>
                } else {
                    // Accumulate payload; if overflow, flush what we have and keep collecting
                    if (cmdLen < CMD_BUF_SZ) {
 8000990:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000994:	2bff      	cmp	r3, #255	@ 0xff
 8000996:	d80c      	bhi.n	80009b2 <echo+0xba>
                        cmdBuf[cmdLen++] = b;
 8000998:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800099c:	1c5a      	adds	r2, r3, #1
 800099e:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 80009a2:	f897 1103 	ldrb.w	r1, [r7, #259]	@ 0x103
 80009a6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80009aa:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80009ae:	54d1      	strb	r1, [r2, r3]
 80009b0:	e017      	b.n	80009e2 <echo+0xea>
                    } else {
                        // Optional strategy: emit current chunk to avoid losing data,
                        // then continue collecting new bytes.
                        HAL_UART_Transmit(&huart3, cmdBuf, (uint16_t)cmdLen, HAL_MAX_DELAY);
 80009b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80009b6:	b29a      	uxth	r2, r3
 80009b8:	4639      	mov	r1, r7
 80009ba:	f04f 33ff 	mov.w	r3, #4294967295
 80009be:	4810      	ldr	r0, [pc, #64]	@ (8000a00 <echo+0x108>)
 80009c0:	f005 fe08 	bl	80065d4 <HAL_UART_Transmit>
                        cmdLen = 0;
 80009c4:	2300      	movs	r3, #0
 80009c6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
                        cmdBuf[cmdLen++] = b; // start new chunk with current byte
 80009ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80009ce:	1c5a      	adds	r2, r3, #1
 80009d0:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 80009d4:	f897 1103 	ldrb.w	r1, [r7, #259]	@ 0x103
 80009d8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80009dc:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80009e0:	54d1      	strb	r1, [r2, r3]
        while (rb_get(&b)) {
 80009e2:	f207 1303 	addw	r3, r7, #259	@ 0x103
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff ff06 	bl	80007f8 <rb_get>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d19e      	bne.n	8000930 <echo+0x38>
                }
            }
        }

        // Simulated processing time; RX continues via IRQ safely
        HAL_Delay(2);
 80009f2:	2002      	movs	r0, #2
 80009f4:	f000 fdf0 	bl	80015d8 <HAL_Delay>
        while (rb_get(&b)) {
 80009f8:	e7f3      	b.n	80009e2 <echo+0xea>
 80009fa:	bf00      	nop
 80009fc:	08008e44 	.word	0x08008e44
 8000a00:	240001f8 	.word	0x240001f8

08000a04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000a0a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a0e:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	da01      	bge.n	8000a1a <main+0x16>
  {
  Error_Handler();
 8000a16:	f000 fae9 	bl	8000fec <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a1a:	f000 fd4b 	bl	80014b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a1e:	f000 f83f 	bl	8000aa0 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000a22:	4b1e      	ldr	r3, [pc, #120]	@ (8000a9c <main+0x98>)
 8000a24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a28:	4a1c      	ldr	r2, [pc, #112]	@ (8000a9c <main+0x98>)
 8000a2a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a32:	4b1a      	ldr	r3, [pc, #104]	@ (8000a9c <main+0x98>)
 8000a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a3c:	603b      	str	r3, [r7, #0]
 8000a3e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000a40:	2000      	movs	r0, #0
 8000a42:	f002 f99b 	bl	8002d7c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000a46:	2100      	movs	r1, #0
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f002 f9b1 	bl	8002db0 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000a4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a52:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000a54:	bf00      	nop
 8000a56:	4b11      	ldr	r3, [pc, #68]	@ (8000a9c <main+0x98>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d104      	bne.n	8000a6c <main+0x68>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	1e5a      	subs	r2, r3, #1
 8000a66:	607a      	str	r2, [r7, #4]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	dcf4      	bgt.n	8000a56 <main+0x52>
if ( timeout < 0 )
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	da01      	bge.n	8000a76 <main+0x72>
{
Error_Handler();
 8000a72:	f000 fabb 	bl	8000fec <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a76:	f000 fa27 	bl	8000ec8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000a7a:	f000 f9d9 	bl	8000e30 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000a7e:	f000 f88b 	bl	8000b98 <MX_FDCAN1_Init>
  MX_TIM13_Init();
 8000a82:	f000 f8ed 	bl	8000c60 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000a86:	f000 f939 	bl	8000cfc <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8000a8a:	f000 f985 	bl	8000d98 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
//  HAL_UART_IRQHandler(&huart3);
  uart_start_rx_idle();
 8000a8e:	f7ff fee1 	bl	8000854 <uart_start_rx_idle>
  echo();
 8000a92:	f7ff ff31 	bl	80008f8 <echo>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a96:	bf00      	nop
 8000a98:	e7fd      	b.n	8000a96 <main+0x92>
 8000a9a:	bf00      	nop
 8000a9c:	58024400 	.word	0x58024400

08000aa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b09c      	sub	sp, #112	@ 0x70
 8000aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aaa:	224c      	movs	r2, #76	@ 0x4c
 8000aac:	2100      	movs	r1, #0
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f008 f982 	bl	8008db8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab4:	1d3b      	adds	r3, r7, #4
 8000ab6:	2220      	movs	r2, #32
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4618      	mov	r0, r3
 8000abc:	f008 f97c 	bl	8008db8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000ac0:	2004      	movs	r0, #4
 8000ac2:	f002 f989 	bl	8002dd8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	603b      	str	r3, [r7, #0]
 8000aca:	4b31      	ldr	r3, [pc, #196]	@ (8000b90 <SystemClock_Config+0xf0>)
 8000acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ace:	4a30      	ldr	r2, [pc, #192]	@ (8000b90 <SystemClock_Config+0xf0>)
 8000ad0:	f023 0301 	bic.w	r3, r3, #1
 8000ad4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000ad6:	4b2e      	ldr	r3, [pc, #184]	@ (8000b90 <SystemClock_Config+0xf0>)
 8000ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	603b      	str	r3, [r7, #0]
 8000ae0:	4b2c      	ldr	r3, [pc, #176]	@ (8000b94 <SystemClock_Config+0xf4>)
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ae8:	4a2a      	ldr	r2, [pc, #168]	@ (8000b94 <SystemClock_Config+0xf4>)
 8000aea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aee:	6193      	str	r3, [r2, #24]
 8000af0:	4b28      	ldr	r3, [pc, #160]	@ (8000b94 <SystemClock_Config+0xf4>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000af8:	603b      	str	r3, [r7, #0]
 8000afa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000afc:	bf00      	nop
 8000afe:	4b25      	ldr	r3, [pc, #148]	@ (8000b94 <SystemClock_Config+0xf4>)
 8000b00:	699b      	ldr	r3, [r3, #24]
 8000b02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b0a:	d1f8      	bne.n	8000afe <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b10:	2301      	movs	r3, #1
 8000b12:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b14:	2340      	movs	r3, #64	@ 0x40
 8000b16:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b20:	2304      	movs	r3, #4
 8000b22:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b24:	230a      	movs	r3, #10
 8000b26:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b2c:	2304      	movs	r3, #4
 8000b2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b30:	2302      	movs	r3, #2
 8000b32:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b34:	230c      	movs	r3, #12
 8000b36:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b44:	4618      	mov	r0, r3
 8000b46:	f002 f9a1 	bl	8002e8c <HAL_RCC_OscConfig>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000b50:	f000 fa4c 	bl	8000fec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b54:	233f      	movs	r3, #63	@ 0x3f
 8000b56:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b58:	2303      	movs	r3, #3
 8000b5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b60:	2300      	movs	r3, #0
 8000b62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b64:	2300      	movs	r3, #0
 8000b66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b68:	2340      	movs	r3, #64	@ 0x40
 8000b6a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b74:	1d3b      	adds	r3, r7, #4
 8000b76:	2101      	movs	r1, #1
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f002 fde1 	bl	8003740 <HAL_RCC_ClockConfig>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000b84:	f000 fa32 	bl	8000fec <Error_Handler>
  }
}
 8000b88:	bf00      	nop
 8000b8a:	3770      	adds	r7, #112	@ 0x70
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	58000400 	.word	0x58000400
 8000b94:	58024800 	.word	0x58024800

08000b98 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000b9c:	4b2e      	ldr	r3, [pc, #184]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000b9e:	4a2f      	ldr	r2, [pc, #188]	@ (8000c5c <MX_FDCAN1_Init+0xc4>)
 8000ba0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000ba2:	4b2d      	ldr	r3, [pc, #180]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000bae:	4b2a      	ldr	r3, [pc, #168]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000bb4:	4b28      	ldr	r3, [pc, #160]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000bba:	4b27      	ldr	r3, [pc, #156]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000bc0:	4b25      	ldr	r3, [pc, #148]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bc2:	2202      	movs	r2, #2
 8000bc4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000bc6:	4b24      	ldr	r3, [pc, #144]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bc8:	2208      	movs	r2, #8
 8000bca:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8000bcc:	4b22      	ldr	r3, [pc, #136]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bce:	221f      	movs	r2, #31
 8000bd0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000bd2:	4b21      	ldr	r3, [pc, #132]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bd4:	2208      	movs	r2, #8
 8000bd6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bda:	2201      	movs	r2, #1
 8000bdc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000bde:	4b1e      	ldr	r3, [pc, #120]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000be0:	2201      	movs	r2, #1
 8000be2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000be4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000bea:	4b1b      	ldr	r3, [pc, #108]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000bf0:	4b19      	ldr	r3, [pc, #100]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000bf6:	4b18      	ldr	r3, [pc, #96]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000bfc:	4b16      	ldr	r3, [pc, #88]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8000c02:	4b15      	ldr	r3, [pc, #84]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c04:	2232      	movs	r2, #50	@ 0x32
 8000c06:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000c08:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c0a:	2204      	movs	r2, #4
 8000c0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000c0e:	4b12      	ldr	r3, [pc, #72]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000c14:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c16:	2204      	movs	r2, #4
 8000c18:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000c20:	4b0d      	ldr	r3, [pc, #52]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c22:	2204      	movs	r2, #4
 8000c24:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000c26:	4b0c      	ldr	r3, [pc, #48]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000c32:	4b09      	ldr	r3, [pc, #36]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c34:	2201      	movs	r2, #1
 8000c36:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c38:	4b07      	ldr	r3, [pc, #28]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000c3e:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c40:	2204      	movs	r2, #4
 8000c42:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c44:	4804      	ldr	r0, [pc, #16]	@ (8000c58 <MX_FDCAN1_Init+0xc0>)
 8000c46:	f001 fb6b 	bl	8002320 <HAL_FDCAN_Init>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000c50:	f000 f9cc 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	2400002c 	.word	0x2400002c
 8000c5c:	4000a000 	.word	0x4000a000

08000c60 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b088      	sub	sp, #32
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]
 8000c74:	615a      	str	r2, [r3, #20]
 8000c76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000c78:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf4 <MX_TIM13_Init+0x94>)
 8000c7a:	4a1f      	ldr	r2, [pc, #124]	@ (8000cf8 <MX_TIM13_Init+0x98>)
 8000c7c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8000c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf4 <MX_TIM13_Init+0x94>)
 8000c80:	224f      	movs	r2, #79	@ 0x4f
 8000c82:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c84:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf4 <MX_TIM13_Init+0x94>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8000c8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf4 <MX_TIM13_Init+0x94>)
 8000c8c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000c90:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c92:	4b18      	ldr	r3, [pc, #96]	@ (8000cf4 <MX_TIM13_Init+0x94>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c98:	4b16      	ldr	r3, [pc, #88]	@ (8000cf4 <MX_TIM13_Init+0x94>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000c9e:	4815      	ldr	r0, [pc, #84]	@ (8000cf4 <MX_TIM13_Init+0x94>)
 8000ca0:	f004 ff06 	bl	8005ab0 <HAL_TIM_Base_Init>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8000caa:	f000 f99f 	bl	8000fec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8000cae:	4811      	ldr	r0, [pc, #68]	@ (8000cf4 <MX_TIM13_Init+0x94>)
 8000cb0:	f004 ff55 	bl	8005b5e <HAL_TIM_PWM_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8000cba:	f000 f997 	bl	8000fec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cbe:	2360      	movs	r3, #96	@ 0x60
 8000cc0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000cc2:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000cc6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cd0:	1d3b      	adds	r3, r7, #4
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4807      	ldr	r0, [pc, #28]	@ (8000cf4 <MX_TIM13_Init+0x94>)
 8000cd8:	f004 ffa2 	bl	8005c20 <HAL_TIM_PWM_ConfigChannel>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8000ce2:	f000 f983 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8000ce6:	4803      	ldr	r0, [pc, #12]	@ (8000cf4 <MX_TIM13_Init+0x94>)
 8000ce8:	f000 fa58 	bl	800119c <HAL_TIM_MspPostInit>

}
 8000cec:	bf00      	nop
 8000cee:	3720      	adds	r7, #32
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	240000cc 	.word	0x240000cc
 8000cf8:	40001c00 	.word	0x40001c00

08000cfc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b088      	sub	sp, #32
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d02:	1d3b      	adds	r3, r7, #4
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
 8000d0c:	60da      	str	r2, [r3, #12]
 8000d0e:	611a      	str	r2, [r3, #16]
 8000d10:	615a      	str	r2, [r3, #20]
 8000d12:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000d14:	4b1e      	ldr	r3, [pc, #120]	@ (8000d90 <MX_TIM14_Init+0x94>)
 8000d16:	4a1f      	ldr	r2, [pc, #124]	@ (8000d94 <MX_TIM14_Init+0x98>)
 8000d18:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8000d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000d90 <MX_TIM14_Init+0x94>)
 8000d1c:	224f      	movs	r2, #79	@ 0x4f
 8000d1e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d20:	4b1b      	ldr	r3, [pc, #108]	@ (8000d90 <MX_TIM14_Init+0x94>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8000d26:	4b1a      	ldr	r3, [pc, #104]	@ (8000d90 <MX_TIM14_Init+0x94>)
 8000d28:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000d2c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d2e:	4b18      	ldr	r3, [pc, #96]	@ (8000d90 <MX_TIM14_Init+0x94>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d34:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <MX_TIM14_Init+0x94>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000d3a:	4815      	ldr	r0, [pc, #84]	@ (8000d90 <MX_TIM14_Init+0x94>)
 8000d3c:	f004 feb8 	bl	8005ab0 <HAL_TIM_Base_Init>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8000d46:	f000 f951 	bl	8000fec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000d4a:	4811      	ldr	r0, [pc, #68]	@ (8000d90 <MX_TIM14_Init+0x94>)
 8000d4c:	f004 ff07 	bl	8005b5e <HAL_TIM_PWM_Init>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8000d56:	f000 f949 	bl	8000fec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d5a:	2360      	movs	r3, #96	@ 0x60
 8000d5c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000d5e:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000d62:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d64:	2300      	movs	r3, #0
 8000d66:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d6c:	1d3b      	adds	r3, r7, #4
 8000d6e:	2200      	movs	r2, #0
 8000d70:	4619      	mov	r1, r3
 8000d72:	4807      	ldr	r0, [pc, #28]	@ (8000d90 <MX_TIM14_Init+0x94>)
 8000d74:	f004 ff54 	bl	8005c20 <HAL_TIM_PWM_ConfigChannel>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000d7e:	f000 f935 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000d82:	4803      	ldr	r0, [pc, #12]	@ (8000d90 <MX_TIM14_Init+0x94>)
 8000d84:	f000 fa0a 	bl	800119c <HAL_TIM_MspPostInit>

}
 8000d88:	bf00      	nop
 8000d8a:	3720      	adds	r7, #32
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	24000118 	.word	0x24000118
 8000d94:	40002000 	.word	0x40002000

08000d98 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d9c:	4b22      	ldr	r3, [pc, #136]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000d9e:	4a23      	ldr	r2, [pc, #140]	@ (8000e2c <MX_USART2_UART_Init+0x94>)
 8000da0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000da2:	4b21      	ldr	r3, [pc, #132]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000da4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000da8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000daa:	4b1f      	ldr	r3, [pc, #124]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000db0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000db6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dbe:	220c      	movs	r2, #12
 8000dc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dc2:	4b19      	ldr	r3, [pc, #100]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dc8:	4b17      	ldr	r3, [pc, #92]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dce:	4b16      	ldr	r3, [pc, #88]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000dd4:	4b14      	ldr	r3, [pc, #80]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dda:	4b13      	ldr	r3, [pc, #76]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000de0:	4811      	ldr	r0, [pc, #68]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000de2:	f005 fba7 	bl	8006534 <HAL_UART_Init>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000dec:	f000 f8fe 	bl	8000fec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000df0:	2100      	movs	r1, #0
 8000df2:	480d      	ldr	r0, [pc, #52]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000df4:	f007 fec5 	bl	8008b82 <HAL_UARTEx_SetTxFifoThreshold>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000dfe:	f000 f8f5 	bl	8000fec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e02:	2100      	movs	r1, #0
 8000e04:	4808      	ldr	r0, [pc, #32]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000e06:	f007 fefa 	bl	8008bfe <HAL_UARTEx_SetRxFifoThreshold>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000e10:	f000 f8ec 	bl	8000fec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000e14:	4804      	ldr	r0, [pc, #16]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000e16:	f007 fe7b 	bl	8008b10 <HAL_UARTEx_DisableFifoMode>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000e20:	f000 f8e4 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	24000164 	.word	0x24000164
 8000e2c:	40004400 	.word	0x40004400

08000e30 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e34:	4b22      	ldr	r3, [pc, #136]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e36:	4a23      	ldr	r2, [pc, #140]	@ (8000ec4 <MX_USART3_UART_Init+0x94>)
 8000e38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e3a:	4b21      	ldr	r3, [pc, #132]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e42:	4b1f      	ldr	r3, [pc, #124]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e48:	4b1d      	ldr	r3, [pc, #116]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e54:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e56:	220c      	movs	r2, #12
 8000e58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e5a:	4b19      	ldr	r3, [pc, #100]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e60:	4b17      	ldr	r3, [pc, #92]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e66:	4b16      	ldr	r3, [pc, #88]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e6c:	4b14      	ldr	r3, [pc, #80]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e72:	4b13      	ldr	r3, [pc, #76]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e78:	4811      	ldr	r0, [pc, #68]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e7a:	f005 fb5b 	bl	8006534 <HAL_UART_Init>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000e84:	f000 f8b2 	bl	8000fec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e88:	2100      	movs	r1, #0
 8000e8a:	480d      	ldr	r0, [pc, #52]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e8c:	f007 fe79 	bl	8008b82 <HAL_UARTEx_SetTxFifoThreshold>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000e96:	f000 f8a9 	bl	8000fec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	4808      	ldr	r0, [pc, #32]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000e9e:	f007 feae 	bl	8008bfe <HAL_UARTEx_SetRxFifoThreshold>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000ea8:	f000 f8a0 	bl	8000fec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000eac:	4804      	ldr	r0, [pc, #16]	@ (8000ec0 <MX_USART3_UART_Init+0x90>)
 8000eae:	f007 fe2f 	bl	8008b10 <HAL_UARTEx_DisableFifoMode>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000eb8:	f000 f898 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	240001f8 	.word	0x240001f8
 8000ec4:	40004800 	.word	0x40004800

08000ec8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08c      	sub	sp, #48	@ 0x30
 8000ecc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ece:	f107 031c 	add.w	r3, r7, #28
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	605a      	str	r2, [r3, #4]
 8000ed8:	609a      	str	r2, [r3, #8]
 8000eda:	60da      	str	r2, [r3, #12]
 8000edc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ede:	4b40      	ldr	r3, [pc, #256]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee4:	4a3e      	ldr	r2, [pc, #248]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000ee6:	f043 0304 	orr.w	r3, r3, #4
 8000eea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eee:	4b3c      	ldr	r3, [pc, #240]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef4:	f003 0304 	and.w	r3, r3, #4
 8000ef8:	61bb      	str	r3, [r7, #24]
 8000efa:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000efc:	4b38      	ldr	r3, [pc, #224]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000efe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f02:	4a37      	ldr	r2, [pc, #220]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f04:	f043 0320 	orr.w	r3, r3, #32
 8000f08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f0c:	4b34      	ldr	r3, [pc, #208]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f12:	f003 0320 	and.w	r3, r3, #32
 8000f16:	617b      	str	r3, [r7, #20]
 8000f18:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f1a:	4b31      	ldr	r3, [pc, #196]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f20:	4a2f      	ldr	r2, [pc, #188]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f34:	613b      	str	r3, [r7, #16]
 8000f36:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f38:	4b29      	ldr	r3, [pc, #164]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f3e:	4a28      	ldr	r2, [pc, #160]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f48:	4b25      	ldr	r3, [pc, #148]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f56:	4b22      	ldr	r3, [pc, #136]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5c:	4a20      	ldr	r2, [pc, #128]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f5e:	f043 0302 	orr.w	r3, r3, #2
 8000f62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f66:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6c:	f003 0302 	and.w	r3, r3, #2
 8000f70:	60bb      	str	r3, [r7, #8]
 8000f72:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f74:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f7a:	4a19      	ldr	r2, [pc, #100]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f7c:	f043 0308 	orr.w	r3, r3, #8
 8000f80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f84:	4b16      	ldr	r3, [pc, #88]	@ (8000fe0 <MX_GPIO_Init+0x118>)
 8000f86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f8a:	f003 0308 	and.w	r3, r3, #8
 8000f8e:	607b      	str	r3, [r7, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000f92:	2200      	movs	r2, #0
 8000f94:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000f98:	4812      	ldr	r0, [pc, #72]	@ (8000fe4 <MX_GPIO_Init+0x11c>)
 8000f9a:	f001 fed5 	bl	8002d48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fac:	f107 031c 	add.w	r3, r7, #28
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	480d      	ldr	r0, [pc, #52]	@ (8000fe8 <MX_GPIO_Init+0x120>)
 8000fb4:	f001 fd18 	bl	80029e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8000fb8:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000fbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fca:	f107 031c 	add.w	r3, r7, #28
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4804      	ldr	r0, [pc, #16]	@ (8000fe4 <MX_GPIO_Init+0x11c>)
 8000fd2:	f001 fd09 	bl	80029e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fd6:	bf00      	nop
 8000fd8:	3730      	adds	r7, #48	@ 0x30
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	58024400 	.word	0x58024400
 8000fe4:	58020400 	.word	0x58020400
 8000fe8:	58020800 	.word	0x58020800

08000fec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ff0:	b672      	cpsid	i
}
 8000ff2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <Error_Handler+0x8>

08000ff8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8001028 <HAL_MspInit+0x30>)
 8001000:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001004:	4a08      	ldr	r2, [pc, #32]	@ (8001028 <HAL_MspInit+0x30>)
 8001006:	f043 0302 	orr.w	r3, r3, #2
 800100a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800100e:	4b06      	ldr	r3, [pc, #24]	@ (8001028 <HAL_MspInit+0x30>)
 8001010:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001014:	f003 0302 	and.w	r3, r3, #2
 8001018:	607b      	str	r3, [r7, #4]
 800101a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	58024400 	.word	0x58024400

0800102c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b0ba      	sub	sp, #232	@ 0xe8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001034:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001044:	f107 0310 	add.w	r3, r7, #16
 8001048:	22c0      	movs	r2, #192	@ 0xc0
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f007 feb3 	bl	8008db8 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a31      	ldr	r2, [pc, #196]	@ (800111c <HAL_FDCAN_MspInit+0xf0>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d15b      	bne.n	8001114 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800105c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001060:	f04f 0300 	mov.w	r3, #0
 8001064:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001068:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800106c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001070:	f107 0310 	add.w	r3, r7, #16
 8001074:	4618      	mov	r0, r3
 8001076:	f002 feef 	bl	8003e58 <HAL_RCCEx_PeriphCLKConfig>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001080:	f7ff ffb4 	bl	8000fec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001084:	4b26      	ldr	r3, [pc, #152]	@ (8001120 <HAL_FDCAN_MspInit+0xf4>)
 8001086:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800108a:	4a25      	ldr	r2, [pc, #148]	@ (8001120 <HAL_FDCAN_MspInit+0xf4>)
 800108c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001090:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001094:	4b22      	ldr	r3, [pc, #136]	@ (8001120 <HAL_FDCAN_MspInit+0xf4>)
 8001096:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800109a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001120 <HAL_FDCAN_MspInit+0xf4>)
 80010a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001120 <HAL_FDCAN_MspInit+0xf4>)
 80010aa:	f043 0308 	orr.w	r3, r3, #8
 80010ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001120 <HAL_FDCAN_MspInit+0xf4>)
 80010b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010b8:	f003 0308 	and.w	r3, r3, #8
 80010bc:	60bb      	str	r3, [r7, #8]
 80010be:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 80010c0:	2301      	movs	r3, #1
 80010c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c6:	2302      	movs	r3, #2
 80010c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010cc:	2300      	movs	r3, #0
 80010ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d2:	2303      	movs	r3, #3
 80010d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80010d8:	2309      	movs	r3, #9
 80010da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 80010de:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80010e2:	4619      	mov	r1, r3
 80010e4:	480f      	ldr	r0, [pc, #60]	@ (8001124 <HAL_FDCAN_MspInit+0xf8>)
 80010e6:	f001 fc7f 	bl	80029e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 80010ea:	2302      	movs	r3, #2
 80010ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f0:	2302      	movs	r3, #2
 80010f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010f6:	2301      	movs	r3, #1
 80010f8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010fc:	2303      	movs	r3, #3
 80010fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001102:	2309      	movs	r3, #9
 8001104:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8001108:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800110c:	4619      	mov	r1, r3
 800110e:	4805      	ldr	r0, [pc, #20]	@ (8001124 <HAL_FDCAN_MspInit+0xf8>)
 8001110:	f001 fc6a 	bl	80029e8 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001114:	bf00      	nop
 8001116:	37e8      	adds	r7, #232	@ 0xe8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	4000a000 	.word	0x4000a000
 8001120:	58024400 	.word	0x58024400
 8001124:	58020c00 	.word	0x58020c00

08001128 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a16      	ldr	r2, [pc, #88]	@ (8001190 <HAL_TIM_Base_MspInit+0x68>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d10f      	bne.n	800115a <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800113a:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <HAL_TIM_Base_MspInit+0x6c>)
 800113c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001140:	4a14      	ldr	r2, [pc, #80]	@ (8001194 <HAL_TIM_Base_MspInit+0x6c>)
 8001142:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001146:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800114a:	4b12      	ldr	r3, [pc, #72]	@ (8001194 <HAL_TIM_Base_MspInit+0x6c>)
 800114c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001150:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001158:	e013      	b.n	8001182 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a0e      	ldr	r2, [pc, #56]	@ (8001198 <HAL_TIM_Base_MspInit+0x70>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d10e      	bne.n	8001182 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001164:	4b0b      	ldr	r3, [pc, #44]	@ (8001194 <HAL_TIM_Base_MspInit+0x6c>)
 8001166:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800116a:	4a0a      	ldr	r2, [pc, #40]	@ (8001194 <HAL_TIM_Base_MspInit+0x6c>)
 800116c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001170:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001174:	4b07      	ldr	r3, [pc, #28]	@ (8001194 <HAL_TIM_Base_MspInit+0x6c>)
 8001176:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800117a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	68bb      	ldr	r3, [r7, #8]
}
 8001182:	bf00      	nop
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	40001c00 	.word	0x40001c00
 8001194:	58024400 	.word	0x58024400
 8001198:	40002000 	.word	0x40002000

0800119c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b08a      	sub	sp, #40	@ 0x28
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a26      	ldr	r2, [pc, #152]	@ (8001254 <HAL_TIM_MspPostInit+0xb8>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d120      	bne.n	8001200 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80011be:	4b26      	ldr	r3, [pc, #152]	@ (8001258 <HAL_TIM_MspPostInit+0xbc>)
 80011c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011c4:	4a24      	ldr	r2, [pc, #144]	@ (8001258 <HAL_TIM_MspPostInit+0xbc>)
 80011c6:	f043 0320 	orr.w	r3, r3, #32
 80011ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011ce:	4b22      	ldr	r3, [pc, #136]	@ (8001258 <HAL_TIM_MspPostInit+0xbc>)
 80011d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011d4:	f003 0320 	and.w	r3, r3, #32
 80011d8:	613b      	str	r3, [r7, #16]
 80011da:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e2:	2302      	movs	r3, #2
 80011e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ea:	2300      	movs	r3, #0
 80011ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80011ee:	2309      	movs	r3, #9
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4619      	mov	r1, r3
 80011f8:	4818      	ldr	r0, [pc, #96]	@ (800125c <HAL_TIM_MspPostInit+0xc0>)
 80011fa:	f001 fbf5 	bl	80029e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 80011fe:	e024      	b.n	800124a <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a16      	ldr	r2, [pc, #88]	@ (8001260 <HAL_TIM_MspPostInit+0xc4>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d11f      	bne.n	800124a <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800120a:	4b13      	ldr	r3, [pc, #76]	@ (8001258 <HAL_TIM_MspPostInit+0xbc>)
 800120c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001210:	4a11      	ldr	r2, [pc, #68]	@ (8001258 <HAL_TIM_MspPostInit+0xbc>)
 8001212:	f043 0320 	orr.w	r3, r3, #32
 8001216:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800121a:	4b0f      	ldr	r3, [pc, #60]	@ (8001258 <HAL_TIM_MspPostInit+0xbc>)
 800121c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001220:	f003 0320 	and.w	r3, r3, #32
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001228:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800122c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122e:	2302      	movs	r3, #2
 8001230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2300      	movs	r3, #0
 8001238:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800123a:	2309      	movs	r3, #9
 800123c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800123e:	f107 0314 	add.w	r3, r7, #20
 8001242:	4619      	mov	r1, r3
 8001244:	4805      	ldr	r0, [pc, #20]	@ (800125c <HAL_TIM_MspPostInit+0xc0>)
 8001246:	f001 fbcf 	bl	80029e8 <HAL_GPIO_Init>
}
 800124a:	bf00      	nop
 800124c:	3728      	adds	r7, #40	@ 0x28
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40001c00 	.word	0x40001c00
 8001258:	58024400 	.word	0x58024400
 800125c:	58021400 	.word	0x58021400
 8001260:	40002000 	.word	0x40002000

08001264 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b0bc      	sub	sp, #240	@ 0xf0
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800127c:	f107 0318 	add.w	r3, r7, #24
 8001280:	22c0      	movs	r2, #192	@ 0xc0
 8001282:	2100      	movs	r1, #0
 8001284:	4618      	mov	r0, r3
 8001286:	f007 fd97 	bl	8008db8 <memset>
  if(huart->Instance==USART2)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a51      	ldr	r2, [pc, #324]	@ (80013d4 <HAL_UART_MspInit+0x170>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d146      	bne.n	8001322 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001294:	f04f 0202 	mov.w	r2, #2
 8001298:	f04f 0300 	mov.w	r3, #0
 800129c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80012a0:	2300      	movs	r3, #0
 80012a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012a6:	f107 0318 	add.w	r3, r7, #24
 80012aa:	4618      	mov	r0, r3
 80012ac:	f002 fdd4 	bl	8003e58 <HAL_RCCEx_PeriphCLKConfig>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80012b6:	f7ff fe99 	bl	8000fec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ba:	4b47      	ldr	r3, [pc, #284]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 80012bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012c0:	4a45      	ldr	r2, [pc, #276]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 80012c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012c6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012ca:	4b43      	ldr	r3, [pc, #268]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 80012cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d4:	617b      	str	r3, [r7, #20]
 80012d6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d8:	4b3f      	ldr	r3, [pc, #252]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 80012da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012de:	4a3e      	ldr	r2, [pc, #248]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 80012e0:	f043 0301 	orr.w	r3, r3, #1
 80012e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012e8:	4b3b      	ldr	r3, [pc, #236]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 80012ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ee:	f003 0301 	and.w	r3, r3, #1
 80012f2:	613b      	str	r3, [r7, #16]
 80012f4:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012f6:	230c      	movs	r3, #12
 80012f8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fc:	2302      	movs	r3, #2
 80012fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001308:	2300      	movs	r3, #0
 800130a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800130e:	2307      	movs	r3, #7
 8001310:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001314:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001318:	4619      	mov	r1, r3
 800131a:	4830      	ldr	r0, [pc, #192]	@ (80013dc <HAL_UART_MspInit+0x178>)
 800131c:	f001 fb64 	bl	80029e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001320:	e053      	b.n	80013ca <HAL_UART_MspInit+0x166>
  else if(huart->Instance==USART3)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a2e      	ldr	r2, [pc, #184]	@ (80013e0 <HAL_UART_MspInit+0x17c>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d14e      	bne.n	80013ca <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800132c:	f04f 0202 	mov.w	r2, #2
 8001330:	f04f 0300 	mov.w	r3, #0
 8001334:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001338:	2300      	movs	r3, #0
 800133a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800133e:	f107 0318 	add.w	r3, r7, #24
 8001342:	4618      	mov	r0, r3
 8001344:	f002 fd88 	bl	8003e58 <HAL_RCCEx_PeriphCLKConfig>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <HAL_UART_MspInit+0xee>
      Error_Handler();
 800134e:	f7ff fe4d 	bl	8000fec <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001352:	4b21      	ldr	r3, [pc, #132]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 8001354:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001358:	4a1f      	ldr	r2, [pc, #124]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 800135a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800135e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001362:	4b1d      	ldr	r3, [pc, #116]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 8001364:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001368:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800136c:	60fb      	str	r3, [r7, #12]
 800136e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001370:	4b19      	ldr	r3, [pc, #100]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 8001372:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001376:	4a18      	ldr	r2, [pc, #96]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 8001378:	f043 0308 	orr.w	r3, r3, #8
 800137c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001380:	4b15      	ldr	r3, [pc, #84]	@ (80013d8 <HAL_UART_MspInit+0x174>)
 8001382:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001386:	f003 0308 	and.w	r3, r3, #8
 800138a:	60bb      	str	r3, [r7, #8]
 800138c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800138e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001392:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001396:	2302      	movs	r3, #2
 8001398:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013a8:	2307      	movs	r3, #7
 80013aa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ae:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80013b2:	4619      	mov	r1, r3
 80013b4:	480b      	ldr	r0, [pc, #44]	@ (80013e4 <HAL_UART_MspInit+0x180>)
 80013b6:	f001 fb17 	bl	80029e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2100      	movs	r1, #0
 80013be:	2027      	movs	r0, #39	@ 0x27
 80013c0:	f000 fa15 	bl	80017ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80013c4:	2027      	movs	r0, #39	@ 0x27
 80013c6:	f000 fa2c 	bl	8001822 <HAL_NVIC_EnableIRQ>
}
 80013ca:	bf00      	nop
 80013cc:	37f0      	adds	r7, #240	@ 0xf0
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40004400 	.word	0x40004400
 80013d8:	58024400 	.word	0x58024400
 80013dc:	58020000 	.word	0x58020000
 80013e0:	40004800 	.word	0x40004800
 80013e4:	58020c00 	.word	0x58020c00

080013e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <NMI_Handler+0x4>

080013f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <HardFault_Handler+0x4>

080013f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <MemManage_Handler+0x4>

08001400 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <BusFault_Handler+0x4>

08001408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <UsageFault_Handler+0x4>

08001410 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800141e:	b480      	push	{r7}
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001422:	bf00      	nop
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr

0800143a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800143a:	b580      	push	{r7, lr}
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800143e:	f000 f8ab 	bl	8001598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
	...

08001448 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800144c:	4802      	ldr	r0, [pc, #8]	@ (8001458 <USART3_IRQHandler+0x10>)
 800144e:	f005 f94f 	bl	80066f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	240001f8 	.word	0x240001f8

0800145c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800145c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001498 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001460:	f7ff f986 	bl	8000770 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001464:	f7ff f8d6 	bl	8000614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001468:	480c      	ldr	r0, [pc, #48]	@ (800149c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800146a:	490d      	ldr	r1, [pc, #52]	@ (80014a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800146c:	4a0d      	ldr	r2, [pc, #52]	@ (80014a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800146e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001470:	e002      	b.n	8001478 <LoopCopyDataInit>

08001472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001476:	3304      	adds	r3, #4

08001478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800147a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800147c:	d3f9      	bcc.n	8001472 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147e:	4a0a      	ldr	r2, [pc, #40]	@ (80014a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001480:	4c0a      	ldr	r4, [pc, #40]	@ (80014ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001484:	e001      	b.n	800148a <LoopFillZerobss>

08001486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001488:	3204      	adds	r2, #4

0800148a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800148a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800148c:	d3fb      	bcc.n	8001486 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800148e:	f007 fc9b 	bl	8008dc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001492:	f7ff fab7 	bl	8000a04 <main>
  bx  lr
 8001496:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001498:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800149c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80014a0:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80014a4:	08008ef8 	.word	0x08008ef8
  ldr r2, =_sbss
 80014a8:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80014ac:	240004d4 	.word	0x240004d4

080014b0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014b0:	e7fe      	b.n	80014b0 <ADC3_IRQHandler>
	...

080014b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ba:	2003      	movs	r0, #3
 80014bc:	f000 f98c 	bl	80017d8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80014c0:	f002 faf4 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 80014c4:	4602      	mov	r2, r0
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <HAL_Init+0x68>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	0a1b      	lsrs	r3, r3, #8
 80014cc:	f003 030f 	and.w	r3, r3, #15
 80014d0:	4913      	ldr	r1, [pc, #76]	@ (8001520 <HAL_Init+0x6c>)
 80014d2:	5ccb      	ldrb	r3, [r1, r3]
 80014d4:	f003 031f 	and.w	r3, r3, #31
 80014d8:	fa22 f303 	lsr.w	r3, r2, r3
 80014dc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80014de:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <HAL_Init+0x68>)
 80014e0:	699b      	ldr	r3, [r3, #24]
 80014e2:	f003 030f 	and.w	r3, r3, #15
 80014e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001520 <HAL_Init+0x6c>)
 80014e8:	5cd3      	ldrb	r3, [r2, r3]
 80014ea:	f003 031f 	and.w	r3, r3, #31
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	fa22 f303 	lsr.w	r3, r2, r3
 80014f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001524 <HAL_Init+0x70>)
 80014f6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80014f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001528 <HAL_Init+0x74>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014fe:	200f      	movs	r0, #15
 8001500:	f000 f814 	bl	800152c <HAL_InitTick>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e002      	b.n	8001514 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800150e:	f7ff fd73 	bl	8000ff8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001512:	2300      	movs	r3, #0
}
 8001514:	4618      	mov	r0, r3
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	58024400 	.word	0x58024400
 8001520:	08008eb0 	.word	0x08008eb0
 8001524:	24000004 	.word	0x24000004
 8001528:	24000000 	.word	0x24000000

0800152c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001534:	4b15      	ldr	r3, [pc, #84]	@ (800158c <HAL_InitTick+0x60>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d101      	bne.n	8001540 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e021      	b.n	8001584 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001540:	4b13      	ldr	r3, [pc, #76]	@ (8001590 <HAL_InitTick+0x64>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4b11      	ldr	r3, [pc, #68]	@ (800158c <HAL_InitTick+0x60>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	4619      	mov	r1, r3
 800154a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800154e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001552:	fbb2 f3f3 	udiv	r3, r2, r3
 8001556:	4618      	mov	r0, r3
 8001558:	f000 f971 	bl	800183e <HAL_SYSTICK_Config>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e00e      	b.n	8001584 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b0f      	cmp	r3, #15
 800156a:	d80a      	bhi.n	8001582 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800156c:	2200      	movs	r2, #0
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	f04f 30ff 	mov.w	r0, #4294967295
 8001574:	f000 f93b 	bl	80017ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001578:	4a06      	ldr	r2, [pc, #24]	@ (8001594 <HAL_InitTick+0x68>)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800157e:	2300      	movs	r3, #0
 8001580:	e000      	b.n	8001584 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	2400000c 	.word	0x2400000c
 8001590:	24000000 	.word	0x24000000
 8001594:	24000008 	.word	0x24000008

08001598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800159c:	4b06      	ldr	r3, [pc, #24]	@ (80015b8 <HAL_IncTick+0x20>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	461a      	mov	r2, r3
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <HAL_IncTick+0x24>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	4a04      	ldr	r2, [pc, #16]	@ (80015bc <HAL_IncTick+0x24>)
 80015aa:	6013      	str	r3, [r2, #0]
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	2400000c 	.word	0x2400000c
 80015bc:	240004d0 	.word	0x240004d0

080015c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  return uwTick;
 80015c4:	4b03      	ldr	r3, [pc, #12]	@ (80015d4 <HAL_GetTick+0x14>)
 80015c6:	681b      	ldr	r3, [r3, #0]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	240004d0 	.word	0x240004d0

080015d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015e0:	f7ff ffee 	bl	80015c0 <HAL_GetTick>
 80015e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015f0:	d005      	beq.n	80015fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015f2:	4b0a      	ldr	r3, [pc, #40]	@ (800161c <HAL_Delay+0x44>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	461a      	mov	r2, r3
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	4413      	add	r3, r2
 80015fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015fe:	bf00      	nop
 8001600:	f7ff ffde 	bl	80015c0 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	429a      	cmp	r2, r3
 800160e:	d8f7      	bhi.n	8001600 <HAL_Delay+0x28>
  {
  }
}
 8001610:	bf00      	nop
 8001612:	bf00      	nop
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	2400000c 	.word	0x2400000c

08001620 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001624:	4b03      	ldr	r3, [pc, #12]	@ (8001634 <HAL_GetREVID+0x14>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	0c1b      	lsrs	r3, r3, #16
}
 800162a:	4618      	mov	r0, r3
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	5c001000 	.word	0x5c001000

08001638 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001648:	4b0b      	ldr	r3, [pc, #44]	@ (8001678 <__NVIC_SetPriorityGrouping+0x40>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001654:	4013      	ands	r3, r2
 8001656:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <__NVIC_SetPriorityGrouping+0x44>)
 8001662:	4313      	orrs	r3, r2
 8001664:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001666:	4a04      	ldr	r2, [pc, #16]	@ (8001678 <__NVIC_SetPriorityGrouping+0x40>)
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	60d3      	str	r3, [r2, #12]
}
 800166c:	bf00      	nop
 800166e:	3714      	adds	r7, #20
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	e000ed00 	.word	0xe000ed00
 800167c:	05fa0000 	.word	0x05fa0000

08001680 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001684:	4b04      	ldr	r3, [pc, #16]	@ (8001698 <__NVIC_GetPriorityGrouping+0x18>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	0a1b      	lsrs	r3, r3, #8
 800168a:	f003 0307 	and.w	r3, r3, #7
}
 800168e:	4618      	mov	r0, r3
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80016a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	db0b      	blt.n	80016c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ae:	88fb      	ldrh	r3, [r7, #6]
 80016b0:	f003 021f 	and.w	r2, r3, #31
 80016b4:	4907      	ldr	r1, [pc, #28]	@ (80016d4 <__NVIC_EnableIRQ+0x38>)
 80016b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016ba:	095b      	lsrs	r3, r3, #5
 80016bc:	2001      	movs	r0, #1
 80016be:	fa00 f202 	lsl.w	r2, r0, r2
 80016c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	e000e100 	.word	0xe000e100

080016d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	6039      	str	r1, [r7, #0]
 80016e2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80016e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	db0a      	blt.n	8001702 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	490c      	ldr	r1, [pc, #48]	@ (8001724 <__NVIC_SetPriority+0x4c>)
 80016f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016f6:	0112      	lsls	r2, r2, #4
 80016f8:	b2d2      	uxtb	r2, r2
 80016fa:	440b      	add	r3, r1
 80016fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001700:	e00a      	b.n	8001718 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	b2da      	uxtb	r2, r3
 8001706:	4908      	ldr	r1, [pc, #32]	@ (8001728 <__NVIC_SetPriority+0x50>)
 8001708:	88fb      	ldrh	r3, [r7, #6]
 800170a:	f003 030f 	and.w	r3, r3, #15
 800170e:	3b04      	subs	r3, #4
 8001710:	0112      	lsls	r2, r2, #4
 8001712:	b2d2      	uxtb	r2, r2
 8001714:	440b      	add	r3, r1
 8001716:	761a      	strb	r2, [r3, #24]
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	e000e100 	.word	0xe000e100
 8001728:	e000ed00 	.word	0xe000ed00

0800172c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800172c:	b480      	push	{r7}
 800172e:	b089      	sub	sp, #36	@ 0x24
 8001730:	af00      	add	r7, sp, #0
 8001732:	60f8      	str	r0, [r7, #12]
 8001734:	60b9      	str	r1, [r7, #8]
 8001736:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f003 0307 	and.w	r3, r3, #7
 800173e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	f1c3 0307 	rsb	r3, r3, #7
 8001746:	2b04      	cmp	r3, #4
 8001748:	bf28      	it	cs
 800174a:	2304      	movcs	r3, #4
 800174c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	3304      	adds	r3, #4
 8001752:	2b06      	cmp	r3, #6
 8001754:	d902      	bls.n	800175c <NVIC_EncodePriority+0x30>
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	3b03      	subs	r3, #3
 800175a:	e000      	b.n	800175e <NVIC_EncodePriority+0x32>
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001760:	f04f 32ff 	mov.w	r2, #4294967295
 8001764:	69bb      	ldr	r3, [r7, #24]
 8001766:	fa02 f303 	lsl.w	r3, r2, r3
 800176a:	43da      	mvns	r2, r3
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	401a      	ands	r2, r3
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001774:	f04f 31ff 	mov.w	r1, #4294967295
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	fa01 f303 	lsl.w	r3, r1, r3
 800177e:	43d9      	mvns	r1, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001784:	4313      	orrs	r3, r2
         );
}
 8001786:	4618      	mov	r0, r3
 8001788:	3724      	adds	r7, #36	@ 0x24
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
	...

08001794 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3b01      	subs	r3, #1
 80017a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017a4:	d301      	bcc.n	80017aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017a6:	2301      	movs	r3, #1
 80017a8:	e00f      	b.n	80017ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017aa:	4a0a      	ldr	r2, [pc, #40]	@ (80017d4 <SysTick_Config+0x40>)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017b2:	210f      	movs	r1, #15
 80017b4:	f04f 30ff 	mov.w	r0, #4294967295
 80017b8:	f7ff ff8e 	bl	80016d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017bc:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <SysTick_Config+0x40>)
 80017be:	2200      	movs	r2, #0
 80017c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017c2:	4b04      	ldr	r3, [pc, #16]	@ (80017d4 <SysTick_Config+0x40>)
 80017c4:	2207      	movs	r2, #7
 80017c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	e000e010 	.word	0xe000e010

080017d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f7ff ff29 	bl	8001638 <__NVIC_SetPriorityGrouping>
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b086      	sub	sp, #24
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	4603      	mov	r3, r0
 80017f6:	60b9      	str	r1, [r7, #8]
 80017f8:	607a      	str	r2, [r7, #4]
 80017fa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017fc:	f7ff ff40 	bl	8001680 <__NVIC_GetPriorityGrouping>
 8001800:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	68b9      	ldr	r1, [r7, #8]
 8001806:	6978      	ldr	r0, [r7, #20]
 8001808:	f7ff ff90 	bl	800172c <NVIC_EncodePriority>
 800180c:	4602      	mov	r2, r0
 800180e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001812:	4611      	mov	r1, r2
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff ff5f 	bl	80016d8 <__NVIC_SetPriority>
}
 800181a:	bf00      	nop
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
 8001828:	4603      	mov	r3, r0
 800182a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800182c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff ff33 	bl	800169c <__NVIC_EnableIRQ>
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b082      	sub	sp, #8
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7ff ffa4 	bl	8001794 <SysTick_Config>
 800184c:	4603      	mov	r3, r0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
	...

08001858 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001860:	f7ff feae 	bl	80015c0 <HAL_GetTick>
 8001864:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d101      	bne.n	8001870 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	e2dc      	b.n	8001e2a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b02      	cmp	r3, #2
 800187a:	d008      	beq.n	800188e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2280      	movs	r2, #128	@ 0x80
 8001880:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e2cd      	b.n	8001e2a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a76      	ldr	r2, [pc, #472]	@ (8001a6c <HAL_DMA_Abort+0x214>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d04a      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a74      	ldr	r2, [pc, #464]	@ (8001a70 <HAL_DMA_Abort+0x218>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d045      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a73      	ldr	r2, [pc, #460]	@ (8001a74 <HAL_DMA_Abort+0x21c>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d040      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a71      	ldr	r2, [pc, #452]	@ (8001a78 <HAL_DMA_Abort+0x220>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d03b      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a70      	ldr	r2, [pc, #448]	@ (8001a7c <HAL_DMA_Abort+0x224>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d036      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a6e      	ldr	r2, [pc, #440]	@ (8001a80 <HAL_DMA_Abort+0x228>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d031      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a6d      	ldr	r2, [pc, #436]	@ (8001a84 <HAL_DMA_Abort+0x22c>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d02c      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a6b      	ldr	r2, [pc, #428]	@ (8001a88 <HAL_DMA_Abort+0x230>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d027      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a6a      	ldr	r2, [pc, #424]	@ (8001a8c <HAL_DMA_Abort+0x234>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d022      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a68      	ldr	r2, [pc, #416]	@ (8001a90 <HAL_DMA_Abort+0x238>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d01d      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a67      	ldr	r2, [pc, #412]	@ (8001a94 <HAL_DMA_Abort+0x23c>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d018      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a65      	ldr	r2, [pc, #404]	@ (8001a98 <HAL_DMA_Abort+0x240>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d013      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a64      	ldr	r2, [pc, #400]	@ (8001a9c <HAL_DMA_Abort+0x244>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d00e      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a62      	ldr	r2, [pc, #392]	@ (8001aa0 <HAL_DMA_Abort+0x248>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d009      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a61      	ldr	r2, [pc, #388]	@ (8001aa4 <HAL_DMA_Abort+0x24c>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d004      	beq.n	800192e <HAL_DMA_Abort+0xd6>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a5f      	ldr	r2, [pc, #380]	@ (8001aa8 <HAL_DMA_Abort+0x250>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d101      	bne.n	8001932 <HAL_DMA_Abort+0xda>
 800192e:	2301      	movs	r3, #1
 8001930:	e000      	b.n	8001934 <HAL_DMA_Abort+0xdc>
 8001932:	2300      	movs	r3, #0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d013      	beq.n	8001960 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f022 021e 	bic.w	r2, r2, #30
 8001946:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	695a      	ldr	r2, [r3, #20]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001956:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	617b      	str	r3, [r7, #20]
 800195e:	e00a      	b.n	8001976 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 020e 	bic.w	r2, r2, #14
 800196e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a3c      	ldr	r2, [pc, #240]	@ (8001a6c <HAL_DMA_Abort+0x214>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d072      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a3a      	ldr	r2, [pc, #232]	@ (8001a70 <HAL_DMA_Abort+0x218>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d06d      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a39      	ldr	r2, [pc, #228]	@ (8001a74 <HAL_DMA_Abort+0x21c>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d068      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a37      	ldr	r2, [pc, #220]	@ (8001a78 <HAL_DMA_Abort+0x220>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d063      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a36      	ldr	r2, [pc, #216]	@ (8001a7c <HAL_DMA_Abort+0x224>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d05e      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a34      	ldr	r2, [pc, #208]	@ (8001a80 <HAL_DMA_Abort+0x228>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d059      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a33      	ldr	r2, [pc, #204]	@ (8001a84 <HAL_DMA_Abort+0x22c>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d054      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a31      	ldr	r2, [pc, #196]	@ (8001a88 <HAL_DMA_Abort+0x230>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d04f      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a30      	ldr	r2, [pc, #192]	@ (8001a8c <HAL_DMA_Abort+0x234>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d04a      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a2e      	ldr	r2, [pc, #184]	@ (8001a90 <HAL_DMA_Abort+0x238>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d045      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a2d      	ldr	r2, [pc, #180]	@ (8001a94 <HAL_DMA_Abort+0x23c>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d040      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a2b      	ldr	r2, [pc, #172]	@ (8001a98 <HAL_DMA_Abort+0x240>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d03b      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a2a      	ldr	r2, [pc, #168]	@ (8001a9c <HAL_DMA_Abort+0x244>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d036      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a28      	ldr	r2, [pc, #160]	@ (8001aa0 <HAL_DMA_Abort+0x248>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d031      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a27      	ldr	r2, [pc, #156]	@ (8001aa4 <HAL_DMA_Abort+0x24c>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d02c      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a25      	ldr	r2, [pc, #148]	@ (8001aa8 <HAL_DMA_Abort+0x250>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d027      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a24      	ldr	r2, [pc, #144]	@ (8001aac <HAL_DMA_Abort+0x254>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d022      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a22      	ldr	r2, [pc, #136]	@ (8001ab0 <HAL_DMA_Abort+0x258>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d01d      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a21      	ldr	r2, [pc, #132]	@ (8001ab4 <HAL_DMA_Abort+0x25c>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d018      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a1f      	ldr	r2, [pc, #124]	@ (8001ab8 <HAL_DMA_Abort+0x260>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d013      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a1e      	ldr	r2, [pc, #120]	@ (8001abc <HAL_DMA_Abort+0x264>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d00e      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ac0 <HAL_DMA_Abort+0x268>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d009      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac4 <HAL_DMA_Abort+0x26c>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d004      	beq.n	8001a66 <HAL_DMA_Abort+0x20e>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a19      	ldr	r2, [pc, #100]	@ (8001ac8 <HAL_DMA_Abort+0x270>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d132      	bne.n	8001acc <HAL_DMA_Abort+0x274>
 8001a66:	2301      	movs	r3, #1
 8001a68:	e031      	b.n	8001ace <HAL_DMA_Abort+0x276>
 8001a6a:	bf00      	nop
 8001a6c:	40020010 	.word	0x40020010
 8001a70:	40020028 	.word	0x40020028
 8001a74:	40020040 	.word	0x40020040
 8001a78:	40020058 	.word	0x40020058
 8001a7c:	40020070 	.word	0x40020070
 8001a80:	40020088 	.word	0x40020088
 8001a84:	400200a0 	.word	0x400200a0
 8001a88:	400200b8 	.word	0x400200b8
 8001a8c:	40020410 	.word	0x40020410
 8001a90:	40020428 	.word	0x40020428
 8001a94:	40020440 	.word	0x40020440
 8001a98:	40020458 	.word	0x40020458
 8001a9c:	40020470 	.word	0x40020470
 8001aa0:	40020488 	.word	0x40020488
 8001aa4:	400204a0 	.word	0x400204a0
 8001aa8:	400204b8 	.word	0x400204b8
 8001aac:	58025408 	.word	0x58025408
 8001ab0:	5802541c 	.word	0x5802541c
 8001ab4:	58025430 	.word	0x58025430
 8001ab8:	58025444 	.word	0x58025444
 8001abc:	58025458 	.word	0x58025458
 8001ac0:	5802546c 	.word	0x5802546c
 8001ac4:	58025480 	.word	0x58025480
 8001ac8:	58025494 	.word	0x58025494
 8001acc:	2300      	movs	r3, #0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d007      	beq.n	8001ae2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001adc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ae0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a6d      	ldr	r2, [pc, #436]	@ (8001c9c <HAL_DMA_Abort+0x444>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d04a      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a6b      	ldr	r2, [pc, #428]	@ (8001ca0 <HAL_DMA_Abort+0x448>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d045      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a6a      	ldr	r2, [pc, #424]	@ (8001ca4 <HAL_DMA_Abort+0x44c>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d040      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a68      	ldr	r2, [pc, #416]	@ (8001ca8 <HAL_DMA_Abort+0x450>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d03b      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a67      	ldr	r2, [pc, #412]	@ (8001cac <HAL_DMA_Abort+0x454>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d036      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a65      	ldr	r2, [pc, #404]	@ (8001cb0 <HAL_DMA_Abort+0x458>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d031      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a64      	ldr	r2, [pc, #400]	@ (8001cb4 <HAL_DMA_Abort+0x45c>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d02c      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a62      	ldr	r2, [pc, #392]	@ (8001cb8 <HAL_DMA_Abort+0x460>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d027      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a61      	ldr	r2, [pc, #388]	@ (8001cbc <HAL_DMA_Abort+0x464>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d022      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a5f      	ldr	r2, [pc, #380]	@ (8001cc0 <HAL_DMA_Abort+0x468>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d01d      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a5e      	ldr	r2, [pc, #376]	@ (8001cc4 <HAL_DMA_Abort+0x46c>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d018      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a5c      	ldr	r2, [pc, #368]	@ (8001cc8 <HAL_DMA_Abort+0x470>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d013      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a5b      	ldr	r2, [pc, #364]	@ (8001ccc <HAL_DMA_Abort+0x474>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d00e      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a59      	ldr	r2, [pc, #356]	@ (8001cd0 <HAL_DMA_Abort+0x478>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d009      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a58      	ldr	r2, [pc, #352]	@ (8001cd4 <HAL_DMA_Abort+0x47c>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d004      	beq.n	8001b82 <HAL_DMA_Abort+0x32a>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a56      	ldr	r2, [pc, #344]	@ (8001cd8 <HAL_DMA_Abort+0x480>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d108      	bne.n	8001b94 <HAL_DMA_Abort+0x33c>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f022 0201 	bic.w	r2, r2, #1
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	e007      	b.n	8001ba4 <HAL_DMA_Abort+0x34c>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f022 0201 	bic.w	r2, r2, #1
 8001ba2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001ba4:	e013      	b.n	8001bce <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ba6:	f7ff fd0b 	bl	80015c0 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b05      	cmp	r3, #5
 8001bb2:	d90c      	bls.n	8001bce <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2220      	movs	r2, #32
 8001bb8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2203      	movs	r2, #3
 8001bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e12d      	b.n	8001e2a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d1e5      	bne.n	8001ba6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a2f      	ldr	r2, [pc, #188]	@ (8001c9c <HAL_DMA_Abort+0x444>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d04a      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a2d      	ldr	r2, [pc, #180]	@ (8001ca0 <HAL_DMA_Abort+0x448>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d045      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a2c      	ldr	r2, [pc, #176]	@ (8001ca4 <HAL_DMA_Abort+0x44c>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d040      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a2a      	ldr	r2, [pc, #168]	@ (8001ca8 <HAL_DMA_Abort+0x450>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d03b      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a29      	ldr	r2, [pc, #164]	@ (8001cac <HAL_DMA_Abort+0x454>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d036      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a27      	ldr	r2, [pc, #156]	@ (8001cb0 <HAL_DMA_Abort+0x458>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d031      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a26      	ldr	r2, [pc, #152]	@ (8001cb4 <HAL_DMA_Abort+0x45c>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d02c      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a24      	ldr	r2, [pc, #144]	@ (8001cb8 <HAL_DMA_Abort+0x460>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d027      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a23      	ldr	r2, [pc, #140]	@ (8001cbc <HAL_DMA_Abort+0x464>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d022      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a21      	ldr	r2, [pc, #132]	@ (8001cc0 <HAL_DMA_Abort+0x468>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d01d      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a20      	ldr	r2, [pc, #128]	@ (8001cc4 <HAL_DMA_Abort+0x46c>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d018      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a1e      	ldr	r2, [pc, #120]	@ (8001cc8 <HAL_DMA_Abort+0x470>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d013      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a1d      	ldr	r2, [pc, #116]	@ (8001ccc <HAL_DMA_Abort+0x474>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d00e      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a1b      	ldr	r2, [pc, #108]	@ (8001cd0 <HAL_DMA_Abort+0x478>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d009      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a1a      	ldr	r2, [pc, #104]	@ (8001cd4 <HAL_DMA_Abort+0x47c>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d004      	beq.n	8001c7a <HAL_DMA_Abort+0x422>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a18      	ldr	r2, [pc, #96]	@ (8001cd8 <HAL_DMA_Abort+0x480>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d101      	bne.n	8001c7e <HAL_DMA_Abort+0x426>
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e000      	b.n	8001c80 <HAL_DMA_Abort+0x428>
 8001c7e:	2300      	movs	r3, #0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d02b      	beq.n	8001cdc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c88:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c8e:	f003 031f 	and.w	r3, r3, #31
 8001c92:	223f      	movs	r2, #63	@ 0x3f
 8001c94:	409a      	lsls	r2, r3
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	609a      	str	r2, [r3, #8]
 8001c9a:	e02a      	b.n	8001cf2 <HAL_DMA_Abort+0x49a>
 8001c9c:	40020010 	.word	0x40020010
 8001ca0:	40020028 	.word	0x40020028
 8001ca4:	40020040 	.word	0x40020040
 8001ca8:	40020058 	.word	0x40020058
 8001cac:	40020070 	.word	0x40020070
 8001cb0:	40020088 	.word	0x40020088
 8001cb4:	400200a0 	.word	0x400200a0
 8001cb8:	400200b8 	.word	0x400200b8
 8001cbc:	40020410 	.word	0x40020410
 8001cc0:	40020428 	.word	0x40020428
 8001cc4:	40020440 	.word	0x40020440
 8001cc8:	40020458 	.word	0x40020458
 8001ccc:	40020470 	.word	0x40020470
 8001cd0:	40020488 	.word	0x40020488
 8001cd4:	400204a0 	.word	0x400204a0
 8001cd8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce6:	f003 031f 	and.w	r3, r3, #31
 8001cea:	2201      	movs	r2, #1
 8001cec:	409a      	lsls	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a4f      	ldr	r2, [pc, #316]	@ (8001e34 <HAL_DMA_Abort+0x5dc>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d072      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a4d      	ldr	r2, [pc, #308]	@ (8001e38 <HAL_DMA_Abort+0x5e0>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d06d      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a4c      	ldr	r2, [pc, #304]	@ (8001e3c <HAL_DMA_Abort+0x5e4>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d068      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a4a      	ldr	r2, [pc, #296]	@ (8001e40 <HAL_DMA_Abort+0x5e8>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d063      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a49      	ldr	r2, [pc, #292]	@ (8001e44 <HAL_DMA_Abort+0x5ec>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d05e      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a47      	ldr	r2, [pc, #284]	@ (8001e48 <HAL_DMA_Abort+0x5f0>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d059      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a46      	ldr	r2, [pc, #280]	@ (8001e4c <HAL_DMA_Abort+0x5f4>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d054      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a44      	ldr	r2, [pc, #272]	@ (8001e50 <HAL_DMA_Abort+0x5f8>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d04f      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a43      	ldr	r2, [pc, #268]	@ (8001e54 <HAL_DMA_Abort+0x5fc>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d04a      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a41      	ldr	r2, [pc, #260]	@ (8001e58 <HAL_DMA_Abort+0x600>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d045      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a40      	ldr	r2, [pc, #256]	@ (8001e5c <HAL_DMA_Abort+0x604>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d040      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a3e      	ldr	r2, [pc, #248]	@ (8001e60 <HAL_DMA_Abort+0x608>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d03b      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a3d      	ldr	r2, [pc, #244]	@ (8001e64 <HAL_DMA_Abort+0x60c>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d036      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a3b      	ldr	r2, [pc, #236]	@ (8001e68 <HAL_DMA_Abort+0x610>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d031      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a3a      	ldr	r2, [pc, #232]	@ (8001e6c <HAL_DMA_Abort+0x614>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d02c      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a38      	ldr	r2, [pc, #224]	@ (8001e70 <HAL_DMA_Abort+0x618>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d027      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a37      	ldr	r2, [pc, #220]	@ (8001e74 <HAL_DMA_Abort+0x61c>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d022      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a35      	ldr	r2, [pc, #212]	@ (8001e78 <HAL_DMA_Abort+0x620>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d01d      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a34      	ldr	r2, [pc, #208]	@ (8001e7c <HAL_DMA_Abort+0x624>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d018      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a32      	ldr	r2, [pc, #200]	@ (8001e80 <HAL_DMA_Abort+0x628>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d013      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a31      	ldr	r2, [pc, #196]	@ (8001e84 <HAL_DMA_Abort+0x62c>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d00e      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a2f      	ldr	r2, [pc, #188]	@ (8001e88 <HAL_DMA_Abort+0x630>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d009      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a2e      	ldr	r2, [pc, #184]	@ (8001e8c <HAL_DMA_Abort+0x634>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d004      	beq.n	8001de2 <HAL_DMA_Abort+0x58a>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a2c      	ldr	r2, [pc, #176]	@ (8001e90 <HAL_DMA_Abort+0x638>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d101      	bne.n	8001de6 <HAL_DMA_Abort+0x58e>
 8001de2:	2301      	movs	r3, #1
 8001de4:	e000      	b.n	8001de8 <HAL_DMA_Abort+0x590>
 8001de6:	2300      	movs	r3, #0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d015      	beq.n	8001e18 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001df4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d00c      	beq.n	8001e18 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e0c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001e16:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3718      	adds	r7, #24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40020010 	.word	0x40020010
 8001e38:	40020028 	.word	0x40020028
 8001e3c:	40020040 	.word	0x40020040
 8001e40:	40020058 	.word	0x40020058
 8001e44:	40020070 	.word	0x40020070
 8001e48:	40020088 	.word	0x40020088
 8001e4c:	400200a0 	.word	0x400200a0
 8001e50:	400200b8 	.word	0x400200b8
 8001e54:	40020410 	.word	0x40020410
 8001e58:	40020428 	.word	0x40020428
 8001e5c:	40020440 	.word	0x40020440
 8001e60:	40020458 	.word	0x40020458
 8001e64:	40020470 	.word	0x40020470
 8001e68:	40020488 	.word	0x40020488
 8001e6c:	400204a0 	.word	0x400204a0
 8001e70:	400204b8 	.word	0x400204b8
 8001e74:	58025408 	.word	0x58025408
 8001e78:	5802541c 	.word	0x5802541c
 8001e7c:	58025430 	.word	0x58025430
 8001e80:	58025444 	.word	0x58025444
 8001e84:	58025458 	.word	0x58025458
 8001e88:	5802546c 	.word	0x5802546c
 8001e8c:	58025480 	.word	0x58025480
 8001e90:	58025494 	.word	0x58025494

08001e94 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e237      	b.n	8002316 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d004      	beq.n	8001ebc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2280      	movs	r2, #128	@ 0x80
 8001eb6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e22c      	b.n	8002316 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a5c      	ldr	r2, [pc, #368]	@ (8002034 <HAL_DMA_Abort_IT+0x1a0>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d04a      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a5b      	ldr	r2, [pc, #364]	@ (8002038 <HAL_DMA_Abort_IT+0x1a4>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d045      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a59      	ldr	r2, [pc, #356]	@ (800203c <HAL_DMA_Abort_IT+0x1a8>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d040      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a58      	ldr	r2, [pc, #352]	@ (8002040 <HAL_DMA_Abort_IT+0x1ac>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d03b      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a56      	ldr	r2, [pc, #344]	@ (8002044 <HAL_DMA_Abort_IT+0x1b0>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d036      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a55      	ldr	r2, [pc, #340]	@ (8002048 <HAL_DMA_Abort_IT+0x1b4>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d031      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a53      	ldr	r2, [pc, #332]	@ (800204c <HAL_DMA_Abort_IT+0x1b8>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d02c      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a52      	ldr	r2, [pc, #328]	@ (8002050 <HAL_DMA_Abort_IT+0x1bc>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d027      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a50      	ldr	r2, [pc, #320]	@ (8002054 <HAL_DMA_Abort_IT+0x1c0>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d022      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a4f      	ldr	r2, [pc, #316]	@ (8002058 <HAL_DMA_Abort_IT+0x1c4>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d01d      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a4d      	ldr	r2, [pc, #308]	@ (800205c <HAL_DMA_Abort_IT+0x1c8>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d018      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a4c      	ldr	r2, [pc, #304]	@ (8002060 <HAL_DMA_Abort_IT+0x1cc>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d013      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a4a      	ldr	r2, [pc, #296]	@ (8002064 <HAL_DMA_Abort_IT+0x1d0>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d00e      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a49      	ldr	r2, [pc, #292]	@ (8002068 <HAL_DMA_Abort_IT+0x1d4>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d009      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a47      	ldr	r2, [pc, #284]	@ (800206c <HAL_DMA_Abort_IT+0x1d8>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d004      	beq.n	8001f5c <HAL_DMA_Abort_IT+0xc8>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a46      	ldr	r2, [pc, #280]	@ (8002070 <HAL_DMA_Abort_IT+0x1dc>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d101      	bne.n	8001f60 <HAL_DMA_Abort_IT+0xcc>
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e000      	b.n	8001f62 <HAL_DMA_Abort_IT+0xce>
 8001f60:	2300      	movs	r3, #0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f000 8086 	beq.w	8002074 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2204      	movs	r2, #4
 8001f6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a2f      	ldr	r2, [pc, #188]	@ (8002034 <HAL_DMA_Abort_IT+0x1a0>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d04a      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a2e      	ldr	r2, [pc, #184]	@ (8002038 <HAL_DMA_Abort_IT+0x1a4>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d045      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a2c      	ldr	r2, [pc, #176]	@ (800203c <HAL_DMA_Abort_IT+0x1a8>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d040      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a2b      	ldr	r2, [pc, #172]	@ (8002040 <HAL_DMA_Abort_IT+0x1ac>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d03b      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a29      	ldr	r2, [pc, #164]	@ (8002044 <HAL_DMA_Abort_IT+0x1b0>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d036      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a28      	ldr	r2, [pc, #160]	@ (8002048 <HAL_DMA_Abort_IT+0x1b4>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d031      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a26      	ldr	r2, [pc, #152]	@ (800204c <HAL_DMA_Abort_IT+0x1b8>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d02c      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a25      	ldr	r2, [pc, #148]	@ (8002050 <HAL_DMA_Abort_IT+0x1bc>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d027      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a23      	ldr	r2, [pc, #140]	@ (8002054 <HAL_DMA_Abort_IT+0x1c0>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d022      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a22      	ldr	r2, [pc, #136]	@ (8002058 <HAL_DMA_Abort_IT+0x1c4>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d01d      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a20      	ldr	r2, [pc, #128]	@ (800205c <HAL_DMA_Abort_IT+0x1c8>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d018      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a1f      	ldr	r2, [pc, #124]	@ (8002060 <HAL_DMA_Abort_IT+0x1cc>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d013      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a1d      	ldr	r2, [pc, #116]	@ (8002064 <HAL_DMA_Abort_IT+0x1d0>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d00e      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a1c      	ldr	r2, [pc, #112]	@ (8002068 <HAL_DMA_Abort_IT+0x1d4>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d009      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a1a      	ldr	r2, [pc, #104]	@ (800206c <HAL_DMA_Abort_IT+0x1d8>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d004      	beq.n	8002010 <HAL_DMA_Abort_IT+0x17c>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a19      	ldr	r2, [pc, #100]	@ (8002070 <HAL_DMA_Abort_IT+0x1dc>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d108      	bne.n	8002022 <HAL_DMA_Abort_IT+0x18e>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f022 0201 	bic.w	r2, r2, #1
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	e178      	b.n	8002314 <HAL_DMA_Abort_IT+0x480>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f022 0201 	bic.w	r2, r2, #1
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	e16f      	b.n	8002314 <HAL_DMA_Abort_IT+0x480>
 8002034:	40020010 	.word	0x40020010
 8002038:	40020028 	.word	0x40020028
 800203c:	40020040 	.word	0x40020040
 8002040:	40020058 	.word	0x40020058
 8002044:	40020070 	.word	0x40020070
 8002048:	40020088 	.word	0x40020088
 800204c:	400200a0 	.word	0x400200a0
 8002050:	400200b8 	.word	0x400200b8
 8002054:	40020410 	.word	0x40020410
 8002058:	40020428 	.word	0x40020428
 800205c:	40020440 	.word	0x40020440
 8002060:	40020458 	.word	0x40020458
 8002064:	40020470 	.word	0x40020470
 8002068:	40020488 	.word	0x40020488
 800206c:	400204a0 	.word	0x400204a0
 8002070:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 020e 	bic.w	r2, r2, #14
 8002082:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a6c      	ldr	r2, [pc, #432]	@ (800223c <HAL_DMA_Abort_IT+0x3a8>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d04a      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a6b      	ldr	r2, [pc, #428]	@ (8002240 <HAL_DMA_Abort_IT+0x3ac>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d045      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a69      	ldr	r2, [pc, #420]	@ (8002244 <HAL_DMA_Abort_IT+0x3b0>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d040      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a68      	ldr	r2, [pc, #416]	@ (8002248 <HAL_DMA_Abort_IT+0x3b4>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d03b      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a66      	ldr	r2, [pc, #408]	@ (800224c <HAL_DMA_Abort_IT+0x3b8>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d036      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a65      	ldr	r2, [pc, #404]	@ (8002250 <HAL_DMA_Abort_IT+0x3bc>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d031      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a63      	ldr	r2, [pc, #396]	@ (8002254 <HAL_DMA_Abort_IT+0x3c0>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d02c      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a62      	ldr	r2, [pc, #392]	@ (8002258 <HAL_DMA_Abort_IT+0x3c4>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d027      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a60      	ldr	r2, [pc, #384]	@ (800225c <HAL_DMA_Abort_IT+0x3c8>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d022      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a5f      	ldr	r2, [pc, #380]	@ (8002260 <HAL_DMA_Abort_IT+0x3cc>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d01d      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a5d      	ldr	r2, [pc, #372]	@ (8002264 <HAL_DMA_Abort_IT+0x3d0>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d018      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a5c      	ldr	r2, [pc, #368]	@ (8002268 <HAL_DMA_Abort_IT+0x3d4>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d013      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a5a      	ldr	r2, [pc, #360]	@ (800226c <HAL_DMA_Abort_IT+0x3d8>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d00e      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a59      	ldr	r2, [pc, #356]	@ (8002270 <HAL_DMA_Abort_IT+0x3dc>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d009      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a57      	ldr	r2, [pc, #348]	@ (8002274 <HAL_DMA_Abort_IT+0x3e0>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d004      	beq.n	8002124 <HAL_DMA_Abort_IT+0x290>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a56      	ldr	r2, [pc, #344]	@ (8002278 <HAL_DMA_Abort_IT+0x3e4>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d108      	bne.n	8002136 <HAL_DMA_Abort_IT+0x2a2>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f022 0201 	bic.w	r2, r2, #1
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	e007      	b.n	8002146 <HAL_DMA_Abort_IT+0x2b2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f022 0201 	bic.w	r2, r2, #1
 8002144:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a3c      	ldr	r2, [pc, #240]	@ (800223c <HAL_DMA_Abort_IT+0x3a8>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d072      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a3a      	ldr	r2, [pc, #232]	@ (8002240 <HAL_DMA_Abort_IT+0x3ac>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d06d      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a39      	ldr	r2, [pc, #228]	@ (8002244 <HAL_DMA_Abort_IT+0x3b0>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d068      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a37      	ldr	r2, [pc, #220]	@ (8002248 <HAL_DMA_Abort_IT+0x3b4>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d063      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a36      	ldr	r2, [pc, #216]	@ (800224c <HAL_DMA_Abort_IT+0x3b8>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d05e      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a34      	ldr	r2, [pc, #208]	@ (8002250 <HAL_DMA_Abort_IT+0x3bc>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d059      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a33      	ldr	r2, [pc, #204]	@ (8002254 <HAL_DMA_Abort_IT+0x3c0>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d054      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a31      	ldr	r2, [pc, #196]	@ (8002258 <HAL_DMA_Abort_IT+0x3c4>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d04f      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a30      	ldr	r2, [pc, #192]	@ (800225c <HAL_DMA_Abort_IT+0x3c8>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d04a      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a2e      	ldr	r2, [pc, #184]	@ (8002260 <HAL_DMA_Abort_IT+0x3cc>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d045      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a2d      	ldr	r2, [pc, #180]	@ (8002264 <HAL_DMA_Abort_IT+0x3d0>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d040      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a2b      	ldr	r2, [pc, #172]	@ (8002268 <HAL_DMA_Abort_IT+0x3d4>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d03b      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a2a      	ldr	r2, [pc, #168]	@ (800226c <HAL_DMA_Abort_IT+0x3d8>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d036      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a28      	ldr	r2, [pc, #160]	@ (8002270 <HAL_DMA_Abort_IT+0x3dc>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d031      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a27      	ldr	r2, [pc, #156]	@ (8002274 <HAL_DMA_Abort_IT+0x3e0>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d02c      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a25      	ldr	r2, [pc, #148]	@ (8002278 <HAL_DMA_Abort_IT+0x3e4>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d027      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a24      	ldr	r2, [pc, #144]	@ (800227c <HAL_DMA_Abort_IT+0x3e8>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d022      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a22      	ldr	r2, [pc, #136]	@ (8002280 <HAL_DMA_Abort_IT+0x3ec>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d01d      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a21      	ldr	r2, [pc, #132]	@ (8002284 <HAL_DMA_Abort_IT+0x3f0>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d018      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a1f      	ldr	r2, [pc, #124]	@ (8002288 <HAL_DMA_Abort_IT+0x3f4>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d013      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a1e      	ldr	r2, [pc, #120]	@ (800228c <HAL_DMA_Abort_IT+0x3f8>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d00e      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a1c      	ldr	r2, [pc, #112]	@ (8002290 <HAL_DMA_Abort_IT+0x3fc>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d009      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a1b      	ldr	r2, [pc, #108]	@ (8002294 <HAL_DMA_Abort_IT+0x400>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d004      	beq.n	8002236 <HAL_DMA_Abort_IT+0x3a2>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a19      	ldr	r2, [pc, #100]	@ (8002298 <HAL_DMA_Abort_IT+0x404>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d132      	bne.n	800229c <HAL_DMA_Abort_IT+0x408>
 8002236:	2301      	movs	r3, #1
 8002238:	e031      	b.n	800229e <HAL_DMA_Abort_IT+0x40a>
 800223a:	bf00      	nop
 800223c:	40020010 	.word	0x40020010
 8002240:	40020028 	.word	0x40020028
 8002244:	40020040 	.word	0x40020040
 8002248:	40020058 	.word	0x40020058
 800224c:	40020070 	.word	0x40020070
 8002250:	40020088 	.word	0x40020088
 8002254:	400200a0 	.word	0x400200a0
 8002258:	400200b8 	.word	0x400200b8
 800225c:	40020410 	.word	0x40020410
 8002260:	40020428 	.word	0x40020428
 8002264:	40020440 	.word	0x40020440
 8002268:	40020458 	.word	0x40020458
 800226c:	40020470 	.word	0x40020470
 8002270:	40020488 	.word	0x40020488
 8002274:	400204a0 	.word	0x400204a0
 8002278:	400204b8 	.word	0x400204b8
 800227c:	58025408 	.word	0x58025408
 8002280:	5802541c 	.word	0x5802541c
 8002284:	58025430 	.word	0x58025430
 8002288:	58025444 	.word	0x58025444
 800228c:	58025458 	.word	0x58025458
 8002290:	5802546c 	.word	0x5802546c
 8002294:	58025480 	.word	0x58025480
 8002298:	58025494 	.word	0x58025494
 800229c:	2300      	movs	r3, #0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d028      	beq.n	80022f4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022b0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022b6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022bc:	f003 031f 	and.w	r3, r3, #31
 80022c0:	2201      	movs	r2, #1
 80022c2:	409a      	lsls	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80022d0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00c      	beq.n	80022f4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022e8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80022f2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop

08002320 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b098      	sub	sp, #96	@ 0x60
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002328:	4a84      	ldr	r2, [pc, #528]	@ (800253c <HAL_FDCAN_Init+0x21c>)
 800232a:	f107 030c 	add.w	r3, r7, #12
 800232e:	4611      	mov	r1, r2
 8002330:	224c      	movs	r2, #76	@ 0x4c
 8002332:	4618      	mov	r0, r3
 8002334:	f006 fd6c 	bl	8008e10 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e1c6      	b.n	80026d0 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a7e      	ldr	r2, [pc, #504]	@ (8002540 <HAL_FDCAN_Init+0x220>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d106      	bne.n	800235a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002354:	461a      	mov	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	d106      	bne.n	8002374 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f7fe fe5c 	bl	800102c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	699a      	ldr	r2, [r3, #24]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f022 0210 	bic.w	r2, r2, #16
 8002382:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002384:	f7ff f91c 	bl	80015c0 <HAL_GetTick>
 8002388:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800238a:	e014      	b.n	80023b6 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800238c:	f7ff f918 	bl	80015c0 <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b0a      	cmp	r3, #10
 8002398:	d90d      	bls.n	80023b6 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023a0:	f043 0201 	orr.w	r2, r3, #1
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2203      	movs	r2, #3
 80023ae:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e18c      	b.n	80026d0 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	f003 0308 	and.w	r3, r3, #8
 80023c0:	2b08      	cmp	r3, #8
 80023c2:	d0e3      	beq.n	800238c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	699a      	ldr	r2, [r3, #24]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0201 	orr.w	r2, r2, #1
 80023d2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023d4:	f7ff f8f4 	bl	80015c0 <HAL_GetTick>
 80023d8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80023da:	e014      	b.n	8002406 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80023dc:	f7ff f8f0 	bl	80015c0 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	2b0a      	cmp	r3, #10
 80023e8:	d90d      	bls.n	8002406 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023f0:	f043 0201 	orr.w	r2, r3, #1
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2203      	movs	r2, #3
 80023fe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e164      	b.n	80026d0 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	f003 0301 	and.w	r3, r3, #1
 8002410:	2b00      	cmp	r3, #0
 8002412:	d0e3      	beq.n	80023dc <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	699a      	ldr	r2, [r3, #24]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f042 0202 	orr.w	r2, r2, #2
 8002422:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	7c1b      	ldrb	r3, [r3, #16]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d108      	bne.n	800243e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	699a      	ldr	r2, [r3, #24]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800243a:	619a      	str	r2, [r3, #24]
 800243c:	e007      	b.n	800244e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	699a      	ldr	r2, [r3, #24]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800244c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	7c5b      	ldrb	r3, [r3, #17]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d108      	bne.n	8002468 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	699a      	ldr	r2, [r3, #24]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002464:	619a      	str	r2, [r3, #24]
 8002466:	e007      	b.n	8002478 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	699a      	ldr	r2, [r3, #24]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002476:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	7c9b      	ldrb	r3, [r3, #18]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d108      	bne.n	8002492 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	699a      	ldr	r2, [r3, #24]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800248e:	619a      	str	r2, [r3, #24]
 8002490:	e007      	b.n	80024a2 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	699a      	ldr	r2, [r3, #24]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80024a0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	699b      	ldr	r3, [r3, #24]
 80024a8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	699a      	ldr	r2, [r3, #24]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80024c6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	691a      	ldr	r2, [r3, #16]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f022 0210 	bic.w	r2, r2, #16
 80024d6:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d108      	bne.n	80024f2 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	699a      	ldr	r2, [r3, #24]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f042 0204 	orr.w	r2, r2, #4
 80024ee:	619a      	str	r2, [r3, #24]
 80024f0:	e030      	b.n	8002554 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d02c      	beq.n	8002554 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d020      	beq.n	8002544 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	699a      	ldr	r2, [r3, #24]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002510:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	691a      	ldr	r2, [r3, #16]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f042 0210 	orr.w	r2, r2, #16
 8002520:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	2b03      	cmp	r3, #3
 8002528:	d114      	bne.n	8002554 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	699a      	ldr	r2, [r3, #24]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f042 0220 	orr.w	r2, r2, #32
 8002538:	619a      	str	r2, [r3, #24]
 800253a:	e00b      	b.n	8002554 <HAL_FDCAN_Init+0x234>
 800253c:	08008e64 	.word	0x08008e64
 8002540:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	699a      	ldr	r2, [r3, #24]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f042 0220 	orr.w	r2, r2, #32
 8002552:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	3b01      	subs	r3, #1
 800255a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	69db      	ldr	r3, [r3, #28]
 8002560:	3b01      	subs	r3, #1
 8002562:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002564:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800256c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	695b      	ldr	r3, [r3, #20]
 8002574:	3b01      	subs	r3, #1
 8002576:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800257c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800257e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002588:	d115      	bne.n	80025b6 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002594:	3b01      	subs	r3, #1
 8002596:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002598:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259e:	3b01      	subs	r3, #1
 80025a0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80025a2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025aa:	3b01      	subs	r3, #1
 80025ac:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80025b2:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80025b4:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00a      	beq.n	80025d4 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	430a      	orrs	r2, r1
 80025d0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025dc:	4413      	add	r3, r2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d011      	beq.n	8002606 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80025ea:	f023 0107 	bic.w	r1, r3, #7
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	3360      	adds	r3, #96	@ 0x60
 80025f6:	443b      	add	r3, r7
 80025f8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	430a      	orrs	r2, r1
 8002602:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260a:	2b00      	cmp	r3, #0
 800260c:	d011      	beq.n	8002632 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002616:	f023 0107 	bic.w	r1, r3, #7
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	3360      	adds	r3, #96	@ 0x60
 8002622:	443b      	add	r3, r7
 8002624:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002636:	2b00      	cmp	r3, #0
 8002638:	d012      	beq.n	8002660 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002642:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	3360      	adds	r3, #96	@ 0x60
 800264e:	443b      	add	r3, r7
 8002650:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002654:	011a      	lsls	r2, r3, #4
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002664:	2b00      	cmp	r3, #0
 8002666:	d012      	beq.n	800268e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002670:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	3360      	adds	r3, #96	@ 0x60
 800267c:	443b      	add	r3, r7
 800267e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002682:	021a      	lsls	r2, r3, #8
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a11      	ldr	r2, [pc, #68]	@ (80026d8 <HAL_FDCAN_Init+0x3b8>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d107      	bne.n	80026a8 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	689a      	ldr	r2, [r3, #8]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f022 0203 	bic.w	r2, r2, #3
 80026a6:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 f80b 	bl	80026dc <FDCAN_CalcultateRamBlockAddresses>
 80026c6:	4603      	mov	r3, r0
 80026c8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80026cc:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3760      	adds	r7, #96	@ 0x60
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	4000a000 	.word	0x4000a000

080026dc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026e8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80026f2:	4ba7      	ldr	r3, [pc, #668]	@ (8002990 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80026f4:	4013      	ands	r3, r2
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	0091      	lsls	r1, r2, #2
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	6812      	ldr	r2, [r2, #0]
 80026fe:	430b      	orrs	r3, r1
 8002700:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800270c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002714:	041a      	lsls	r2, r3, #16
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	430a      	orrs	r2, r1
 800271c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	4413      	add	r3, r2
 8002728:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002732:	4b97      	ldr	r3, [pc, #604]	@ (8002990 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002734:	4013      	ands	r3, r2
 8002736:	68ba      	ldr	r2, [r7, #8]
 8002738:	0091      	lsls	r1, r2, #2
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	6812      	ldr	r2, [r2, #0]
 800273e:	430b      	orrs	r3, r1
 8002740:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800274c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002754:	041a      	lsls	r2, r3, #16
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	430a      	orrs	r2, r1
 800275c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	4413      	add	r3, r2
 800276a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8002774:	4b86      	ldr	r3, [pc, #536]	@ (8002990 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002776:	4013      	ands	r3, r2
 8002778:	68ba      	ldr	r2, [r7, #8]
 800277a:	0091      	lsls	r1, r2, #2
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	6812      	ldr	r2, [r2, #0]
 8002780:	430b      	orrs	r3, r1
 8002782:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800278e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002796:	041a      	lsls	r2, r3, #16
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	430a      	orrs	r2, r1
 800279e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80027aa:	fb02 f303 	mul.w	r3, r2, r3
 80027ae:	68ba      	ldr	r2, [r7, #8]
 80027b0:	4413      	add	r3, r2
 80027b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80027bc:	4b74      	ldr	r3, [pc, #464]	@ (8002990 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80027be:	4013      	ands	r3, r2
 80027c0:	68ba      	ldr	r2, [r7, #8]
 80027c2:	0091      	lsls	r1, r2, #2
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6812      	ldr	r2, [r2, #0]
 80027c8:	430b      	orrs	r3, r1
 80027ca:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80027d6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027de:	041a      	lsls	r2, r3, #16
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	430a      	orrs	r2, r1
 80027e6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80027f2:	fb02 f303 	mul.w	r3, r2, r3
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	4413      	add	r3, r2
 80027fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002804:	4b62      	ldr	r3, [pc, #392]	@ (8002990 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002806:	4013      	ands	r3, r2
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	0091      	lsls	r1, r2, #2
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6812      	ldr	r2, [r2, #0]
 8002810:	430b      	orrs	r3, r1
 8002812:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800281e:	fb02 f303 	mul.w	r3, r2, r3
 8002822:	68ba      	ldr	r2, [r7, #8]
 8002824:	4413      	add	r3, r2
 8002826:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002830:	4b57      	ldr	r3, [pc, #348]	@ (8002990 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002832:	4013      	ands	r3, r2
 8002834:	68ba      	ldr	r2, [r7, #8]
 8002836:	0091      	lsls	r1, r2, #2
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	6812      	ldr	r2, [r2, #0]
 800283c:	430b      	orrs	r3, r1
 800283e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800284a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002852:	041a      	lsls	r2, r3, #16
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	430a      	orrs	r2, r1
 800285a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	68ba      	ldr	r2, [r7, #8]
 8002866:	4413      	add	r3, r2
 8002868:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002872:	4b47      	ldr	r3, [pc, #284]	@ (8002990 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002874:	4013      	ands	r3, r2
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	0091      	lsls	r1, r2, #2
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6812      	ldr	r2, [r2, #0]
 800287e:	430b      	orrs	r3, r1
 8002880:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800288c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002894:	041a      	lsls	r2, r3, #16
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	430a      	orrs	r2, r1
 800289c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80028a8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028b0:	061a      	lsls	r2, r3, #24
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	430a      	orrs	r2, r1
 80028b8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028c0:	4b34      	ldr	r3, [pc, #208]	@ (8002994 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80028c2:	4413      	add	r3, r2
 80028c4:	009a      	lsls	r2, r3, #2
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	441a      	add	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e2:	00db      	lsls	r3, r3, #3
 80028e4:	441a      	add	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f2:	6879      	ldr	r1, [r7, #4]
 80028f4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80028f6:	fb01 f303 	mul.w	r3, r1, r3
 80028fa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80028fc:	441a      	add	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800290e:	fb01 f303 	mul.w	r3, r1, r3
 8002912:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002914:	441a      	add	r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8002926:	fb01 f303 	mul.w	r3, r1, r3
 800292a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800292c:	441a      	add	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	441a      	add	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002952:	6879      	ldr	r1, [r7, #4]
 8002954:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002956:	fb01 f303 	mul.w	r3, r1, r3
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	441a      	add	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002972:	fb01 f303 	mul.w	r3, r1, r3
 8002976:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002978:	441a      	add	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002986:	4a04      	ldr	r2, [pc, #16]	@ (8002998 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d915      	bls.n	80029b8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800298c:	e006      	b.n	800299c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800298e:	bf00      	nop
 8002990:	ffff0003 	.word	0xffff0003
 8002994:	10002b00 	.word	0x10002b00
 8002998:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80029a2:	f043 0220 	orr.w	r2, r3, #32
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2203      	movs	r2, #3
 80029b0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e010      	b.n	80029da <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	e005      	b.n	80029cc <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	3304      	adds	r3, #4
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029d2:	68fa      	ldr	r2, [r7, #12]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d3f3      	bcc.n	80029c0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop

080029e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b089      	sub	sp, #36	@ 0x24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80029f2:	2300      	movs	r3, #0
 80029f4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80029f6:	4b89      	ldr	r3, [pc, #548]	@ (8002c1c <HAL_GPIO_Init+0x234>)
 80029f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80029fa:	e194      	b.n	8002d26 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	2101      	movs	r1, #1
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	fa01 f303 	lsl.w	r3, r1, r3
 8002a08:	4013      	ands	r3, r2
 8002a0a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f000 8186 	beq.w	8002d20 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f003 0303 	and.w	r3, r3, #3
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d005      	beq.n	8002a2c <HAL_GPIO_Init+0x44>
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 0303 	and.w	r3, r3, #3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d130      	bne.n	8002a8e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	2203      	movs	r2, #3
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	4013      	ands	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	68da      	ldr	r2, [r3, #12]
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	69ba      	ldr	r2, [r7, #24]
 8002a5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a62:	2201      	movs	r2, #1
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	091b      	lsrs	r3, r3, #4
 8002a78:	f003 0201 	and.w	r2, r3, #1
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	69ba      	ldr	r2, [r7, #24]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f003 0303 	and.w	r3, r3, #3
 8002a96:	2b03      	cmp	r3, #3
 8002a98:	d017      	beq.n	8002aca <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d123      	bne.n	8002b1e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	08da      	lsrs	r2, r3, #3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	3208      	adds	r2, #8
 8002ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	f003 0307 	and.w	r3, r3, #7
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	220f      	movs	r2, #15
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	4013      	ands	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	691a      	ldr	r2, [r3, #16]
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	f003 0307 	and.w	r3, r3, #7
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	08da      	lsrs	r2, r3, #3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	3208      	adds	r2, #8
 8002b18:	69b9      	ldr	r1, [r7, #24]
 8002b1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	2203      	movs	r2, #3
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	4013      	ands	r3, r2
 8002b34:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f003 0203 	and.w	r2, r3, #3
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f000 80e0 	beq.w	8002d20 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b60:	4b2f      	ldr	r3, [pc, #188]	@ (8002c20 <HAL_GPIO_Init+0x238>)
 8002b62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002b66:	4a2e      	ldr	r2, [pc, #184]	@ (8002c20 <HAL_GPIO_Init+0x238>)
 8002b68:	f043 0302 	orr.w	r3, r3, #2
 8002b6c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002b70:	4b2b      	ldr	r3, [pc, #172]	@ (8002c20 <HAL_GPIO_Init+0x238>)
 8002b72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b7e:	4a29      	ldr	r2, [pc, #164]	@ (8002c24 <HAL_GPIO_Init+0x23c>)
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	089b      	lsrs	r3, r3, #2
 8002b84:	3302      	adds	r3, #2
 8002b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	f003 0303 	and.w	r3, r3, #3
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	220f      	movs	r2, #15
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	43db      	mvns	r3, r3
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a20      	ldr	r2, [pc, #128]	@ (8002c28 <HAL_GPIO_Init+0x240>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d052      	beq.n	8002c50 <HAL_GPIO_Init+0x268>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a1f      	ldr	r2, [pc, #124]	@ (8002c2c <HAL_GPIO_Init+0x244>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d031      	beq.n	8002c16 <HAL_GPIO_Init+0x22e>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a1e      	ldr	r2, [pc, #120]	@ (8002c30 <HAL_GPIO_Init+0x248>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d02b      	beq.n	8002c12 <HAL_GPIO_Init+0x22a>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8002c34 <HAL_GPIO_Init+0x24c>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d025      	beq.n	8002c0e <HAL_GPIO_Init+0x226>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a1c      	ldr	r2, [pc, #112]	@ (8002c38 <HAL_GPIO_Init+0x250>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d01f      	beq.n	8002c0a <HAL_GPIO_Init+0x222>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a1b      	ldr	r2, [pc, #108]	@ (8002c3c <HAL_GPIO_Init+0x254>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d019      	beq.n	8002c06 <HAL_GPIO_Init+0x21e>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a1a      	ldr	r2, [pc, #104]	@ (8002c40 <HAL_GPIO_Init+0x258>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d013      	beq.n	8002c02 <HAL_GPIO_Init+0x21a>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a19      	ldr	r2, [pc, #100]	@ (8002c44 <HAL_GPIO_Init+0x25c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d00d      	beq.n	8002bfe <HAL_GPIO_Init+0x216>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a18      	ldr	r2, [pc, #96]	@ (8002c48 <HAL_GPIO_Init+0x260>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d007      	beq.n	8002bfa <HAL_GPIO_Init+0x212>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a17      	ldr	r2, [pc, #92]	@ (8002c4c <HAL_GPIO_Init+0x264>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d101      	bne.n	8002bf6 <HAL_GPIO_Init+0x20e>
 8002bf2:	2309      	movs	r3, #9
 8002bf4:	e02d      	b.n	8002c52 <HAL_GPIO_Init+0x26a>
 8002bf6:	230a      	movs	r3, #10
 8002bf8:	e02b      	b.n	8002c52 <HAL_GPIO_Init+0x26a>
 8002bfa:	2308      	movs	r3, #8
 8002bfc:	e029      	b.n	8002c52 <HAL_GPIO_Init+0x26a>
 8002bfe:	2307      	movs	r3, #7
 8002c00:	e027      	b.n	8002c52 <HAL_GPIO_Init+0x26a>
 8002c02:	2306      	movs	r3, #6
 8002c04:	e025      	b.n	8002c52 <HAL_GPIO_Init+0x26a>
 8002c06:	2305      	movs	r3, #5
 8002c08:	e023      	b.n	8002c52 <HAL_GPIO_Init+0x26a>
 8002c0a:	2304      	movs	r3, #4
 8002c0c:	e021      	b.n	8002c52 <HAL_GPIO_Init+0x26a>
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e01f      	b.n	8002c52 <HAL_GPIO_Init+0x26a>
 8002c12:	2302      	movs	r3, #2
 8002c14:	e01d      	b.n	8002c52 <HAL_GPIO_Init+0x26a>
 8002c16:	2301      	movs	r3, #1
 8002c18:	e01b      	b.n	8002c52 <HAL_GPIO_Init+0x26a>
 8002c1a:	bf00      	nop
 8002c1c:	58000080 	.word	0x58000080
 8002c20:	58024400 	.word	0x58024400
 8002c24:	58000400 	.word	0x58000400
 8002c28:	58020000 	.word	0x58020000
 8002c2c:	58020400 	.word	0x58020400
 8002c30:	58020800 	.word	0x58020800
 8002c34:	58020c00 	.word	0x58020c00
 8002c38:	58021000 	.word	0x58021000
 8002c3c:	58021400 	.word	0x58021400
 8002c40:	58021800 	.word	0x58021800
 8002c44:	58021c00 	.word	0x58021c00
 8002c48:	58022000 	.word	0x58022000
 8002c4c:	58022400 	.word	0x58022400
 8002c50:	2300      	movs	r3, #0
 8002c52:	69fa      	ldr	r2, [r7, #28]
 8002c54:	f002 0203 	and.w	r2, r2, #3
 8002c58:	0092      	lsls	r2, r2, #2
 8002c5a:	4093      	lsls	r3, r2
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c62:	4938      	ldr	r1, [pc, #224]	@ (8002d44 <HAL_GPIO_Init+0x35c>)
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	089b      	lsrs	r3, r3, #2
 8002c68:	3302      	adds	r3, #2
 8002c6a:	69ba      	ldr	r2, [r7, #24]
 8002c6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	43db      	mvns	r3, r3
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	4013      	ands	r3, r2
 8002c80:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d003      	beq.n	8002c96 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002c96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002c9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	4013      	ands	r3, r2
 8002cae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d003      	beq.n	8002cc4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002cc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	69ba      	ldr	r2, [r7, #24]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d003      	beq.n	8002cf0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	43db      	mvns	r3, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4013      	ands	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d003      	beq.n	8002d1a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	3301      	adds	r3, #1
 8002d24:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	f47f ae63 	bne.w	80029fc <HAL_GPIO_Init+0x14>
  }
}
 8002d36:	bf00      	nop
 8002d38:	bf00      	nop
 8002d3a:	3724      	adds	r7, #36	@ 0x24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr
 8002d44:	58000400 	.word	0x58000400

08002d48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	460b      	mov	r3, r1
 8002d52:	807b      	strh	r3, [r7, #2]
 8002d54:	4613      	mov	r3, r2
 8002d56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d58:	787b      	ldrb	r3, [r7, #1]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d5e:	887a      	ldrh	r2, [r7, #2]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002d64:	e003      	b.n	8002d6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002d66:	887b      	ldrh	r3, [r7, #2]
 8002d68:	041a      	lsls	r2, r3, #16
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	619a      	str	r2, [r3, #24]
}
 8002d6e:	bf00      	nop
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
	...

08002d7c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002d84:	4a08      	ldr	r2, [pc, #32]	@ (8002da8 <HAL_HSEM_FastTake+0x2c>)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	3320      	adds	r3, #32
 8002d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d8e:	4a07      	ldr	r2, [pc, #28]	@ (8002dac <HAL_HSEM_FastTake+0x30>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d101      	bne.n	8002d98 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002d94:	2300      	movs	r3, #0
 8002d96:	e000      	b.n	8002d9a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	58026400 	.word	0x58026400
 8002dac:	80000300 	.word	0x80000300

08002db0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002dba:	4906      	ldr	r1, [pc, #24]	@ (8002dd4 <HAL_HSEM_Release+0x24>)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr
 8002dd4:	58026400 	.word	0x58026400

08002dd8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002de0:	4b29      	ldr	r3, [pc, #164]	@ (8002e88 <HAL_PWREx_ConfigSupply+0xb0>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	f003 0307 	and.w	r3, r3, #7
 8002de8:	2b06      	cmp	r3, #6
 8002dea:	d00a      	beq.n	8002e02 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002dec:	4b26      	ldr	r3, [pc, #152]	@ (8002e88 <HAL_PWREx_ConfigSupply+0xb0>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002df4:	687a      	ldr	r2, [r7, #4]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d001      	beq.n	8002dfe <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e040      	b.n	8002e80 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	e03e      	b.n	8002e80 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002e02:	4b21      	ldr	r3, [pc, #132]	@ (8002e88 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002e0a:	491f      	ldr	r1, [pc, #124]	@ (8002e88 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002e12:	f7fe fbd5 	bl	80015c0 <HAL_GetTick>
 8002e16:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002e18:	e009      	b.n	8002e2e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002e1a:	f7fe fbd1 	bl	80015c0 <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e28:	d901      	bls.n	8002e2e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e028      	b.n	8002e80 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002e2e:	4b16      	ldr	r3, [pc, #88]	@ (8002e88 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e3a:	d1ee      	bne.n	8002e1a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b1e      	cmp	r3, #30
 8002e40:	d008      	beq.n	8002e54 <HAL_PWREx_ConfigSupply+0x7c>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2b2e      	cmp	r3, #46	@ 0x2e
 8002e46:	d005      	beq.n	8002e54 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b1d      	cmp	r3, #29
 8002e4c:	d002      	beq.n	8002e54 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2b2d      	cmp	r3, #45	@ 0x2d
 8002e52:	d114      	bne.n	8002e7e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002e54:	f7fe fbb4 	bl	80015c0 <HAL_GetTick>
 8002e58:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002e5a:	e009      	b.n	8002e70 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002e5c:	f7fe fbb0 	bl	80015c0 <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e6a:	d901      	bls.n	8002e70 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e007      	b.n	8002e80 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002e70:	4b05      	ldr	r3, [pc, #20]	@ (8002e88 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e7c:	d1ee      	bne.n	8002e5c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	58024800 	.word	0x58024800

08002e8c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b08c      	sub	sp, #48	@ 0x30
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d102      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	f000 bc48 	b.w	8003730 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 8088 	beq.w	8002fbe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002eae:	4b99      	ldr	r3, [pc, #612]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002eb8:	4b96      	ldr	r3, [pc, #600]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ec0:	2b10      	cmp	r3, #16
 8002ec2:	d007      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x48>
 8002ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ec6:	2b18      	cmp	r3, #24
 8002ec8:	d111      	bne.n	8002eee <HAL_RCC_OscConfig+0x62>
 8002eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ecc:	f003 0303 	and.w	r3, r3, #3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d10c      	bne.n	8002eee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ed4:	4b8f      	ldr	r3, [pc, #572]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d06d      	beq.n	8002fbc <HAL_RCC_OscConfig+0x130>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d169      	bne.n	8002fbc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	f000 bc21 	b.w	8003730 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ef6:	d106      	bne.n	8002f06 <HAL_RCC_OscConfig+0x7a>
 8002ef8:	4b86      	ldr	r3, [pc, #536]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a85      	ldr	r2, [pc, #532]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002efe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f02:	6013      	str	r3, [r2, #0]
 8002f04:	e02e      	b.n	8002f64 <HAL_RCC_OscConfig+0xd8>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d10c      	bne.n	8002f28 <HAL_RCC_OscConfig+0x9c>
 8002f0e:	4b81      	ldr	r3, [pc, #516]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a80      	ldr	r2, [pc, #512]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f18:	6013      	str	r3, [r2, #0]
 8002f1a:	4b7e      	ldr	r3, [pc, #504]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a7d      	ldr	r2, [pc, #500]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f20:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f24:	6013      	str	r3, [r2, #0]
 8002f26:	e01d      	b.n	8002f64 <HAL_RCC_OscConfig+0xd8>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f30:	d10c      	bne.n	8002f4c <HAL_RCC_OscConfig+0xc0>
 8002f32:	4b78      	ldr	r3, [pc, #480]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a77      	ldr	r2, [pc, #476]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f3c:	6013      	str	r3, [r2, #0]
 8002f3e:	4b75      	ldr	r3, [pc, #468]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a74      	ldr	r2, [pc, #464]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f48:	6013      	str	r3, [r2, #0]
 8002f4a:	e00b      	b.n	8002f64 <HAL_RCC_OscConfig+0xd8>
 8002f4c:	4b71      	ldr	r3, [pc, #452]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a70      	ldr	r2, [pc, #448]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f56:	6013      	str	r3, [r2, #0]
 8002f58:	4b6e      	ldr	r3, [pc, #440]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a6d      	ldr	r2, [pc, #436]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d013      	beq.n	8002f94 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f6c:	f7fe fb28 	bl	80015c0 <HAL_GetTick>
 8002f70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f74:	f7fe fb24 	bl	80015c0 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b64      	cmp	r3, #100	@ 0x64
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e3d4      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f86:	4b63      	ldr	r3, [pc, #396]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d0f0      	beq.n	8002f74 <HAL_RCC_OscConfig+0xe8>
 8002f92:	e014      	b.n	8002fbe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f94:	f7fe fb14 	bl	80015c0 <HAL_GetTick>
 8002f98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f9a:	e008      	b.n	8002fae <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f9c:	f7fe fb10 	bl	80015c0 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b64      	cmp	r3, #100	@ 0x64
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e3c0      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002fae:	4b59      	ldr	r3, [pc, #356]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1f0      	bne.n	8002f9c <HAL_RCC_OscConfig+0x110>
 8002fba:	e000      	b.n	8002fbe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	f000 80ca 	beq.w	8003160 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fcc:	4b51      	ldr	r3, [pc, #324]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002fd4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002fd6:	4b4f      	ldr	r3, [pc, #316]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fda:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002fdc:	6a3b      	ldr	r3, [r7, #32]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d007      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x166>
 8002fe2:	6a3b      	ldr	r3, [r7, #32]
 8002fe4:	2b18      	cmp	r3, #24
 8002fe6:	d156      	bne.n	8003096 <HAL_RCC_OscConfig+0x20a>
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f003 0303 	and.w	r3, r3, #3
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d151      	bne.n	8003096 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ff2:	4b48      	ldr	r3, [pc, #288]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0304 	and.w	r3, r3, #4
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d005      	beq.n	800300a <HAL_RCC_OscConfig+0x17e>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e392      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800300a:	4b42      	ldr	r3, [pc, #264]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f023 0219 	bic.w	r2, r3, #25
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	493f      	ldr	r1, [pc, #252]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8003018:	4313      	orrs	r3, r2
 800301a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301c:	f7fe fad0 	bl	80015c0 <HAL_GetTick>
 8003020:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003024:	f7fe facc 	bl	80015c0 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e37c      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003036:	4b37      	ldr	r3, [pc, #220]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0304 	and.w	r3, r3, #4
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0f0      	beq.n	8003024 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003042:	f7fe faed 	bl	8001620 <HAL_GetREVID>
 8003046:	4603      	mov	r3, r0
 8003048:	f241 0203 	movw	r2, #4099	@ 0x1003
 800304c:	4293      	cmp	r3, r2
 800304e:	d817      	bhi.n	8003080 <HAL_RCC_OscConfig+0x1f4>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	2b40      	cmp	r3, #64	@ 0x40
 8003056:	d108      	bne.n	800306a <HAL_RCC_OscConfig+0x1de>
 8003058:	4b2e      	ldr	r3, [pc, #184]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003060:	4a2c      	ldr	r2, [pc, #176]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8003062:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003066:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003068:	e07a      	b.n	8003160 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800306a:	4b2a      	ldr	r3, [pc, #168]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	031b      	lsls	r3, r3, #12
 8003078:	4926      	ldr	r1, [pc, #152]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 800307a:	4313      	orrs	r3, r2
 800307c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800307e:	e06f      	b.n	8003160 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003080:	4b24      	ldr	r3, [pc, #144]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	061b      	lsls	r3, r3, #24
 800308e:	4921      	ldr	r1, [pc, #132]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8003090:	4313      	orrs	r3, r2
 8003092:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003094:	e064      	b.n	8003160 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d047      	beq.n	800312e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800309e:	4b1d      	ldr	r3, [pc, #116]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f023 0219 	bic.w	r2, r3, #25
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	491a      	ldr	r1, [pc, #104]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b0:	f7fe fa86 	bl	80015c0 <HAL_GetTick>
 80030b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030b6:	e008      	b.n	80030ca <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030b8:	f7fe fa82 	bl	80015c0 <HAL_GetTick>
 80030bc:	4602      	mov	r2, r0
 80030be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d901      	bls.n	80030ca <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e332      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030ca:	4b12      	ldr	r3, [pc, #72]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0304 	and.w	r3, r3, #4
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d0f0      	beq.n	80030b8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030d6:	f7fe faa3 	bl	8001620 <HAL_GetREVID>
 80030da:	4603      	mov	r3, r0
 80030dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d819      	bhi.n	8003118 <HAL_RCC_OscConfig+0x28c>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	2b40      	cmp	r3, #64	@ 0x40
 80030ea:	d108      	bne.n	80030fe <HAL_RCC_OscConfig+0x272>
 80030ec:	4b09      	ldr	r3, [pc, #36]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80030f4:	4a07      	ldr	r2, [pc, #28]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 80030f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030fa:	6053      	str	r3, [r2, #4]
 80030fc:	e030      	b.n	8003160 <HAL_RCC_OscConfig+0x2d4>
 80030fe:	4b05      	ldr	r3, [pc, #20]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	031b      	lsls	r3, r3, #12
 800310c:	4901      	ldr	r1, [pc, #4]	@ (8003114 <HAL_RCC_OscConfig+0x288>)
 800310e:	4313      	orrs	r3, r2
 8003110:	604b      	str	r3, [r1, #4]
 8003112:	e025      	b.n	8003160 <HAL_RCC_OscConfig+0x2d4>
 8003114:	58024400 	.word	0x58024400
 8003118:	4b9a      	ldr	r3, [pc, #616]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	691b      	ldr	r3, [r3, #16]
 8003124:	061b      	lsls	r3, r3, #24
 8003126:	4997      	ldr	r1, [pc, #604]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003128:	4313      	orrs	r3, r2
 800312a:	604b      	str	r3, [r1, #4]
 800312c:	e018      	b.n	8003160 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800312e:	4b95      	ldr	r3, [pc, #596]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a94      	ldr	r2, [pc, #592]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003134:	f023 0301 	bic.w	r3, r3, #1
 8003138:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313a:	f7fe fa41 	bl	80015c0 <HAL_GetTick>
 800313e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003140:	e008      	b.n	8003154 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003142:	f7fe fa3d 	bl	80015c0 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e2ed      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003154:	4b8b      	ldr	r3, [pc, #556]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	2b00      	cmp	r3, #0
 800315e:	d1f0      	bne.n	8003142 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0310 	and.w	r3, r3, #16
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 80a9 	beq.w	80032c0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800316e:	4b85      	ldr	r3, [pc, #532]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003176:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003178:	4b82      	ldr	r3, [pc, #520]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 800317a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800317c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	2b08      	cmp	r3, #8
 8003182:	d007      	beq.n	8003194 <HAL_RCC_OscConfig+0x308>
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	2b18      	cmp	r3, #24
 8003188:	d13a      	bne.n	8003200 <HAL_RCC_OscConfig+0x374>
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f003 0303 	and.w	r3, r3, #3
 8003190:	2b01      	cmp	r3, #1
 8003192:	d135      	bne.n	8003200 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003194:	4b7b      	ldr	r3, [pc, #492]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <HAL_RCC_OscConfig+0x320>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	69db      	ldr	r3, [r3, #28]
 80031a4:	2b80      	cmp	r3, #128	@ 0x80
 80031a6:	d001      	beq.n	80031ac <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e2c1      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80031ac:	f7fe fa38 	bl	8001620 <HAL_GetREVID>
 80031b0:	4603      	mov	r3, r0
 80031b2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d817      	bhi.n	80031ea <HAL_RCC_OscConfig+0x35e>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	2b20      	cmp	r3, #32
 80031c0:	d108      	bne.n	80031d4 <HAL_RCC_OscConfig+0x348>
 80031c2:	4b70      	ldr	r3, [pc, #448]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80031ca:	4a6e      	ldr	r2, [pc, #440]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 80031cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80031d0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80031d2:	e075      	b.n	80032c0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80031d4:	4b6b      	ldr	r3, [pc, #428]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a1b      	ldr	r3, [r3, #32]
 80031e0:	069b      	lsls	r3, r3, #26
 80031e2:	4968      	ldr	r1, [pc, #416]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80031e8:	e06a      	b.n	80032c0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80031ea:	4b66      	ldr	r3, [pc, #408]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	061b      	lsls	r3, r3, #24
 80031f8:	4962      	ldr	r1, [pc, #392]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80031fe:	e05f      	b.n	80032c0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	69db      	ldr	r3, [r3, #28]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d042      	beq.n	800328e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003208:	4b5e      	ldr	r3, [pc, #376]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a5d      	ldr	r2, [pc, #372]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 800320e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003212:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003214:	f7fe f9d4 	bl	80015c0 <HAL_GetTick>
 8003218:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800321a:	e008      	b.n	800322e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800321c:	f7fe f9d0 	bl	80015c0 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b02      	cmp	r3, #2
 8003228:	d901      	bls.n	800322e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e280      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800322e:	4b55      	ldr	r3, [pc, #340]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003236:	2b00      	cmp	r3, #0
 8003238:	d0f0      	beq.n	800321c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800323a:	f7fe f9f1 	bl	8001620 <HAL_GetREVID>
 800323e:	4603      	mov	r3, r0
 8003240:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003244:	4293      	cmp	r3, r2
 8003246:	d817      	bhi.n	8003278 <HAL_RCC_OscConfig+0x3ec>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	2b20      	cmp	r3, #32
 800324e:	d108      	bne.n	8003262 <HAL_RCC_OscConfig+0x3d6>
 8003250:	4b4c      	ldr	r3, [pc, #304]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003258:	4a4a      	ldr	r2, [pc, #296]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 800325a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800325e:	6053      	str	r3, [r2, #4]
 8003260:	e02e      	b.n	80032c0 <HAL_RCC_OscConfig+0x434>
 8003262:	4b48      	ldr	r3, [pc, #288]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	069b      	lsls	r3, r3, #26
 8003270:	4944      	ldr	r1, [pc, #272]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003272:	4313      	orrs	r3, r2
 8003274:	604b      	str	r3, [r1, #4]
 8003276:	e023      	b.n	80032c0 <HAL_RCC_OscConfig+0x434>
 8003278:	4b42      	ldr	r3, [pc, #264]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	061b      	lsls	r3, r3, #24
 8003286:	493f      	ldr	r1, [pc, #252]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003288:	4313      	orrs	r3, r2
 800328a:	60cb      	str	r3, [r1, #12]
 800328c:	e018      	b.n	80032c0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800328e:	4b3d      	ldr	r3, [pc, #244]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a3c      	ldr	r2, [pc, #240]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003294:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003298:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329a:	f7fe f991 	bl	80015c0 <HAL_GetTick>
 800329e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80032a0:	e008      	b.n	80032b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80032a2:	f7fe f98d 	bl	80015c0 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e23d      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80032b4:	4b33      	ldr	r3, [pc, #204]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1f0      	bne.n	80032a2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0308 	and.w	r3, r3, #8
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d036      	beq.n	800333a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d019      	beq.n	8003308 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 80032d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032d8:	4a2a      	ldr	r2, [pc, #168]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 80032da:	f043 0301 	orr.w	r3, r3, #1
 80032de:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e0:	f7fe f96e 	bl	80015c0 <HAL_GetTick>
 80032e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80032e6:	e008      	b.n	80032fa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e8:	f7fe f96a 	bl	80015c0 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e21a      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80032fa:	4b22      	ldr	r3, [pc, #136]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 80032fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d0f0      	beq.n	80032e8 <HAL_RCC_OscConfig+0x45c>
 8003306:	e018      	b.n	800333a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003308:	4b1e      	ldr	r3, [pc, #120]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 800330a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800330c:	4a1d      	ldr	r2, [pc, #116]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 800330e:	f023 0301 	bic.w	r3, r3, #1
 8003312:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003314:	f7fe f954 	bl	80015c0 <HAL_GetTick>
 8003318:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800331c:	f7fe f950 	bl	80015c0 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b02      	cmp	r3, #2
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e200      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800332e:	4b15      	ldr	r3, [pc, #84]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1f0      	bne.n	800331c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0320 	and.w	r3, r3, #32
 8003342:	2b00      	cmp	r3, #0
 8003344:	d039      	beq.n	80033ba <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d01c      	beq.n	8003388 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800334e:	4b0d      	ldr	r3, [pc, #52]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a0c      	ldr	r2, [pc, #48]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003354:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003358:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800335a:	f7fe f931 	bl	80015c0 <HAL_GetTick>
 800335e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003360:	e008      	b.n	8003374 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003362:	f7fe f92d 	bl	80015c0 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d901      	bls.n	8003374 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e1dd      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003374:	4b03      	ldr	r3, [pc, #12]	@ (8003384 <HAL_RCC_OscConfig+0x4f8>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d0f0      	beq.n	8003362 <HAL_RCC_OscConfig+0x4d6>
 8003380:	e01b      	b.n	80033ba <HAL_RCC_OscConfig+0x52e>
 8003382:	bf00      	nop
 8003384:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003388:	4b9b      	ldr	r3, [pc, #620]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a9a      	ldr	r2, [pc, #616]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800338e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003392:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003394:	f7fe f914 	bl	80015c0 <HAL_GetTick>
 8003398:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800339c:	f7fe f910 	bl	80015c0 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e1c0      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80033ae:	4b92      	ldr	r3, [pc, #584]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f0      	bne.n	800339c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0304 	and.w	r3, r3, #4
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	f000 8081 	beq.w	80034ca <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80033c8:	4b8c      	ldr	r3, [pc, #560]	@ (80035fc <HAL_RCC_OscConfig+0x770>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a8b      	ldr	r2, [pc, #556]	@ (80035fc <HAL_RCC_OscConfig+0x770>)
 80033ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033d4:	f7fe f8f4 	bl	80015c0 <HAL_GetTick>
 80033d8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033dc:	f7fe f8f0 	bl	80015c0 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b64      	cmp	r3, #100	@ 0x64
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e1a0      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033ee:	4b83      	ldr	r3, [pc, #524]	@ (80035fc <HAL_RCC_OscConfig+0x770>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d0f0      	beq.n	80033dc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d106      	bne.n	8003410 <HAL_RCC_OscConfig+0x584>
 8003402:	4b7d      	ldr	r3, [pc, #500]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003406:	4a7c      	ldr	r2, [pc, #496]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003408:	f043 0301 	orr.w	r3, r3, #1
 800340c:	6713      	str	r3, [r2, #112]	@ 0x70
 800340e:	e02d      	b.n	800346c <HAL_RCC_OscConfig+0x5e0>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d10c      	bne.n	8003432 <HAL_RCC_OscConfig+0x5a6>
 8003418:	4b77      	ldr	r3, [pc, #476]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800341a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800341c:	4a76      	ldr	r2, [pc, #472]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800341e:	f023 0301 	bic.w	r3, r3, #1
 8003422:	6713      	str	r3, [r2, #112]	@ 0x70
 8003424:	4b74      	ldr	r3, [pc, #464]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003428:	4a73      	ldr	r2, [pc, #460]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800342a:	f023 0304 	bic.w	r3, r3, #4
 800342e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003430:	e01c      	b.n	800346c <HAL_RCC_OscConfig+0x5e0>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	2b05      	cmp	r3, #5
 8003438:	d10c      	bne.n	8003454 <HAL_RCC_OscConfig+0x5c8>
 800343a:	4b6f      	ldr	r3, [pc, #444]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800343c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800343e:	4a6e      	ldr	r2, [pc, #440]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003440:	f043 0304 	orr.w	r3, r3, #4
 8003444:	6713      	str	r3, [r2, #112]	@ 0x70
 8003446:	4b6c      	ldr	r3, [pc, #432]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800344a:	4a6b      	ldr	r2, [pc, #428]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800344c:	f043 0301 	orr.w	r3, r3, #1
 8003450:	6713      	str	r3, [r2, #112]	@ 0x70
 8003452:	e00b      	b.n	800346c <HAL_RCC_OscConfig+0x5e0>
 8003454:	4b68      	ldr	r3, [pc, #416]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003456:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003458:	4a67      	ldr	r2, [pc, #412]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800345a:	f023 0301 	bic.w	r3, r3, #1
 800345e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003460:	4b65      	ldr	r3, [pc, #404]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003464:	4a64      	ldr	r2, [pc, #400]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003466:	f023 0304 	bic.w	r3, r3, #4
 800346a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d015      	beq.n	80034a0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003474:	f7fe f8a4 	bl	80015c0 <HAL_GetTick>
 8003478:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800347a:	e00a      	b.n	8003492 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800347c:	f7fe f8a0 	bl	80015c0 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800348a:	4293      	cmp	r3, r2
 800348c:	d901      	bls.n	8003492 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e14e      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003492:	4b59      	ldr	r3, [pc, #356]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003494:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d0ee      	beq.n	800347c <HAL_RCC_OscConfig+0x5f0>
 800349e:	e014      	b.n	80034ca <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034a0:	f7fe f88e 	bl	80015c0 <HAL_GetTick>
 80034a4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80034a6:	e00a      	b.n	80034be <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034a8:	f7fe f88a 	bl	80015c0 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e138      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80034be:	4b4e      	ldr	r3, [pc, #312]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80034c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d1ee      	bne.n	80034a8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f000 812d 	beq.w	800372e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80034d4:	4b48      	ldr	r3, [pc, #288]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80034d6:	691b      	ldr	r3, [r3, #16]
 80034d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034dc:	2b18      	cmp	r3, #24
 80034de:	f000 80bd 	beq.w	800365c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	f040 809e 	bne.w	8003628 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ec:	4b42      	ldr	r3, [pc, #264]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a41      	ldr	r2, [pc, #260]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80034f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f8:	f7fe f862 	bl	80015c0 <HAL_GetTick>
 80034fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034fe:	e008      	b.n	8003512 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003500:	f7fe f85e 	bl	80015c0 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b02      	cmp	r3, #2
 800350c:	d901      	bls.n	8003512 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e10e      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003512:	4b39      	ldr	r3, [pc, #228]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1f0      	bne.n	8003500 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800351e:	4b36      	ldr	r3, [pc, #216]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003520:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003522:	4b37      	ldr	r3, [pc, #220]	@ (8003600 <HAL_RCC_OscConfig+0x774>)
 8003524:	4013      	ands	r3, r2
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800352e:	0112      	lsls	r2, r2, #4
 8003530:	430a      	orrs	r2, r1
 8003532:	4931      	ldr	r1, [pc, #196]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003534:	4313      	orrs	r3, r2
 8003536:	628b      	str	r3, [r1, #40]	@ 0x28
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353c:	3b01      	subs	r3, #1
 800353e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003546:	3b01      	subs	r3, #1
 8003548:	025b      	lsls	r3, r3, #9
 800354a:	b29b      	uxth	r3, r3
 800354c:	431a      	orrs	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003552:	3b01      	subs	r3, #1
 8003554:	041b      	lsls	r3, r3, #16
 8003556:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003560:	3b01      	subs	r3, #1
 8003562:	061b      	lsls	r3, r3, #24
 8003564:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003568:	4923      	ldr	r1, [pc, #140]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800356a:	4313      	orrs	r3, r2
 800356c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800356e:	4b22      	ldr	r3, [pc, #136]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003572:	4a21      	ldr	r2, [pc, #132]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003574:	f023 0301 	bic.w	r3, r3, #1
 8003578:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800357a:	4b1f      	ldr	r3, [pc, #124]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800357c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800357e:	4b21      	ldr	r3, [pc, #132]	@ (8003604 <HAL_RCC_OscConfig+0x778>)
 8003580:	4013      	ands	r3, r2
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003586:	00d2      	lsls	r2, r2, #3
 8003588:	491b      	ldr	r1, [pc, #108]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800358a:	4313      	orrs	r3, r2
 800358c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800358e:	4b1a      	ldr	r3, [pc, #104]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 8003590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003592:	f023 020c 	bic.w	r2, r3, #12
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359a:	4917      	ldr	r1, [pc, #92]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 800359c:	4313      	orrs	r3, r2
 800359e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80035a0:	4b15      	ldr	r3, [pc, #84]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a4:	f023 0202 	bic.w	r2, r3, #2
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ac:	4912      	ldr	r1, [pc, #72]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80035b2:	4b11      	ldr	r3, [pc, #68]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b6:	4a10      	ldr	r2, [pc, #64]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035be:	4b0e      	ldr	r3, [pc, #56]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c2:	4a0d      	ldr	r2, [pc, #52]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80035ca:	4b0b      	ldr	r3, [pc, #44]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ce:	4a0a      	ldr	r2, [pc, #40]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80035d6:	4b08      	ldr	r3, [pc, #32]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035da:	4a07      	ldr	r2, [pc, #28]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035dc:	f043 0301 	orr.w	r3, r3, #1
 80035e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035e2:	4b05      	ldr	r3, [pc, #20]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a04      	ldr	r2, [pc, #16]	@ (80035f8 <HAL_RCC_OscConfig+0x76c>)
 80035e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ee:	f7fd ffe7 	bl	80015c0 <HAL_GetTick>
 80035f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80035f4:	e011      	b.n	800361a <HAL_RCC_OscConfig+0x78e>
 80035f6:	bf00      	nop
 80035f8:	58024400 	.word	0x58024400
 80035fc:	58024800 	.word	0x58024800
 8003600:	fffffc0c 	.word	0xfffffc0c
 8003604:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003608:	f7fd ffda 	bl	80015c0 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e08a      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800361a:	4b47      	ldr	r3, [pc, #284]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0f0      	beq.n	8003608 <HAL_RCC_OscConfig+0x77c>
 8003626:	e082      	b.n	800372e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003628:	4b43      	ldr	r3, [pc, #268]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a42      	ldr	r2, [pc, #264]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 800362e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003632:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003634:	f7fd ffc4 	bl	80015c0 <HAL_GetTick>
 8003638:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800363a:	e008      	b.n	800364e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800363c:	f7fd ffc0 	bl	80015c0 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b02      	cmp	r3, #2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e070      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800364e:	4b3a      	ldr	r3, [pc, #232]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1f0      	bne.n	800363c <HAL_RCC_OscConfig+0x7b0>
 800365a:	e068      	b.n	800372e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800365c:	4b36      	ldr	r3, [pc, #216]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 800365e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003660:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003662:	4b35      	ldr	r3, [pc, #212]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 8003664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003666:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366c:	2b01      	cmp	r3, #1
 800366e:	d031      	beq.n	80036d4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	f003 0203 	and.w	r2, r3, #3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800367a:	429a      	cmp	r2, r3
 800367c:	d12a      	bne.n	80036d4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	091b      	lsrs	r3, r3, #4
 8003682:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800368a:	429a      	cmp	r2, r3
 800368c:	d122      	bne.n	80036d4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003698:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800369a:	429a      	cmp	r2, r3
 800369c:	d11a      	bne.n	80036d4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	0a5b      	lsrs	r3, r3, #9
 80036a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036aa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d111      	bne.n	80036d4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	0c1b      	lsrs	r3, r3, #16
 80036b4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036bc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80036be:	429a      	cmp	r2, r3
 80036c0:	d108      	bne.n	80036d4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	0e1b      	lsrs	r3, r3, #24
 80036c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ce:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d001      	beq.n	80036d8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e02b      	b.n	8003730 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80036d8:	4b17      	ldr	r3, [pc, #92]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 80036da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036dc:	08db      	lsrs	r3, r3, #3
 80036de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80036e2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d01f      	beq.n	800372e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80036ee:	4b12      	ldr	r3, [pc, #72]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 80036f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f2:	4a11      	ldr	r2, [pc, #68]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 80036f4:	f023 0301 	bic.w	r3, r3, #1
 80036f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036fa:	f7fd ff61 	bl	80015c0 <HAL_GetTick>
 80036fe:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003700:	bf00      	nop
 8003702:	f7fd ff5d 	bl	80015c0 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370a:	4293      	cmp	r3, r2
 800370c:	d0f9      	beq.n	8003702 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800370e:	4b0a      	ldr	r3, [pc, #40]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 8003710:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003712:	4b0a      	ldr	r3, [pc, #40]	@ (800373c <HAL_RCC_OscConfig+0x8b0>)
 8003714:	4013      	ands	r3, r2
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800371a:	00d2      	lsls	r2, r2, #3
 800371c:	4906      	ldr	r1, [pc, #24]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 800371e:	4313      	orrs	r3, r2
 8003720:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003722:	4b05      	ldr	r3, [pc, #20]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 8003724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003726:	4a04      	ldr	r2, [pc, #16]	@ (8003738 <HAL_RCC_OscConfig+0x8ac>)
 8003728:	f043 0301 	orr.w	r3, r3, #1
 800372c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3730      	adds	r7, #48	@ 0x30
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	58024400 	.word	0x58024400
 800373c:	ffff0007 	.word	0xffff0007

08003740 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e19c      	b.n	8003a8e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003754:	4b8a      	ldr	r3, [pc, #552]	@ (8003980 <HAL_RCC_ClockConfig+0x240>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 030f 	and.w	r3, r3, #15
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	429a      	cmp	r2, r3
 8003760:	d910      	bls.n	8003784 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003762:	4b87      	ldr	r3, [pc, #540]	@ (8003980 <HAL_RCC_ClockConfig+0x240>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f023 020f 	bic.w	r2, r3, #15
 800376a:	4985      	ldr	r1, [pc, #532]	@ (8003980 <HAL_RCC_ClockConfig+0x240>)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	4313      	orrs	r3, r2
 8003770:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003772:	4b83      	ldr	r3, [pc, #524]	@ (8003980 <HAL_RCC_ClockConfig+0x240>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 030f 	and.w	r3, r3, #15
 800377a:	683a      	ldr	r2, [r7, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d001      	beq.n	8003784 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e184      	b.n	8003a8e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0304 	and.w	r3, r3, #4
 800378c:	2b00      	cmp	r3, #0
 800378e:	d010      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	691a      	ldr	r2, [r3, #16]
 8003794:	4b7b      	ldr	r3, [pc, #492]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800379c:	429a      	cmp	r2, r3
 800379e:	d908      	bls.n	80037b2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80037a0:	4b78      	ldr	r3, [pc, #480]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	4975      	ldr	r1, [pc, #468]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0308 	and.w	r3, r3, #8
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d010      	beq.n	80037e0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	695a      	ldr	r2, [r3, #20]
 80037c2:	4b70      	ldr	r3, [pc, #448]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d908      	bls.n	80037e0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80037ce:	4b6d      	ldr	r3, [pc, #436]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80037d0:	69db      	ldr	r3, [r3, #28]
 80037d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	496a      	ldr	r1, [pc, #424]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0310 	and.w	r3, r3, #16
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d010      	beq.n	800380e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	699a      	ldr	r2, [r3, #24]
 80037f0:	4b64      	ldr	r3, [pc, #400]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80037f2:	69db      	ldr	r3, [r3, #28]
 80037f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d908      	bls.n	800380e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80037fc:	4b61      	ldr	r3, [pc, #388]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80037fe:	69db      	ldr	r3, [r3, #28]
 8003800:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	699b      	ldr	r3, [r3, #24]
 8003808:	495e      	ldr	r1, [pc, #376]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 800380a:	4313      	orrs	r3, r2
 800380c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0320 	and.w	r3, r3, #32
 8003816:	2b00      	cmp	r3, #0
 8003818:	d010      	beq.n	800383c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	69da      	ldr	r2, [r3, #28]
 800381e:	4b59      	ldr	r3, [pc, #356]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 8003820:	6a1b      	ldr	r3, [r3, #32]
 8003822:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003826:	429a      	cmp	r2, r3
 8003828:	d908      	bls.n	800383c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800382a:	4b56      	ldr	r3, [pc, #344]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 800382c:	6a1b      	ldr	r3, [r3, #32]
 800382e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	69db      	ldr	r3, [r3, #28]
 8003836:	4953      	ldr	r1, [pc, #332]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 8003838:	4313      	orrs	r3, r2
 800383a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0302 	and.w	r3, r3, #2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d010      	beq.n	800386a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	68da      	ldr	r2, [r3, #12]
 800384c:	4b4d      	ldr	r3, [pc, #308]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	f003 030f 	and.w	r3, r3, #15
 8003854:	429a      	cmp	r2, r3
 8003856:	d908      	bls.n	800386a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003858:	4b4a      	ldr	r3, [pc, #296]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 800385a:	699b      	ldr	r3, [r3, #24]
 800385c:	f023 020f 	bic.w	r2, r3, #15
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	4947      	ldr	r1, [pc, #284]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 8003866:	4313      	orrs	r3, r2
 8003868:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0301 	and.w	r3, r3, #1
 8003872:	2b00      	cmp	r3, #0
 8003874:	d055      	beq.n	8003922 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003876:	4b43      	ldr	r3, [pc, #268]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	4940      	ldr	r1, [pc, #256]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 8003884:	4313      	orrs	r3, r2
 8003886:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	2b02      	cmp	r3, #2
 800388e:	d107      	bne.n	80038a0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003890:	4b3c      	ldr	r3, [pc, #240]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d121      	bne.n	80038e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e0f6      	b.n	8003a8e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2b03      	cmp	r3, #3
 80038a6:	d107      	bne.n	80038b8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80038a8:	4b36      	ldr	r3, [pc, #216]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d115      	bne.n	80038e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e0ea      	b.n	8003a8e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d107      	bne.n	80038d0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80038c0:	4b30      	ldr	r3, [pc, #192]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d109      	bne.n	80038e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e0de      	b.n	8003a8e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038d0:	4b2c      	ldr	r3, [pc, #176]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0304 	and.w	r3, r3, #4
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d101      	bne.n	80038e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e0d6      	b.n	8003a8e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038e0:	4b28      	ldr	r3, [pc, #160]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	f023 0207 	bic.w	r2, r3, #7
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	4925      	ldr	r1, [pc, #148]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038f2:	f7fd fe65 	bl	80015c0 <HAL_GetTick>
 80038f6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f8:	e00a      	b.n	8003910 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038fa:	f7fd fe61 	bl	80015c0 <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003908:	4293      	cmp	r3, r2
 800390a:	d901      	bls.n	8003910 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e0be      	b.n	8003a8e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003910:	4b1c      	ldr	r3, [pc, #112]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	00db      	lsls	r3, r3, #3
 800391e:	429a      	cmp	r2, r3
 8003920:	d1eb      	bne.n	80038fa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d010      	beq.n	8003950 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	68da      	ldr	r2, [r3, #12]
 8003932:	4b14      	ldr	r3, [pc, #80]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	f003 030f 	and.w	r3, r3, #15
 800393a:	429a      	cmp	r2, r3
 800393c:	d208      	bcs.n	8003950 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800393e:	4b11      	ldr	r3, [pc, #68]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	f023 020f 	bic.w	r2, r3, #15
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	490e      	ldr	r1, [pc, #56]	@ (8003984 <HAL_RCC_ClockConfig+0x244>)
 800394c:	4313      	orrs	r3, r2
 800394e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003950:	4b0b      	ldr	r3, [pc, #44]	@ (8003980 <HAL_RCC_ClockConfig+0x240>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 030f 	and.w	r3, r3, #15
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	429a      	cmp	r2, r3
 800395c:	d214      	bcs.n	8003988 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800395e:	4b08      	ldr	r3, [pc, #32]	@ (8003980 <HAL_RCC_ClockConfig+0x240>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f023 020f 	bic.w	r2, r3, #15
 8003966:	4906      	ldr	r1, [pc, #24]	@ (8003980 <HAL_RCC_ClockConfig+0x240>)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	4313      	orrs	r3, r2
 800396c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800396e:	4b04      	ldr	r3, [pc, #16]	@ (8003980 <HAL_RCC_ClockConfig+0x240>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 030f 	and.w	r3, r3, #15
 8003976:	683a      	ldr	r2, [r7, #0]
 8003978:	429a      	cmp	r2, r3
 800397a:	d005      	beq.n	8003988 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e086      	b.n	8003a8e <HAL_RCC_ClockConfig+0x34e>
 8003980:	52002000 	.word	0x52002000
 8003984:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	d010      	beq.n	80039b6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	691a      	ldr	r2, [r3, #16]
 8003998:	4b3f      	ldr	r3, [pc, #252]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d208      	bcs.n	80039b6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80039a4:	4b3c      	ldr	r3, [pc, #240]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	4939      	ldr	r1, [pc, #228]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d010      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	695a      	ldr	r2, [r3, #20]
 80039c6:	4b34      	ldr	r3, [pc, #208]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d208      	bcs.n	80039e4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80039d2:	4b31      	ldr	r3, [pc, #196]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 80039d4:	69db      	ldr	r3, [r3, #28]
 80039d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	492e      	ldr	r1, [pc, #184]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0310 	and.w	r3, r3, #16
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d010      	beq.n	8003a12 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	699a      	ldr	r2, [r3, #24]
 80039f4:	4b28      	ldr	r3, [pc, #160]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 80039f6:	69db      	ldr	r3, [r3, #28]
 80039f8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d208      	bcs.n	8003a12 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003a00:	4b25      	ldr	r3, [pc, #148]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 8003a02:	69db      	ldr	r3, [r3, #28]
 8003a04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	4922      	ldr	r1, [pc, #136]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0320 	and.w	r3, r3, #32
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d010      	beq.n	8003a40 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69da      	ldr	r2, [r3, #28]
 8003a22:	4b1d      	ldr	r3, [pc, #116]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d208      	bcs.n	8003a40 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	69db      	ldr	r3, [r3, #28]
 8003a3a:	4917      	ldr	r1, [pc, #92]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003a40:	f000 f834 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 8003a44:	4602      	mov	r2, r0
 8003a46:	4b14      	ldr	r3, [pc, #80]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	0a1b      	lsrs	r3, r3, #8
 8003a4c:	f003 030f 	and.w	r3, r3, #15
 8003a50:	4912      	ldr	r1, [pc, #72]	@ (8003a9c <HAL_RCC_ClockConfig+0x35c>)
 8003a52:	5ccb      	ldrb	r3, [r1, r3]
 8003a54:	f003 031f 	and.w	r3, r3, #31
 8003a58:	fa22 f303 	lsr.w	r3, r2, r3
 8003a5c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8003a98 <HAL_RCC_ClockConfig+0x358>)
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	4a0d      	ldr	r2, [pc, #52]	@ (8003a9c <HAL_RCC_ClockConfig+0x35c>)
 8003a68:	5cd3      	ldrb	r3, [r2, r3]
 8003a6a:	f003 031f 	and.w	r3, r3, #31
 8003a6e:	693a      	ldr	r2, [r7, #16]
 8003a70:	fa22 f303 	lsr.w	r3, r2, r3
 8003a74:	4a0a      	ldr	r2, [pc, #40]	@ (8003aa0 <HAL_RCC_ClockConfig+0x360>)
 8003a76:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003a78:	4a0a      	ldr	r2, [pc, #40]	@ (8003aa4 <HAL_RCC_ClockConfig+0x364>)
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8003aa8 <HAL_RCC_ClockConfig+0x368>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7fd fd52 	bl	800152c <HAL_InitTick>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3718      	adds	r7, #24
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	58024400 	.word	0x58024400
 8003a9c:	08008eb0 	.word	0x08008eb0
 8003aa0:	24000004 	.word	0x24000004
 8003aa4:	24000000 	.word	0x24000000
 8003aa8:	24000008 	.word	0x24000008

08003aac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b089      	sub	sp, #36	@ 0x24
 8003ab0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ab2:	4bb3      	ldr	r3, [pc, #716]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003aba:	2b18      	cmp	r3, #24
 8003abc:	f200 8155 	bhi.w	8003d6a <HAL_RCC_GetSysClockFreq+0x2be>
 8003ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac6:	bf00      	nop
 8003ac8:	08003b2d 	.word	0x08003b2d
 8003acc:	08003d6b 	.word	0x08003d6b
 8003ad0:	08003d6b 	.word	0x08003d6b
 8003ad4:	08003d6b 	.word	0x08003d6b
 8003ad8:	08003d6b 	.word	0x08003d6b
 8003adc:	08003d6b 	.word	0x08003d6b
 8003ae0:	08003d6b 	.word	0x08003d6b
 8003ae4:	08003d6b 	.word	0x08003d6b
 8003ae8:	08003b53 	.word	0x08003b53
 8003aec:	08003d6b 	.word	0x08003d6b
 8003af0:	08003d6b 	.word	0x08003d6b
 8003af4:	08003d6b 	.word	0x08003d6b
 8003af8:	08003d6b 	.word	0x08003d6b
 8003afc:	08003d6b 	.word	0x08003d6b
 8003b00:	08003d6b 	.word	0x08003d6b
 8003b04:	08003d6b 	.word	0x08003d6b
 8003b08:	08003b59 	.word	0x08003b59
 8003b0c:	08003d6b 	.word	0x08003d6b
 8003b10:	08003d6b 	.word	0x08003d6b
 8003b14:	08003d6b 	.word	0x08003d6b
 8003b18:	08003d6b 	.word	0x08003d6b
 8003b1c:	08003d6b 	.word	0x08003d6b
 8003b20:	08003d6b 	.word	0x08003d6b
 8003b24:	08003d6b 	.word	0x08003d6b
 8003b28:	08003b5f 	.word	0x08003b5f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b2c:	4b94      	ldr	r3, [pc, #592]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0320 	and.w	r3, r3, #32
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d009      	beq.n	8003b4c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003b38:	4b91      	ldr	r3, [pc, #580]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	08db      	lsrs	r3, r3, #3
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	4a90      	ldr	r2, [pc, #576]	@ (8003d84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003b44:	fa22 f303 	lsr.w	r3, r2, r3
 8003b48:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003b4a:	e111      	b.n	8003d70 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003b4c:	4b8d      	ldr	r3, [pc, #564]	@ (8003d84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003b4e:	61bb      	str	r3, [r7, #24]
      break;
 8003b50:	e10e      	b.n	8003d70 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003b52:	4b8d      	ldr	r3, [pc, #564]	@ (8003d88 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003b54:	61bb      	str	r3, [r7, #24]
      break;
 8003b56:	e10b      	b.n	8003d70 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003b58:	4b8c      	ldr	r3, [pc, #560]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003b5a:	61bb      	str	r3, [r7, #24]
      break;
 8003b5c:	e108      	b.n	8003d70 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003b5e:	4b88      	ldr	r3, [pc, #544]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b62:	f003 0303 	and.w	r3, r3, #3
 8003b66:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003b68:	4b85      	ldr	r3, [pc, #532]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b6c:	091b      	lsrs	r3, r3, #4
 8003b6e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b72:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003b74:	4b82      	ldr	r3, [pc, #520]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003b7e:	4b80      	ldr	r3, [pc, #512]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b82:	08db      	lsrs	r3, r3, #3
 8003b84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	fb02 f303 	mul.w	r3, r2, r3
 8003b8e:	ee07 3a90 	vmov	s15, r3
 8003b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b96:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 80e1 	beq.w	8003d64 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	f000 8083 	beq.w	8003cb0 <HAL_RCC_GetSysClockFreq+0x204>
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	f200 80a1 	bhi.w	8003cf4 <HAL_RCC_GetSysClockFreq+0x248>
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d003      	beq.n	8003bc0 <HAL_RCC_GetSysClockFreq+0x114>
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d056      	beq.n	8003c6c <HAL_RCC_GetSysClockFreq+0x1c0>
 8003bbe:	e099      	b.n	8003cf4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003bc0:	4b6f      	ldr	r3, [pc, #444]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0320 	and.w	r3, r3, #32
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d02d      	beq.n	8003c28 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003bcc:	4b6c      	ldr	r3, [pc, #432]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	08db      	lsrs	r3, r3, #3
 8003bd2:	f003 0303 	and.w	r3, r3, #3
 8003bd6:	4a6b      	ldr	r2, [pc, #428]	@ (8003d84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8003bdc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	ee07 3a90 	vmov	s15, r3
 8003be4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	ee07 3a90 	vmov	s15, r3
 8003bee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bf6:	4b62      	ldr	r3, [pc, #392]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bfe:	ee07 3a90 	vmov	s15, r3
 8003c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c06:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c0a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003d90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c22:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003c26:	e087      	b.n	8003d38 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	ee07 3a90 	vmov	s15, r3
 8003c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c32:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003d94 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003c36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c3a:	4b51      	ldr	r3, [pc, #324]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c42:	ee07 3a90 	vmov	s15, r3
 8003c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c4e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003d90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003c6a:	e065      	b.n	8003d38 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	ee07 3a90 	vmov	s15, r3
 8003c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c76:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003d98 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003c7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c7e:	4b40      	ldr	r3, [pc, #256]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c86:	ee07 3a90 	vmov	s15, r3
 8003c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c92:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003d90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003caa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003cae:	e043      	b.n	8003d38 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	ee07 3a90 	vmov	s15, r3
 8003cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cba:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003d9c <HAL_RCC_GetSysClockFreq+0x2f0>
 8003cbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cc2:	4b2f      	ldr	r3, [pc, #188]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cca:	ee07 3a90 	vmov	s15, r3
 8003cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cd6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003d90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ce2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003cf2:	e021      	b.n	8003d38 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	ee07 3a90 	vmov	s15, r3
 8003cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cfe:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003d98 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003d02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d06:	4b1e      	ldr	r3, [pc, #120]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d0e:	ee07 3a90 	vmov	s15, r3
 8003d12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d16:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d1a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003d90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d32:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d36:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003d38:	4b11      	ldr	r3, [pc, #68]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d3c:	0a5b      	lsrs	r3, r3, #9
 8003d3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d42:	3301      	adds	r3, #1
 8003d44:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	ee07 3a90 	vmov	s15, r3
 8003d4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d50:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d5c:	ee17 3a90 	vmov	r3, s15
 8003d60:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003d62:	e005      	b.n	8003d70 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003d64:	2300      	movs	r3, #0
 8003d66:	61bb      	str	r3, [r7, #24]
      break;
 8003d68:	e002      	b.n	8003d70 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003d6a:	4b07      	ldr	r3, [pc, #28]	@ (8003d88 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003d6c:	61bb      	str	r3, [r7, #24]
      break;
 8003d6e:	bf00      	nop
  }

  return sysclockfreq;
 8003d70:	69bb      	ldr	r3, [r7, #24]
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3724      	adds	r7, #36	@ 0x24
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	58024400 	.word	0x58024400
 8003d84:	03d09000 	.word	0x03d09000
 8003d88:	003d0900 	.word	0x003d0900
 8003d8c:	007a1200 	.word	0x007a1200
 8003d90:	46000000 	.word	0x46000000
 8003d94:	4c742400 	.word	0x4c742400
 8003d98:	4a742400 	.word	0x4a742400
 8003d9c:	4af42400 	.word	0x4af42400

08003da0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003da6:	f7ff fe81 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 8003daa:	4602      	mov	r2, r0
 8003dac:	4b10      	ldr	r3, [pc, #64]	@ (8003df0 <HAL_RCC_GetHCLKFreq+0x50>)
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	0a1b      	lsrs	r3, r3, #8
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	490f      	ldr	r1, [pc, #60]	@ (8003df4 <HAL_RCC_GetHCLKFreq+0x54>)
 8003db8:	5ccb      	ldrb	r3, [r1, r3]
 8003dba:	f003 031f 	and.w	r3, r3, #31
 8003dbe:	fa22 f303 	lsr.w	r3, r2, r3
 8003dc2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dc4:	4b0a      	ldr	r3, [pc, #40]	@ (8003df0 <HAL_RCC_GetHCLKFreq+0x50>)
 8003dc6:	699b      	ldr	r3, [r3, #24]
 8003dc8:	f003 030f 	and.w	r3, r3, #15
 8003dcc:	4a09      	ldr	r2, [pc, #36]	@ (8003df4 <HAL_RCC_GetHCLKFreq+0x54>)
 8003dce:	5cd3      	ldrb	r3, [r2, r3]
 8003dd0:	f003 031f 	and.w	r3, r3, #31
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8003dda:	4a07      	ldr	r2, [pc, #28]	@ (8003df8 <HAL_RCC_GetHCLKFreq+0x58>)
 8003ddc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003dde:	4a07      	ldr	r2, [pc, #28]	@ (8003dfc <HAL_RCC_GetHCLKFreq+0x5c>)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003de4:	4b04      	ldr	r3, [pc, #16]	@ (8003df8 <HAL_RCC_GetHCLKFreq+0x58>)
 8003de6:	681b      	ldr	r3, [r3, #0]
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3708      	adds	r7, #8
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	58024400 	.word	0x58024400
 8003df4:	08008eb0 	.word	0x08008eb0
 8003df8:	24000004 	.word	0x24000004
 8003dfc:	24000000 	.word	0x24000000

08003e00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003e04:	f7ff ffcc 	bl	8003da0 <HAL_RCC_GetHCLKFreq>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	4b06      	ldr	r3, [pc, #24]	@ (8003e24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	091b      	lsrs	r3, r3, #4
 8003e10:	f003 0307 	and.w	r3, r3, #7
 8003e14:	4904      	ldr	r1, [pc, #16]	@ (8003e28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e16:	5ccb      	ldrb	r3, [r1, r3]
 8003e18:	f003 031f 	and.w	r3, r3, #31
 8003e1c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	58024400 	.word	0x58024400
 8003e28:	08008eb0 	.word	0x08008eb0

08003e2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003e30:	f7ff ffb6 	bl	8003da0 <HAL_RCC_GetHCLKFreq>
 8003e34:	4602      	mov	r2, r0
 8003e36:	4b06      	ldr	r3, [pc, #24]	@ (8003e50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	0a1b      	lsrs	r3, r3, #8
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	4904      	ldr	r1, [pc, #16]	@ (8003e54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e42:	5ccb      	ldrb	r3, [r1, r3]
 8003e44:	f003 031f 	and.w	r3, r3, #31
 8003e48:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	58024400 	.word	0x58024400
 8003e54:	08008eb0 	.word	0x08008eb0

08003e58 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e5c:	b0ca      	sub	sp, #296	@ 0x128
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e64:	2300      	movs	r3, #0
 8003e66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e78:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003e7c:	2500      	movs	r5, #0
 8003e7e:	ea54 0305 	orrs.w	r3, r4, r5
 8003e82:	d049      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e8a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e8e:	d02f      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003e90:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e94:	d828      	bhi.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003e96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e9a:	d01a      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003e9c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ea0:	d822      	bhi.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d003      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003ea6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003eaa:	d007      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003eac:	e01c      	b.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eae:	4bb8      	ldr	r3, [pc, #736]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb2:	4ab7      	ldr	r2, [pc, #732]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003eb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003eb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003eba:	e01a      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec0:	3308      	adds	r3, #8
 8003ec2:	2102      	movs	r1, #2
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f001 fc8f 	bl	80057e8 <RCCEx_PLL2_Config>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003ed0:	e00f      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed6:	3328      	adds	r3, #40	@ 0x28
 8003ed8:	2102      	movs	r1, #2
 8003eda:	4618      	mov	r0, r3
 8003edc:	f001 fd36 	bl	800594c <RCCEx_PLL3_Config>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003ee6:	e004      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003eee:	e000      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003ef0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ef2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d10a      	bne.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003efa:	4ba5      	ldr	r3, [pc, #660]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003efe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f08:	4aa1      	ldr	r2, [pc, #644]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f0a:	430b      	orrs	r3, r1
 8003f0c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f0e:	e003      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f20:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003f24:	f04f 0900 	mov.w	r9, #0
 8003f28:	ea58 0309 	orrs.w	r3, r8, r9
 8003f2c:	d047      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f34:	2b04      	cmp	r3, #4
 8003f36:	d82a      	bhi.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003f38:	a201      	add	r2, pc, #4	@ (adr r2, 8003f40 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f3e:	bf00      	nop
 8003f40:	08003f55 	.word	0x08003f55
 8003f44:	08003f63 	.word	0x08003f63
 8003f48:	08003f79 	.word	0x08003f79
 8003f4c:	08003f97 	.word	0x08003f97
 8003f50:	08003f97 	.word	0x08003f97
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f54:	4b8e      	ldr	r3, [pc, #568]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f58:	4a8d      	ldr	r2, [pc, #564]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f60:	e01a      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f66:	3308      	adds	r3, #8
 8003f68:	2100      	movs	r1, #0
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f001 fc3c 	bl	80057e8 <RCCEx_PLL2_Config>
 8003f70:	4603      	mov	r3, r0
 8003f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f76:	e00f      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f7c:	3328      	adds	r3, #40	@ 0x28
 8003f7e:	2100      	movs	r1, #0
 8003f80:	4618      	mov	r0, r3
 8003f82:	f001 fce3 	bl	800594c <RCCEx_PLL3_Config>
 8003f86:	4603      	mov	r3, r0
 8003f88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f8c:	e004      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f94:	e000      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003f96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d10a      	bne.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fa0:	4b7b      	ldr	r3, [pc, #492]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fa4:	f023 0107 	bic.w	r1, r3, #7
 8003fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fae:	4a78      	ldr	r2, [pc, #480]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fb0:	430b      	orrs	r3, r1
 8003fb2:	6513      	str	r3, [r2, #80]	@ 0x50
 8003fb4:	e003      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003fca:	f04f 0b00 	mov.w	fp, #0
 8003fce:	ea5a 030b 	orrs.w	r3, sl, fp
 8003fd2:	d04c      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fde:	d030      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003fe0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fe4:	d829      	bhi.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003fe6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003fe8:	d02d      	beq.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003fea:	2bc0      	cmp	r3, #192	@ 0xc0
 8003fec:	d825      	bhi.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003fee:	2b80      	cmp	r3, #128	@ 0x80
 8003ff0:	d018      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003ff2:	2b80      	cmp	r3, #128	@ 0x80
 8003ff4:	d821      	bhi.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d002      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003ffa:	2b40      	cmp	r3, #64	@ 0x40
 8003ffc:	d007      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003ffe:	e01c      	b.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004000:	4b63      	ldr	r3, [pc, #396]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004004:	4a62      	ldr	r2, [pc, #392]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004006:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800400a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800400c:	e01c      	b.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800400e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004012:	3308      	adds	r3, #8
 8004014:	2100      	movs	r1, #0
 8004016:	4618      	mov	r0, r3
 8004018:	f001 fbe6 	bl	80057e8 <RCCEx_PLL2_Config>
 800401c:	4603      	mov	r3, r0
 800401e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004022:	e011      	b.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004028:	3328      	adds	r3, #40	@ 0x28
 800402a:	2100      	movs	r1, #0
 800402c:	4618      	mov	r0, r3
 800402e:	f001 fc8d 	bl	800594c <RCCEx_PLL3_Config>
 8004032:	4603      	mov	r3, r0
 8004034:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004038:	e006      	b.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004040:	e002      	b.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004042:	bf00      	nop
 8004044:	e000      	b.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004046:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004048:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10a      	bne.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004050:	4b4f      	ldr	r3, [pc, #316]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004054:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800405e:	4a4c      	ldr	r2, [pc, #304]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004060:	430b      	orrs	r3, r1
 8004062:	6513      	str	r3, [r2, #80]	@ 0x50
 8004064:	e003      	b.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004066:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800406a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800406e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004076:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800407a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800407e:	2300      	movs	r3, #0
 8004080:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004084:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004088:	460b      	mov	r3, r1
 800408a:	4313      	orrs	r3, r2
 800408c:	d053      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800408e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004092:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004096:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800409a:	d035      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800409c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80040a0:	d82e      	bhi.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80040a2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80040a6:	d031      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80040a8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80040ac:	d828      	bhi.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80040ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040b2:	d01a      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x292>
 80040b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040b8:	d822      	bhi.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80040be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040c2:	d007      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80040c4:	e01c      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040c6:	4b32      	ldr	r3, [pc, #200]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ca:	4a31      	ldr	r2, [pc, #196]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80040d2:	e01c      	b.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d8:	3308      	adds	r3, #8
 80040da:	2100      	movs	r1, #0
 80040dc:	4618      	mov	r0, r3
 80040de:	f001 fb83 	bl	80057e8 <RCCEx_PLL2_Config>
 80040e2:	4603      	mov	r3, r0
 80040e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80040e8:	e011      	b.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ee:	3328      	adds	r3, #40	@ 0x28
 80040f0:	2100      	movs	r1, #0
 80040f2:	4618      	mov	r0, r3
 80040f4:	f001 fc2a 	bl	800594c <RCCEx_PLL3_Config>
 80040f8:	4603      	mov	r3, r0
 80040fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80040fe:	e006      	b.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004106:	e002      	b.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004108:	bf00      	nop
 800410a:	e000      	b.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800410c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800410e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004112:	2b00      	cmp	r3, #0
 8004114:	d10b      	bne.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004116:	4b1e      	ldr	r3, [pc, #120]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800411a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800411e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004122:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004126:	4a1a      	ldr	r2, [pc, #104]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004128:	430b      	orrs	r3, r1
 800412a:	6593      	str	r3, [r2, #88]	@ 0x58
 800412c:	e003      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800412e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004132:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004142:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004146:	2300      	movs	r3, #0
 8004148:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800414c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004150:	460b      	mov	r3, r1
 8004152:	4313      	orrs	r3, r2
 8004154:	d056      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800415a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800415e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004162:	d038      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004164:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004168:	d831      	bhi.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 800416a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800416e:	d034      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004170:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004174:	d82b      	bhi.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004176:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800417a:	d01d      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800417c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004180:	d825      	bhi.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004182:	2b00      	cmp	r3, #0
 8004184:	d006      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004186:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800418a:	d00a      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800418c:	e01f      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 800418e:	bf00      	nop
 8004190:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004194:	4ba2      	ldr	r3, [pc, #648]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004198:	4aa1      	ldr	r2, [pc, #644]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800419a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800419e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80041a0:	e01c      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a6:	3308      	adds	r3, #8
 80041a8:	2100      	movs	r1, #0
 80041aa:	4618      	mov	r0, r3
 80041ac:	f001 fb1c 	bl	80057e8 <RCCEx_PLL2_Config>
 80041b0:	4603      	mov	r3, r0
 80041b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80041b6:	e011      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80041b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041bc:	3328      	adds	r3, #40	@ 0x28
 80041be:	2100      	movs	r1, #0
 80041c0:	4618      	mov	r0, r3
 80041c2:	f001 fbc3 	bl	800594c <RCCEx_PLL3_Config>
 80041c6:	4603      	mov	r3, r0
 80041c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80041cc:	e006      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041d4:	e002      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80041d6:	bf00      	nop
 80041d8:	e000      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80041da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10b      	bne.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80041e4:	4b8e      	ldr	r3, [pc, #568]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80041ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80041f4:	4a8a      	ldr	r2, [pc, #552]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041f6:	430b      	orrs	r3, r1
 80041f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80041fa:	e003      	b.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004200:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800420c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004210:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004214:	2300      	movs	r3, #0
 8004216:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800421a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800421e:	460b      	mov	r3, r1
 8004220:	4313      	orrs	r3, r2
 8004222:	d03a      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800422a:	2b30      	cmp	r3, #48	@ 0x30
 800422c:	d01f      	beq.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800422e:	2b30      	cmp	r3, #48	@ 0x30
 8004230:	d819      	bhi.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004232:	2b20      	cmp	r3, #32
 8004234:	d00c      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004236:	2b20      	cmp	r3, #32
 8004238:	d815      	bhi.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800423a:	2b00      	cmp	r3, #0
 800423c:	d019      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800423e:	2b10      	cmp	r3, #16
 8004240:	d111      	bne.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004242:	4b77      	ldr	r3, [pc, #476]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004246:	4a76      	ldr	r2, [pc, #472]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004248:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800424c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800424e:	e011      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004254:	3308      	adds	r3, #8
 8004256:	2102      	movs	r1, #2
 8004258:	4618      	mov	r0, r3
 800425a:	f001 fac5 	bl	80057e8 <RCCEx_PLL2_Config>
 800425e:	4603      	mov	r3, r0
 8004260:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004264:	e006      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800426c:	e002      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800426e:	bf00      	nop
 8004270:	e000      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004272:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004274:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10a      	bne.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800427c:	4b68      	ldr	r3, [pc, #416]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800427e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004280:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800428a:	4a65      	ldr	r2, [pc, #404]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800428c:	430b      	orrs	r3, r1
 800428e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004290:	e003      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004292:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004296:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800429a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80042a6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80042aa:	2300      	movs	r3, #0
 80042ac:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80042b0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80042b4:	460b      	mov	r3, r1
 80042b6:	4313      	orrs	r3, r2
 80042b8:	d051      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80042ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042c4:	d035      	beq.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80042c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042ca:	d82e      	bhi.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80042cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80042d0:	d031      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80042d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80042d6:	d828      	bhi.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80042d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042dc:	d01a      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80042de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042e2:	d822      	bhi.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80042e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042ec:	d007      	beq.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80042ee:	e01c      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042f0:	4b4b      	ldr	r3, [pc, #300]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f4:	4a4a      	ldr	r2, [pc, #296]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80042fc:	e01c      	b.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80042fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004302:	3308      	adds	r3, #8
 8004304:	2100      	movs	r1, #0
 8004306:	4618      	mov	r0, r3
 8004308:	f001 fa6e 	bl	80057e8 <RCCEx_PLL2_Config>
 800430c:	4603      	mov	r3, r0
 800430e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004312:	e011      	b.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004318:	3328      	adds	r3, #40	@ 0x28
 800431a:	2100      	movs	r1, #0
 800431c:	4618      	mov	r0, r3
 800431e:	f001 fb15 	bl	800594c <RCCEx_PLL3_Config>
 8004322:	4603      	mov	r3, r0
 8004324:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004328:	e006      	b.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004330:	e002      	b.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004332:	bf00      	nop
 8004334:	e000      	b.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004336:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004338:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10a      	bne.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004340:	4b37      	ldr	r3, [pc, #220]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004344:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800434c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800434e:	4a34      	ldr	r2, [pc, #208]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004350:	430b      	orrs	r3, r1
 8004352:	6513      	str	r3, [r2, #80]	@ 0x50
 8004354:	e003      	b.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004356:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800435a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800435e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004366:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800436a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800436e:	2300      	movs	r3, #0
 8004370:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004374:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004378:	460b      	mov	r3, r1
 800437a:	4313      	orrs	r3, r2
 800437c:	d056      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800437e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004382:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004384:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004388:	d033      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800438a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800438e:	d82c      	bhi.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004390:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004394:	d02f      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004396:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800439a:	d826      	bhi.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x592>
 800439c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80043a0:	d02b      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80043a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80043a6:	d820      	bhi.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x592>
 80043a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043ac:	d012      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80043ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043b2:	d81a      	bhi.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x592>
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d022      	beq.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80043b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043bc:	d115      	bne.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80043be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c2:	3308      	adds	r3, #8
 80043c4:	2101      	movs	r1, #1
 80043c6:	4618      	mov	r0, r3
 80043c8:	f001 fa0e 	bl	80057e8 <RCCEx_PLL2_Config>
 80043cc:	4603      	mov	r3, r0
 80043ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80043d2:	e015      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d8:	3328      	adds	r3, #40	@ 0x28
 80043da:	2101      	movs	r1, #1
 80043dc:	4618      	mov	r0, r3
 80043de:	f001 fab5 	bl	800594c <RCCEx_PLL3_Config>
 80043e2:	4603      	mov	r3, r0
 80043e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80043e8:	e00a      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043f0:	e006      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80043f2:	bf00      	nop
 80043f4:	e004      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80043f6:	bf00      	nop
 80043f8:	e002      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80043fa:	bf00      	nop
 80043fc:	e000      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80043fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004400:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004404:	2b00      	cmp	r3, #0
 8004406:	d10d      	bne.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004408:	4b05      	ldr	r3, [pc, #20]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800440a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800440c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004414:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004416:	4a02      	ldr	r2, [pc, #8]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004418:	430b      	orrs	r3, r1
 800441a:	6513      	str	r3, [r2, #80]	@ 0x50
 800441c:	e006      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800441e:	bf00      	nop
 8004420:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004424:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004428:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800442c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004434:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004438:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800443c:	2300      	movs	r3, #0
 800443e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004442:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004446:	460b      	mov	r3, r1
 8004448:	4313      	orrs	r3, r2
 800444a:	d055      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800444c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004450:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004454:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004458:	d033      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800445a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800445e:	d82c      	bhi.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004460:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004464:	d02f      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800446a:	d826      	bhi.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x662>
 800446c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004470:	d02b      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004472:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004476:	d820      	bhi.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004478:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800447c:	d012      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800447e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004482:	d81a      	bhi.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004484:	2b00      	cmp	r3, #0
 8004486:	d022      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004488:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800448c:	d115      	bne.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800448e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004492:	3308      	adds	r3, #8
 8004494:	2101      	movs	r1, #1
 8004496:	4618      	mov	r0, r3
 8004498:	f001 f9a6 	bl	80057e8 <RCCEx_PLL2_Config>
 800449c:	4603      	mov	r3, r0
 800449e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80044a2:	e015      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80044a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a8:	3328      	adds	r3, #40	@ 0x28
 80044aa:	2101      	movs	r1, #1
 80044ac:	4618      	mov	r0, r3
 80044ae:	f001 fa4d 	bl	800594c <RCCEx_PLL3_Config>
 80044b2:	4603      	mov	r3, r0
 80044b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80044b8:	e00a      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044c0:	e006      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80044c2:	bf00      	nop
 80044c4:	e004      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80044c6:	bf00      	nop
 80044c8:	e002      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80044ca:	bf00      	nop
 80044cc:	e000      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80044ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10b      	bne.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80044d8:	4ba3      	ldr	r3, [pc, #652]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044dc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80044e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80044e8:	4a9f      	ldr	r2, [pc, #636]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044ea:	430b      	orrs	r3, r1
 80044ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80044ee:	e003      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80044f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004500:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004504:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004508:	2300      	movs	r3, #0
 800450a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800450e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004512:	460b      	mov	r3, r1
 8004514:	4313      	orrs	r3, r2
 8004516:	d037      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800451e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004522:	d00e      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004524:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004528:	d816      	bhi.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800452a:	2b00      	cmp	r3, #0
 800452c:	d018      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800452e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004532:	d111      	bne.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004534:	4b8c      	ldr	r3, [pc, #560]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004538:	4a8b      	ldr	r2, [pc, #556]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800453a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800453e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004540:	e00f      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004546:	3308      	adds	r3, #8
 8004548:	2101      	movs	r1, #1
 800454a:	4618      	mov	r0, r3
 800454c:	f001 f94c 	bl	80057e8 <RCCEx_PLL2_Config>
 8004550:	4603      	mov	r3, r0
 8004552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004556:	e004      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800455e:	e000      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004560:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004562:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004566:	2b00      	cmp	r3, #0
 8004568:	d10a      	bne.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800456a:	4b7f      	ldr	r3, [pc, #508]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800456c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800456e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004578:	4a7b      	ldr	r2, [pc, #492]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800457a:	430b      	orrs	r3, r1
 800457c:	6513      	str	r3, [r2, #80]	@ 0x50
 800457e:	e003      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004580:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004584:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004590:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004594:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004598:	2300      	movs	r3, #0
 800459a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800459e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80045a2:	460b      	mov	r3, r1
 80045a4:	4313      	orrs	r3, r2
 80045a6:	d039      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80045a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ae:	2b03      	cmp	r3, #3
 80045b0:	d81c      	bhi.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x794>
 80045b2:	a201      	add	r2, pc, #4	@ (adr r2, 80045b8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80045b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b8:	080045f5 	.word	0x080045f5
 80045bc:	080045c9 	.word	0x080045c9
 80045c0:	080045d7 	.word	0x080045d7
 80045c4:	080045f5 	.word	0x080045f5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045c8:	4b67      	ldr	r3, [pc, #412]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045cc:	4a66      	ldr	r2, [pc, #408]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80045d4:	e00f      	b.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80045d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045da:	3308      	adds	r3, #8
 80045dc:	2102      	movs	r1, #2
 80045de:	4618      	mov	r0, r3
 80045e0:	f001 f902 	bl	80057e8 <RCCEx_PLL2_Config>
 80045e4:	4603      	mov	r3, r0
 80045e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80045ea:	e004      	b.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045f2:	e000      	b.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80045f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d10a      	bne.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80045fe:	4b5a      	ldr	r3, [pc, #360]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004602:	f023 0103 	bic.w	r1, r3, #3
 8004606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800460c:	4a56      	ldr	r2, [pc, #344]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800460e:	430b      	orrs	r3, r1
 8004610:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004612:	e003      	b.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004614:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004618:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800461c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004624:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004628:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800462c:	2300      	movs	r3, #0
 800462e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004632:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004636:	460b      	mov	r3, r1
 8004638:	4313      	orrs	r3, r2
 800463a:	f000 809f 	beq.w	800477c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800463e:	4b4b      	ldr	r3, [pc, #300]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a4a      	ldr	r2, [pc, #296]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004644:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004648:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800464a:	f7fc ffb9 	bl	80015c0 <HAL_GetTick>
 800464e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004652:	e00b      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004654:	f7fc ffb4 	bl	80015c0 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b64      	cmp	r3, #100	@ 0x64
 8004662:	d903      	bls.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800466a:	e005      	b.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800466c:	4b3f      	ldr	r3, [pc, #252]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004674:	2b00      	cmp	r3, #0
 8004676:	d0ed      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004678:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800467c:	2b00      	cmp	r3, #0
 800467e:	d179      	bne.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004680:	4b39      	ldr	r3, [pc, #228]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004682:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004688:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800468c:	4053      	eors	r3, r2
 800468e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004692:	2b00      	cmp	r3, #0
 8004694:	d015      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004696:	4b34      	ldr	r3, [pc, #208]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800469a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800469e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80046a2:	4b31      	ldr	r3, [pc, #196]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046a6:	4a30      	ldr	r2, [pc, #192]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046ac:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80046ae:	4b2e      	ldr	r3, [pc, #184]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b2:	4a2d      	ldr	r2, [pc, #180]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046b8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80046ba:	4a2b      	ldr	r2, [pc, #172]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80046c0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80046c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ce:	d118      	bne.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d0:	f7fc ff76 	bl	80015c0 <HAL_GetTick>
 80046d4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80046d8:	e00d      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046da:	f7fc ff71 	bl	80015c0 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80046e4:	1ad2      	subs	r2, r2, r3
 80046e6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d903      	bls.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80046f4:	e005      	b.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80046f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046fa:	f003 0302 	and.w	r3, r3, #2
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d0eb      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004702:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004706:	2b00      	cmp	r3, #0
 8004708:	d129      	bne.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800470a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004712:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004716:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800471a:	d10e      	bne.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800471c:	4b12      	ldr	r3, [pc, #72]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004728:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800472c:	091a      	lsrs	r2, r3, #4
 800472e:	4b10      	ldr	r3, [pc, #64]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004730:	4013      	ands	r3, r2
 8004732:	4a0d      	ldr	r2, [pc, #52]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004734:	430b      	orrs	r3, r1
 8004736:	6113      	str	r3, [r2, #16]
 8004738:	e005      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800473a:	4b0b      	ldr	r3, [pc, #44]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	4a0a      	ldr	r2, [pc, #40]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004740:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004744:	6113      	str	r3, [r2, #16]
 8004746:	4b08      	ldr	r3, [pc, #32]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004748:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800474a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004752:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004756:	4a04      	ldr	r2, [pc, #16]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004758:	430b      	orrs	r3, r1
 800475a:	6713      	str	r3, [r2, #112]	@ 0x70
 800475c:	e00e      	b.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800475e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004762:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004766:	e009      	b.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004768:	58024400 	.word	0x58024400
 800476c:	58024800 	.word	0x58024800
 8004770:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004774:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004778:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800477c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004784:	f002 0301 	and.w	r3, r2, #1
 8004788:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800478c:	2300      	movs	r3, #0
 800478e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004792:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004796:	460b      	mov	r3, r1
 8004798:	4313      	orrs	r3, r2
 800479a:	f000 8089 	beq.w	80048b0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800479e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047a4:	2b28      	cmp	r3, #40	@ 0x28
 80047a6:	d86b      	bhi.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80047a8:	a201      	add	r2, pc, #4	@ (adr r2, 80047b0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80047aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ae:	bf00      	nop
 80047b0:	08004889 	.word	0x08004889
 80047b4:	08004881 	.word	0x08004881
 80047b8:	08004881 	.word	0x08004881
 80047bc:	08004881 	.word	0x08004881
 80047c0:	08004881 	.word	0x08004881
 80047c4:	08004881 	.word	0x08004881
 80047c8:	08004881 	.word	0x08004881
 80047cc:	08004881 	.word	0x08004881
 80047d0:	08004855 	.word	0x08004855
 80047d4:	08004881 	.word	0x08004881
 80047d8:	08004881 	.word	0x08004881
 80047dc:	08004881 	.word	0x08004881
 80047e0:	08004881 	.word	0x08004881
 80047e4:	08004881 	.word	0x08004881
 80047e8:	08004881 	.word	0x08004881
 80047ec:	08004881 	.word	0x08004881
 80047f0:	0800486b 	.word	0x0800486b
 80047f4:	08004881 	.word	0x08004881
 80047f8:	08004881 	.word	0x08004881
 80047fc:	08004881 	.word	0x08004881
 8004800:	08004881 	.word	0x08004881
 8004804:	08004881 	.word	0x08004881
 8004808:	08004881 	.word	0x08004881
 800480c:	08004881 	.word	0x08004881
 8004810:	08004889 	.word	0x08004889
 8004814:	08004881 	.word	0x08004881
 8004818:	08004881 	.word	0x08004881
 800481c:	08004881 	.word	0x08004881
 8004820:	08004881 	.word	0x08004881
 8004824:	08004881 	.word	0x08004881
 8004828:	08004881 	.word	0x08004881
 800482c:	08004881 	.word	0x08004881
 8004830:	08004889 	.word	0x08004889
 8004834:	08004881 	.word	0x08004881
 8004838:	08004881 	.word	0x08004881
 800483c:	08004881 	.word	0x08004881
 8004840:	08004881 	.word	0x08004881
 8004844:	08004881 	.word	0x08004881
 8004848:	08004881 	.word	0x08004881
 800484c:	08004881 	.word	0x08004881
 8004850:	08004889 	.word	0x08004889
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004858:	3308      	adds	r3, #8
 800485a:	2101      	movs	r1, #1
 800485c:	4618      	mov	r0, r3
 800485e:	f000 ffc3 	bl	80057e8 <RCCEx_PLL2_Config>
 8004862:	4603      	mov	r3, r0
 8004864:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004868:	e00f      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800486a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800486e:	3328      	adds	r3, #40	@ 0x28
 8004870:	2101      	movs	r1, #1
 8004872:	4618      	mov	r0, r3
 8004874:	f001 f86a 	bl	800594c <RCCEx_PLL3_Config>
 8004878:	4603      	mov	r3, r0
 800487a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800487e:	e004      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004886:	e000      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004888:	bf00      	nop
    }

    if (ret == HAL_OK)
 800488a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800488e:	2b00      	cmp	r3, #0
 8004890:	d10a      	bne.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004892:	4bbf      	ldr	r3, [pc, #764]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004896:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800489a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800489e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80048a0:	4abb      	ldr	r2, [pc, #748]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048a2:	430b      	orrs	r3, r1
 80048a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80048a6:	e003      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80048b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b8:	f002 0302 	and.w	r3, r2, #2
 80048bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80048c0:	2300      	movs	r3, #0
 80048c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80048c6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80048ca:	460b      	mov	r3, r1
 80048cc:	4313      	orrs	r3, r2
 80048ce:	d041      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80048d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048d6:	2b05      	cmp	r3, #5
 80048d8:	d824      	bhi.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80048da:	a201      	add	r2, pc, #4	@ (adr r2, 80048e0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80048dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e0:	0800492d 	.word	0x0800492d
 80048e4:	080048f9 	.word	0x080048f9
 80048e8:	0800490f 	.word	0x0800490f
 80048ec:	0800492d 	.word	0x0800492d
 80048f0:	0800492d 	.word	0x0800492d
 80048f4:	0800492d 	.word	0x0800492d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fc:	3308      	adds	r3, #8
 80048fe:	2101      	movs	r1, #1
 8004900:	4618      	mov	r0, r3
 8004902:	f000 ff71 	bl	80057e8 <RCCEx_PLL2_Config>
 8004906:	4603      	mov	r3, r0
 8004908:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800490c:	e00f      	b.n	800492e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800490e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004912:	3328      	adds	r3, #40	@ 0x28
 8004914:	2101      	movs	r1, #1
 8004916:	4618      	mov	r0, r3
 8004918:	f001 f818 	bl	800594c <RCCEx_PLL3_Config>
 800491c:	4603      	mov	r3, r0
 800491e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004922:	e004      	b.n	800492e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800492a:	e000      	b.n	800492e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800492c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800492e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004932:	2b00      	cmp	r3, #0
 8004934:	d10a      	bne.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004936:	4b96      	ldr	r3, [pc, #600]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800493a:	f023 0107 	bic.w	r1, r3, #7
 800493e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004942:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004944:	4a92      	ldr	r2, [pc, #584]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004946:	430b      	orrs	r3, r1
 8004948:	6553      	str	r3, [r2, #84]	@ 0x54
 800494a:	e003      	b.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800494c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004950:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800495c:	f002 0304 	and.w	r3, r2, #4
 8004960:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004964:	2300      	movs	r3, #0
 8004966:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800496a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800496e:	460b      	mov	r3, r1
 8004970:	4313      	orrs	r3, r2
 8004972:	d044      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004978:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800497c:	2b05      	cmp	r3, #5
 800497e:	d825      	bhi.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004980:	a201      	add	r2, pc, #4	@ (adr r2, 8004988 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004986:	bf00      	nop
 8004988:	080049d5 	.word	0x080049d5
 800498c:	080049a1 	.word	0x080049a1
 8004990:	080049b7 	.word	0x080049b7
 8004994:	080049d5 	.word	0x080049d5
 8004998:	080049d5 	.word	0x080049d5
 800499c:	080049d5 	.word	0x080049d5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a4:	3308      	adds	r3, #8
 80049a6:	2101      	movs	r1, #1
 80049a8:	4618      	mov	r0, r3
 80049aa:	f000 ff1d 	bl	80057e8 <RCCEx_PLL2_Config>
 80049ae:	4603      	mov	r3, r0
 80049b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80049b4:	e00f      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ba:	3328      	adds	r3, #40	@ 0x28
 80049bc:	2101      	movs	r1, #1
 80049be:	4618      	mov	r0, r3
 80049c0:	f000 ffc4 	bl	800594c <RCCEx_PLL3_Config>
 80049c4:	4603      	mov	r3, r0
 80049c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80049ca:	e004      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049d2:	e000      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80049d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d10b      	bne.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049de:	4b6c      	ldr	r3, [pc, #432]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049e2:	f023 0107 	bic.w	r1, r3, #7
 80049e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049ee:	4a68      	ldr	r2, [pc, #416]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049f0:	430b      	orrs	r3, r1
 80049f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80049f4:	e003      	b.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80049fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a06:	f002 0320 	and.w	r3, r2, #32
 8004a0a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a0e:	2300      	movs	r3, #0
 8004a10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004a14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a18:	460b      	mov	r3, r1
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	d055      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a2a:	d033      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004a2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a30:	d82c      	bhi.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a36:	d02f      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004a38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a3c:	d826      	bhi.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004a3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004a42:	d02b      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004a44:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004a48:	d820      	bhi.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004a4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a4e:	d012      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004a50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a54:	d81a      	bhi.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d022      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004a5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a5e:	d115      	bne.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a64:	3308      	adds	r3, #8
 8004a66:	2100      	movs	r1, #0
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f000 febd 	bl	80057e8 <RCCEx_PLL2_Config>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004a74:	e015      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a7a:	3328      	adds	r3, #40	@ 0x28
 8004a7c:	2102      	movs	r1, #2
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f000 ff64 	bl	800594c <RCCEx_PLL3_Config>
 8004a84:	4603      	mov	r3, r0
 8004a86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004a8a:	e00a      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a92:	e006      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a94:	bf00      	nop
 8004a96:	e004      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a98:	bf00      	nop
 8004a9a:	e002      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a9c:	bf00      	nop
 8004a9e:	e000      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004aa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10b      	bne.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004aaa:	4b39      	ldr	r3, [pc, #228]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aae:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aba:	4a35      	ldr	r2, [pc, #212]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004abc:	430b      	orrs	r3, r1
 8004abe:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ac0:	e003      	b.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ac6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004ad6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ada:	2300      	movs	r3, #0
 8004adc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004ae0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	d058      	beq.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004af2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004af6:	d033      	beq.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004af8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004afc:	d82c      	bhi.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004afe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b02:	d02f      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004b04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b08:	d826      	bhi.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b0e:	d02b      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004b10:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b14:	d820      	bhi.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b1a:	d012      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004b1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b20:	d81a      	bhi.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d022      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004b26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b2a:	d115      	bne.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b30:	3308      	adds	r3, #8
 8004b32:	2100      	movs	r1, #0
 8004b34:	4618      	mov	r0, r3
 8004b36:	f000 fe57 	bl	80057e8 <RCCEx_PLL2_Config>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004b40:	e015      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b46:	3328      	adds	r3, #40	@ 0x28
 8004b48:	2102      	movs	r1, #2
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 fefe 	bl	800594c <RCCEx_PLL3_Config>
 8004b50:	4603      	mov	r3, r0
 8004b52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004b56:	e00a      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b5e:	e006      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004b60:	bf00      	nop
 8004b62:	e004      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004b64:	bf00      	nop
 8004b66:	e002      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004b68:	bf00      	nop
 8004b6a:	e000      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004b6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10e      	bne.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b76:	4b06      	ldr	r3, [pc, #24]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b7a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b86:	4a02      	ldr	r2, [pc, #8]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b88:	430b      	orrs	r3, r1
 8004b8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b8c:	e006      	b.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004b8e:	bf00      	nop
 8004b90:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004ba8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004bac:	2300      	movs	r3, #0
 8004bae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004bb2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	d055      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004bc4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004bc8:	d033      	beq.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004bca:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004bce:	d82c      	bhi.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004bd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bd4:	d02f      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004bd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bda:	d826      	bhi.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004bdc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004be0:	d02b      	beq.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004be2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004be6:	d820      	bhi.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004be8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bec:	d012      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004bee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bf2:	d81a      	bhi.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d022      	beq.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004bf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bfc:	d115      	bne.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c02:	3308      	adds	r3, #8
 8004c04:	2100      	movs	r1, #0
 8004c06:	4618      	mov	r0, r3
 8004c08:	f000 fdee 	bl	80057e8 <RCCEx_PLL2_Config>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004c12:	e015      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c18:	3328      	adds	r3, #40	@ 0x28
 8004c1a:	2102      	movs	r1, #2
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f000 fe95 	bl	800594c <RCCEx_PLL3_Config>
 8004c22:	4603      	mov	r3, r0
 8004c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004c28:	e00a      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c30:	e006      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c32:	bf00      	nop
 8004c34:	e004      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c36:	bf00      	nop
 8004c38:	e002      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c3a:	bf00      	nop
 8004c3c:	e000      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d10b      	bne.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004c48:	4ba1      	ldr	r3, [pc, #644]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c4c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c54:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004c58:	4a9d      	ldr	r2, [pc, #628]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c5a:	430b      	orrs	r3, r1
 8004c5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c5e:	e003      	b.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c70:	f002 0308 	and.w	r3, r2, #8
 8004c74:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c78:	2300      	movs	r3, #0
 8004c7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c7e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004c82:	460b      	mov	r3, r1
 8004c84:	4313      	orrs	r3, r2
 8004c86:	d01e      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c94:	d10c      	bne.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c9a:	3328      	adds	r3, #40	@ 0x28
 8004c9c:	2102      	movs	r1, #2
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f000 fe54 	bl	800594c <RCCEx_PLL3_Config>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d002      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004cb0:	4b87      	ldr	r3, [pc, #540]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cb4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cc0:	4a83      	ldr	r2, [pc, #524]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004cc2:	430b      	orrs	r3, r1
 8004cc4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cce:	f002 0310 	and.w	r3, r2, #16
 8004cd2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004cdc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	d01e      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cf2:	d10c      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf8:	3328      	adds	r3, #40	@ 0x28
 8004cfa:	2102      	movs	r1, #2
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f000 fe25 	bl	800594c <RCCEx_PLL3_Config>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d002      	beq.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d0e:	4b70      	ldr	r3, [pc, #448]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d12:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d1e:	4a6c      	ldr	r2, [pc, #432]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d20:	430b      	orrs	r3, r1
 8004d22:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004d30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d34:	2300      	movs	r3, #0
 8004d36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d3a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004d3e:	460b      	mov	r3, r1
 8004d40:	4313      	orrs	r3, r2
 8004d42:	d03e      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d48:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004d4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d50:	d022      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004d52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d56:	d81b      	bhi.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d003      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d60:	d00b      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004d62:	e015      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d68:	3308      	adds	r3, #8
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f000 fd3b 	bl	80057e8 <RCCEx_PLL2_Config>
 8004d72:	4603      	mov	r3, r0
 8004d74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004d78:	e00f      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7e:	3328      	adds	r3, #40	@ 0x28
 8004d80:	2102      	movs	r1, #2
 8004d82:	4618      	mov	r0, r3
 8004d84:	f000 fde2 	bl	800594c <RCCEx_PLL3_Config>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004d8e:	e004      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d96:	e000      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10b      	bne.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004da2:	4b4b      	ldr	r3, [pc, #300]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004da6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004db2:	4a47      	ldr	r2, [pc, #284]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004db4:	430b      	orrs	r3, r1
 8004db6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004db8:	e003      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dca:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004dce:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004dd4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004dd8:	460b      	mov	r3, r1
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	d03b      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004de6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004dea:	d01f      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004dec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004df0:	d818      	bhi.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004df2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004df6:	d003      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004df8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004dfc:	d007      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004dfe:	e011      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e00:	4b33      	ldr	r3, [pc, #204]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e04:	4a32      	ldr	r2, [pc, #200]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004e0c:	e00f      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e12:	3328      	adds	r3, #40	@ 0x28
 8004e14:	2101      	movs	r1, #1
 8004e16:	4618      	mov	r0, r3
 8004e18:	f000 fd98 	bl	800594c <RCCEx_PLL3_Config>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004e22:	e004      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e2a:	e000      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004e2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10b      	bne.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e36:	4b26      	ldr	r3, [pc, #152]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e3a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e46:	4a22      	ldr	r2, [pc, #136]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e48:	430b      	orrs	r3, r1
 8004e4a:	6553      	str	r3, [r2, #84]	@ 0x54
 8004e4c:	e003      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e5e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004e62:	673b      	str	r3, [r7, #112]	@ 0x70
 8004e64:	2300      	movs	r3, #0
 8004e66:	677b      	str	r3, [r7, #116]	@ 0x74
 8004e68:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	d034      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d003      	beq.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e80:	d007      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004e82:	e011      	b.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e84:	4b12      	ldr	r3, [pc, #72]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e88:	4a11      	ldr	r2, [pc, #68]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004e90:	e00e      	b.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e96:	3308      	adds	r3, #8
 8004e98:	2102      	movs	r1, #2
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f000 fca4 	bl	80057e8 <RCCEx_PLL2_Config>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004ea6:	e003      	b.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004eae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d10d      	bne.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004eb8:	4b05      	ldr	r3, [pc, #20]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ebc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004ec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ec6:	4a02      	ldr	r2, [pc, #8]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ec8:	430b      	orrs	r3, r1
 8004eca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ecc:	e006      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004ece:	bf00      	nop
 8004ed0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004ee8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004eea:	2300      	movs	r3, #0
 8004eec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004eee:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004ef2:	460b      	mov	r3, r1
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	d00c      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efc:	3328      	adds	r3, #40	@ 0x28
 8004efe:	2102      	movs	r1, #2
 8004f00:	4618      	mov	r0, r3
 8004f02:	f000 fd23 	bl	800594c <RCCEx_PLL3_Config>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d002      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004f1e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f20:	2300      	movs	r3, #0
 8004f22:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f24:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004f28:	460b      	mov	r3, r1
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	d038      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f3a:	d018      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004f3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f40:	d811      	bhi.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004f42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f46:	d014      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004f48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f4c:	d80b      	bhi.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d011      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004f52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f56:	d106      	bne.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f58:	4bc3      	ldr	r3, [pc, #780]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f5c:	4ac2      	ldr	r2, [pc, #776]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004f64:	e008      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f6c:	e004      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004f6e:	bf00      	nop
 8004f70:	e002      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004f72:	bf00      	nop
 8004f74:	e000      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004f76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d10b      	bne.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f80:	4bb9      	ldr	r3, [pc, #740]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f84:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f90:	4ab5      	ldr	r2, [pc, #724]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f92:	430b      	orrs	r3, r1
 8004f94:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f96:	e003      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004fac:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004fae:	2300      	movs	r3, #0
 8004fb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fb2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	d009      	beq.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004fbc:	4baa      	ldr	r3, [pc, #680]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fc0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fca:	4aa7      	ldr	r2, [pc, #668]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fcc:	430b      	orrs	r3, r1
 8004fce:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004fdc:	653b      	str	r3, [r7, #80]	@ 0x50
 8004fde:	2300      	movs	r3, #0
 8004fe0:	657b      	str	r3, [r7, #84]	@ 0x54
 8004fe2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	d00a      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004fec:	4b9e      	ldr	r3, [pc, #632]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004ffc:	4a9a      	ldr	r2, [pc, #616]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ffe:	430b      	orrs	r3, r1
 8005000:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800500e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005010:	2300      	movs	r3, #0
 8005012:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005014:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005018:	460b      	mov	r3, r1
 800501a:	4313      	orrs	r3, r2
 800501c:	d009      	beq.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800501e:	4b92      	ldr	r3, [pc, #584]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005020:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005022:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800502a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800502c:	4a8e      	ldr	r2, [pc, #568]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800502e:	430b      	orrs	r3, r1
 8005030:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800503a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800503e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005040:	2300      	movs	r3, #0
 8005042:	647b      	str	r3, [r7, #68]	@ 0x44
 8005044:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005048:	460b      	mov	r3, r1
 800504a:	4313      	orrs	r3, r2
 800504c:	d00e      	beq.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800504e:	4b86      	ldr	r3, [pc, #536]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	4a85      	ldr	r2, [pc, #532]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005054:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005058:	6113      	str	r3, [r2, #16]
 800505a:	4b83      	ldr	r3, [pc, #524]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800505c:	6919      	ldr	r1, [r3, #16]
 800505e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005062:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005066:	4a80      	ldr	r2, [pc, #512]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005068:	430b      	orrs	r3, r1
 800506a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800506c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005074:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005078:	63bb      	str	r3, [r7, #56]	@ 0x38
 800507a:	2300      	movs	r3, #0
 800507c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800507e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005082:	460b      	mov	r3, r1
 8005084:	4313      	orrs	r3, r2
 8005086:	d009      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005088:	4b77      	ldr	r3, [pc, #476]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800508a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800508c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005096:	4a74      	ldr	r2, [pc, #464]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005098:	430b      	orrs	r3, r1
 800509a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800509c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80050a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80050aa:	2300      	movs	r3, #0
 80050ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80050ae:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80050b2:	460b      	mov	r3, r1
 80050b4:	4313      	orrs	r3, r2
 80050b6:	d00a      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80050b8:	4b6b      	ldr	r3, [pc, #428]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050bc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80050c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050c8:	4a67      	ldr	r2, [pc, #412]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050ca:	430b      	orrs	r3, r1
 80050cc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80050ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d6:	2100      	movs	r1, #0
 80050d8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80050da:	f003 0301 	and.w	r3, r3, #1
 80050de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050e0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80050e4:	460b      	mov	r3, r1
 80050e6:	4313      	orrs	r3, r2
 80050e8:	d011      	beq.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ee:	3308      	adds	r3, #8
 80050f0:	2100      	movs	r1, #0
 80050f2:	4618      	mov	r0, r3
 80050f4:	f000 fb78 	bl	80057e8 <RCCEx_PLL2_Config>
 80050f8:	4603      	mov	r3, r0
 80050fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80050fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005106:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800510a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800510e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005116:	2100      	movs	r1, #0
 8005118:	6239      	str	r1, [r7, #32]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005120:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005124:	460b      	mov	r3, r1
 8005126:	4313      	orrs	r3, r2
 8005128:	d011      	beq.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800512a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800512e:	3308      	adds	r3, #8
 8005130:	2101      	movs	r1, #1
 8005132:	4618      	mov	r0, r3
 8005134:	f000 fb58 	bl	80057e8 <RCCEx_PLL2_Config>
 8005138:	4603      	mov	r3, r0
 800513a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800513e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005142:	2b00      	cmp	r3, #0
 8005144:	d003      	beq.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005146:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800514a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800514e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005156:	2100      	movs	r1, #0
 8005158:	61b9      	str	r1, [r7, #24]
 800515a:	f003 0304 	and.w	r3, r3, #4
 800515e:	61fb      	str	r3, [r7, #28]
 8005160:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005164:	460b      	mov	r3, r1
 8005166:	4313      	orrs	r3, r2
 8005168:	d011      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800516a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800516e:	3308      	adds	r3, #8
 8005170:	2102      	movs	r1, #2
 8005172:	4618      	mov	r0, r3
 8005174:	f000 fb38 	bl	80057e8 <RCCEx_PLL2_Config>
 8005178:	4603      	mov	r3, r0
 800517a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800517e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005182:	2b00      	cmp	r3, #0
 8005184:	d003      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005186:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800518a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800518e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005196:	2100      	movs	r1, #0
 8005198:	6139      	str	r1, [r7, #16]
 800519a:	f003 0308 	and.w	r3, r3, #8
 800519e:	617b      	str	r3, [r7, #20]
 80051a0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80051a4:	460b      	mov	r3, r1
 80051a6:	4313      	orrs	r3, r2
 80051a8:	d011      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80051aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ae:	3328      	adds	r3, #40	@ 0x28
 80051b0:	2100      	movs	r1, #0
 80051b2:	4618      	mov	r0, r3
 80051b4:	f000 fbca 	bl	800594c <RCCEx_PLL3_Config>
 80051b8:	4603      	mov	r3, r0
 80051ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80051be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d003      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80051ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d6:	2100      	movs	r1, #0
 80051d8:	60b9      	str	r1, [r7, #8]
 80051da:	f003 0310 	and.w	r3, r3, #16
 80051de:	60fb      	str	r3, [r7, #12]
 80051e0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80051e4:	460b      	mov	r3, r1
 80051e6:	4313      	orrs	r3, r2
 80051e8:	d011      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ee:	3328      	adds	r3, #40	@ 0x28
 80051f0:	2101      	movs	r1, #1
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 fbaa 	bl	800594c <RCCEx_PLL3_Config>
 80051f8:	4603      	mov	r3, r0
 80051fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80051fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005202:	2b00      	cmp	r3, #0
 8005204:	d003      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005206:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800520a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800520e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005216:	2100      	movs	r1, #0
 8005218:	6039      	str	r1, [r7, #0]
 800521a:	f003 0320 	and.w	r3, r3, #32
 800521e:	607b      	str	r3, [r7, #4]
 8005220:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005224:	460b      	mov	r3, r1
 8005226:	4313      	orrs	r3, r2
 8005228:	d011      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800522a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800522e:	3328      	adds	r3, #40	@ 0x28
 8005230:	2102      	movs	r1, #2
 8005232:	4618      	mov	r0, r3
 8005234:	f000 fb8a 	bl	800594c <RCCEx_PLL3_Config>
 8005238:	4603      	mov	r3, r0
 800523a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800523e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005242:	2b00      	cmp	r3, #0
 8005244:	d003      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005246:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800524a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800524e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005256:	2300      	movs	r3, #0
 8005258:	e000      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
}
 800525c:	4618      	mov	r0, r3
 800525e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005262:	46bd      	mov	sp, r7
 8005264:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005268:	58024400 	.word	0x58024400

0800526c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005270:	f7fe fd96 	bl	8003da0 <HAL_RCC_GetHCLKFreq>
 8005274:	4602      	mov	r2, r0
 8005276:	4b06      	ldr	r3, [pc, #24]	@ (8005290 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	091b      	lsrs	r3, r3, #4
 800527c:	f003 0307 	and.w	r3, r3, #7
 8005280:	4904      	ldr	r1, [pc, #16]	@ (8005294 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005282:	5ccb      	ldrb	r3, [r1, r3]
 8005284:	f003 031f 	and.w	r3, r3, #31
 8005288:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800528c:	4618      	mov	r0, r3
 800528e:	bd80      	pop	{r7, pc}
 8005290:	58024400 	.word	0x58024400
 8005294:	08008eb0 	.word	0x08008eb0

08005298 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005298:	b480      	push	{r7}
 800529a:	b089      	sub	sp, #36	@ 0x24
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80052a0:	4ba1      	ldr	r3, [pc, #644]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052a4:	f003 0303 	and.w	r3, r3, #3
 80052a8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80052aa:	4b9f      	ldr	r3, [pc, #636]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ae:	0b1b      	lsrs	r3, r3, #12
 80052b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052b4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80052b6:	4b9c      	ldr	r3, [pc, #624]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ba:	091b      	lsrs	r3, r3, #4
 80052bc:	f003 0301 	and.w	r3, r3, #1
 80052c0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80052c2:	4b99      	ldr	r3, [pc, #612]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052c6:	08db      	lsrs	r3, r3, #3
 80052c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80052cc:	693a      	ldr	r2, [r7, #16]
 80052ce:	fb02 f303 	mul.w	r3, r2, r3
 80052d2:	ee07 3a90 	vmov	s15, r3
 80052d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052da:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f000 8111 	beq.w	8005508 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	f000 8083 	beq.w	80053f4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	f200 80a1 	bhi.w	8005438 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d003      	beq.n	8005304 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d056      	beq.n	80053b0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005302:	e099      	b.n	8005438 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005304:	4b88      	ldr	r3, [pc, #544]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0320 	and.w	r3, r3, #32
 800530c:	2b00      	cmp	r3, #0
 800530e:	d02d      	beq.n	800536c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005310:	4b85      	ldr	r3, [pc, #532]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	08db      	lsrs	r3, r3, #3
 8005316:	f003 0303 	and.w	r3, r3, #3
 800531a:	4a84      	ldr	r2, [pc, #528]	@ (800552c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800531c:	fa22 f303 	lsr.w	r3, r2, r3
 8005320:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	ee07 3a90 	vmov	s15, r3
 8005328:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	ee07 3a90 	vmov	s15, r3
 8005332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005336:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800533a:	4b7b      	ldr	r3, [pc, #492]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800533c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800533e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005342:	ee07 3a90 	vmov	s15, r3
 8005346:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800534a:	ed97 6a03 	vldr	s12, [r7, #12]
 800534e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005530 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005352:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005356:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800535a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800535e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005366:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800536a:	e087      	b.n	800547c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	ee07 3a90 	vmov	s15, r3
 8005372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005376:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800537a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800537e:	4b6a      	ldr	r3, [pc, #424]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005386:	ee07 3a90 	vmov	s15, r3
 800538a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800538e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005392:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005530 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005396:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800539a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800539e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053ae:	e065      	b.n	800547c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	ee07 3a90 	vmov	s15, r3
 80053b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ba:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005538 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80053be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053c2:	4b59      	ldr	r3, [pc, #356]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053ca:	ee07 3a90 	vmov	s15, r3
 80053ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80053d6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005530 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80053da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053f2:	e043      	b.n	800547c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	ee07 3a90 	vmov	s15, r3
 80053fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053fe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800553c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005406:	4b48      	ldr	r3, [pc, #288]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800540a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800540e:	ee07 3a90 	vmov	s15, r3
 8005412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005416:	ed97 6a03 	vldr	s12, [r7, #12]
 800541a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005530 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800541e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005422:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005426:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800542a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800542e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005432:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005436:	e021      	b.n	800547c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	ee07 3a90 	vmov	s15, r3
 800543e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005442:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005538 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005446:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800544a:	4b37      	ldr	r3, [pc, #220]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800544c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800544e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005452:	ee07 3a90 	vmov	s15, r3
 8005456:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800545a:	ed97 6a03 	vldr	s12, [r7, #12]
 800545e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005530 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005462:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005466:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800546a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800546e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005476:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800547a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800547c:	4b2a      	ldr	r3, [pc, #168]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800547e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005480:	0a5b      	lsrs	r3, r3, #9
 8005482:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005486:	ee07 3a90 	vmov	s15, r3
 800548a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800548e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005492:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005496:	edd7 6a07 	vldr	s13, [r7, #28]
 800549a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800549e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054a2:	ee17 2a90 	vmov	r2, s15
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80054aa:	4b1f      	ldr	r3, [pc, #124]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ae:	0c1b      	lsrs	r3, r3, #16
 80054b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054b4:	ee07 3a90 	vmov	s15, r3
 80054b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80054c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80054c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054d0:	ee17 2a90 	vmov	r2, s15
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80054d8:	4b13      	ldr	r3, [pc, #76]	@ (8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054dc:	0e1b      	lsrs	r3, r3, #24
 80054de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054e2:	ee07 3a90 	vmov	s15, r3
 80054e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80054ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80054f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054fe:	ee17 2a90 	vmov	r2, s15
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005506:	e008      	b.n	800551a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	609a      	str	r2, [r3, #8]
}
 800551a:	bf00      	nop
 800551c:	3724      	adds	r7, #36	@ 0x24
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	58024400 	.word	0x58024400
 800552c:	03d09000 	.word	0x03d09000
 8005530:	46000000 	.word	0x46000000
 8005534:	4c742400 	.word	0x4c742400
 8005538:	4a742400 	.word	0x4a742400
 800553c:	4af42400 	.word	0x4af42400

08005540 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005540:	b480      	push	{r7}
 8005542:	b089      	sub	sp, #36	@ 0x24
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005548:	4ba1      	ldr	r3, [pc, #644]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800554a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554c:	f003 0303 	and.w	r3, r3, #3
 8005550:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005552:	4b9f      	ldr	r3, [pc, #636]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005556:	0d1b      	lsrs	r3, r3, #20
 8005558:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800555c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800555e:	4b9c      	ldr	r3, [pc, #624]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005562:	0a1b      	lsrs	r3, r3, #8
 8005564:	f003 0301 	and.w	r3, r3, #1
 8005568:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800556a:	4b99      	ldr	r3, [pc, #612]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800556c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800556e:	08db      	lsrs	r3, r3, #3
 8005570:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005574:	693a      	ldr	r2, [r7, #16]
 8005576:	fb02 f303 	mul.w	r3, r2, r3
 800557a:	ee07 3a90 	vmov	s15, r3
 800557e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005582:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 8111 	beq.w	80057b0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	2b02      	cmp	r3, #2
 8005592:	f000 8083 	beq.w	800569c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	2b02      	cmp	r3, #2
 800559a:	f200 80a1 	bhi.w	80056e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d003      	beq.n	80055ac <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d056      	beq.n	8005658 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80055aa:	e099      	b.n	80056e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80055ac:	4b88      	ldr	r3, [pc, #544]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0320 	and.w	r3, r3, #32
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d02d      	beq.n	8005614 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055b8:	4b85      	ldr	r3, [pc, #532]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	08db      	lsrs	r3, r3, #3
 80055be:	f003 0303 	and.w	r3, r3, #3
 80055c2:	4a84      	ldr	r2, [pc, #528]	@ (80057d4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80055c4:	fa22 f303 	lsr.w	r3, r2, r3
 80055c8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	ee07 3a90 	vmov	s15, r3
 80055d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	ee07 3a90 	vmov	s15, r3
 80055da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055e2:	4b7b      	ldr	r3, [pc, #492]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055ea:	ee07 3a90 	vmov	s15, r3
 80055ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80055f6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80057d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80055fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800560a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800560e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005612:	e087      	b.n	8005724 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	ee07 3a90 	vmov	s15, r3
 800561a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800561e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80057dc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005626:	4b6a      	ldr	r3, [pc, #424]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800562e:	ee07 3a90 	vmov	s15, r3
 8005632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005636:	ed97 6a03 	vldr	s12, [r7, #12]
 800563a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80057d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800563e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005646:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800564a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800564e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005652:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005656:	e065      	b.n	8005724 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	ee07 3a90 	vmov	s15, r3
 800565e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005662:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80057e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800566a:	4b59      	ldr	r3, [pc, #356]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800566c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005672:	ee07 3a90 	vmov	s15, r3
 8005676:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800567a:	ed97 6a03 	vldr	s12, [r7, #12]
 800567e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80057d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005682:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005686:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800568a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800568e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005696:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800569a:	e043      	b.n	8005724 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	ee07 3a90 	vmov	s15, r3
 80056a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056a6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80057e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80056aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056ae:	4b48      	ldr	r3, [pc, #288]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056b6:	ee07 3a90 	vmov	s15, r3
 80056ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056be:	ed97 6a03 	vldr	s12, [r7, #12]
 80056c2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80057d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80056c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056de:	e021      	b.n	8005724 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	ee07 3a90 	vmov	s15, r3
 80056e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80057e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80056ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056f2:	4b37      	ldr	r3, [pc, #220]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056fa:	ee07 3a90 	vmov	s15, r3
 80056fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005702:	ed97 6a03 	vldr	s12, [r7, #12]
 8005706:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80057d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800570a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800570e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005712:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005716:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800571a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800571e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005722:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005724:	4b2a      	ldr	r3, [pc, #168]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005728:	0a5b      	lsrs	r3, r3, #9
 800572a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800572e:	ee07 3a90 	vmov	s15, r3
 8005732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005736:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800573a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800573e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005742:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005746:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800574a:	ee17 2a90 	vmov	r2, s15
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005752:	4b1f      	ldr	r3, [pc, #124]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005756:	0c1b      	lsrs	r3, r3, #16
 8005758:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800575c:	ee07 3a90 	vmov	s15, r3
 8005760:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005764:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005768:	ee37 7a87 	vadd.f32	s14, s15, s14
 800576c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005770:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005774:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005778:	ee17 2a90 	vmov	r2, s15
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005780:	4b13      	ldr	r3, [pc, #76]	@ (80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005784:	0e1b      	lsrs	r3, r3, #24
 8005786:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800578a:	ee07 3a90 	vmov	s15, r3
 800578e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005792:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005796:	ee37 7a87 	vadd.f32	s14, s15, s14
 800579a:	edd7 6a07 	vldr	s13, [r7, #28]
 800579e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057a6:	ee17 2a90 	vmov	r2, s15
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80057ae:	e008      	b.n	80057c2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	609a      	str	r2, [r3, #8]
}
 80057c2:	bf00      	nop
 80057c4:	3724      	adds	r7, #36	@ 0x24
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr
 80057ce:	bf00      	nop
 80057d0:	58024400 	.word	0x58024400
 80057d4:	03d09000 	.word	0x03d09000
 80057d8:	46000000 	.word	0x46000000
 80057dc:	4c742400 	.word	0x4c742400
 80057e0:	4a742400 	.word	0x4a742400
 80057e4:	4af42400 	.word	0x4af42400

080057e8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057f2:	2300      	movs	r3, #0
 80057f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057f6:	4b53      	ldr	r3, [pc, #332]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80057f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057fa:	f003 0303 	and.w	r3, r3, #3
 80057fe:	2b03      	cmp	r3, #3
 8005800:	d101      	bne.n	8005806 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e099      	b.n	800593a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005806:	4b4f      	ldr	r3, [pc, #316]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a4e      	ldr	r2, [pc, #312]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 800580c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005810:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005812:	f7fb fed5 	bl	80015c0 <HAL_GetTick>
 8005816:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005818:	e008      	b.n	800582c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800581a:	f7fb fed1 	bl	80015c0 <HAL_GetTick>
 800581e:	4602      	mov	r2, r0
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	2b02      	cmp	r3, #2
 8005826:	d901      	bls.n	800582c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e086      	b.n	800593a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800582c:	4b45      	ldr	r3, [pc, #276]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d1f0      	bne.n	800581a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005838:	4b42      	ldr	r3, [pc, #264]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 800583a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800583c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	031b      	lsls	r3, r3, #12
 8005846:	493f      	ldr	r1, [pc, #252]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 8005848:	4313      	orrs	r3, r2
 800584a:	628b      	str	r3, [r1, #40]	@ 0x28
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	3b01      	subs	r3, #1
 8005852:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	3b01      	subs	r3, #1
 800585c:	025b      	lsls	r3, r3, #9
 800585e:	b29b      	uxth	r3, r3
 8005860:	431a      	orrs	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	3b01      	subs	r3, #1
 8005868:	041b      	lsls	r3, r3, #16
 800586a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800586e:	431a      	orrs	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	3b01      	subs	r3, #1
 8005876:	061b      	lsls	r3, r3, #24
 8005878:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800587c:	4931      	ldr	r1, [pc, #196]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 800587e:	4313      	orrs	r3, r2
 8005880:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005882:	4b30      	ldr	r3, [pc, #192]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 8005884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005886:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	695b      	ldr	r3, [r3, #20]
 800588e:	492d      	ldr	r1, [pc, #180]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 8005890:	4313      	orrs	r3, r2
 8005892:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005894:	4b2b      	ldr	r3, [pc, #172]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 8005896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005898:	f023 0220 	bic.w	r2, r3, #32
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	4928      	ldr	r1, [pc, #160]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058a2:	4313      	orrs	r3, r2
 80058a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80058a6:	4b27      	ldr	r3, [pc, #156]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058aa:	4a26      	ldr	r2, [pc, #152]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058ac:	f023 0310 	bic.w	r3, r3, #16
 80058b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80058b2:	4b24      	ldr	r3, [pc, #144]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058b6:	4b24      	ldr	r3, [pc, #144]	@ (8005948 <RCCEx_PLL2_Config+0x160>)
 80058b8:	4013      	ands	r3, r2
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	69d2      	ldr	r2, [r2, #28]
 80058be:	00d2      	lsls	r2, r2, #3
 80058c0:	4920      	ldr	r1, [pc, #128]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058c2:	4313      	orrs	r3, r2
 80058c4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80058c6:	4b1f      	ldr	r3, [pc, #124]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058cc:	f043 0310 	orr.w	r3, r3, #16
 80058d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d106      	bne.n	80058e6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80058d8:	4b1a      	ldr	r3, [pc, #104]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058dc:	4a19      	ldr	r2, [pc, #100]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80058e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80058e4:	e00f      	b.n	8005906 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d106      	bne.n	80058fa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80058ec:	4b15      	ldr	r3, [pc, #84]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f0:	4a14      	ldr	r2, [pc, #80]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80058f8:	e005      	b.n	8005906 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80058fa:	4b12      	ldr	r3, [pc, #72]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 80058fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058fe:	4a11      	ldr	r2, [pc, #68]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 8005900:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005904:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005906:	4b0f      	ldr	r3, [pc, #60]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a0e      	ldr	r2, [pc, #56]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 800590c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005910:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005912:	f7fb fe55 	bl	80015c0 <HAL_GetTick>
 8005916:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005918:	e008      	b.n	800592c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800591a:	f7fb fe51 	bl	80015c0 <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d901      	bls.n	800592c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	e006      	b.n	800593a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800592c:	4b05      	ldr	r3, [pc, #20]	@ (8005944 <RCCEx_PLL2_Config+0x15c>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d0f0      	beq.n	800591a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005938:	7bfb      	ldrb	r3, [r7, #15]
}
 800593a:	4618      	mov	r0, r3
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	58024400 	.word	0x58024400
 8005948:	ffff0007 	.word	0xffff0007

0800594c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005956:	2300      	movs	r3, #0
 8005958:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800595a:	4b53      	ldr	r3, [pc, #332]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 800595c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800595e:	f003 0303 	and.w	r3, r3, #3
 8005962:	2b03      	cmp	r3, #3
 8005964:	d101      	bne.n	800596a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e099      	b.n	8005a9e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800596a:	4b4f      	ldr	r3, [pc, #316]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a4e      	ldr	r2, [pc, #312]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005970:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005974:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005976:	f7fb fe23 	bl	80015c0 <HAL_GetTick>
 800597a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800597c:	e008      	b.n	8005990 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800597e:	f7fb fe1f 	bl	80015c0 <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	2b02      	cmp	r3, #2
 800598a:	d901      	bls.n	8005990 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800598c:	2303      	movs	r3, #3
 800598e:	e086      	b.n	8005a9e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005990:	4b45      	ldr	r3, [pc, #276]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1f0      	bne.n	800597e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800599c:	4b42      	ldr	r3, [pc, #264]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 800599e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059a0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	051b      	lsls	r3, r3, #20
 80059aa:	493f      	ldr	r1, [pc, #252]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	628b      	str	r3, [r1, #40]	@ 0x28
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	3b01      	subs	r3, #1
 80059b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	3b01      	subs	r3, #1
 80059c0:	025b      	lsls	r3, r3, #9
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	431a      	orrs	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	3b01      	subs	r3, #1
 80059cc:	041b      	lsls	r3, r3, #16
 80059ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80059d2:	431a      	orrs	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	3b01      	subs	r3, #1
 80059da:	061b      	lsls	r3, r3, #24
 80059dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80059e0:	4931      	ldr	r1, [pc, #196]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 80059e2:	4313      	orrs	r3, r2
 80059e4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80059e6:	4b30      	ldr	r3, [pc, #192]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 80059e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	492d      	ldr	r1, [pc, #180]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 80059f4:	4313      	orrs	r3, r2
 80059f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80059f8:	4b2b      	ldr	r3, [pc, #172]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 80059fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059fc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	4928      	ldr	r1, [pc, #160]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005a0a:	4b27      	ldr	r3, [pc, #156]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0e:	4a26      	ldr	r2, [pc, #152]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005a16:	4b24      	ldr	r3, [pc, #144]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a1a:	4b24      	ldr	r3, [pc, #144]	@ (8005aac <RCCEx_PLL3_Config+0x160>)
 8005a1c:	4013      	ands	r3, r2
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	69d2      	ldr	r2, [r2, #28]
 8005a22:	00d2      	lsls	r2, r2, #3
 8005a24:	4920      	ldr	r1, [pc, #128]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a2e:	4a1e      	ldr	r2, [pc, #120]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a34:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d106      	bne.n	8005a4a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a40:	4a19      	ldr	r2, [pc, #100]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a42:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005a46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005a48:	e00f      	b.n	8005a6a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d106      	bne.n	8005a5e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005a50:	4b15      	ldr	r3, [pc, #84]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a54:	4a14      	ldr	r2, [pc, #80]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a56:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005a5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005a5c:	e005      	b.n	8005a6a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005a5e:	4b12      	ldr	r3, [pc, #72]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a62:	4a11      	ldr	r2, [pc, #68]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a64:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a68:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a0e      	ldr	r2, [pc, #56]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a76:	f7fb fda3 	bl	80015c0 <HAL_GetTick>
 8005a7a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a7c:	e008      	b.n	8005a90 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a7e:	f7fb fd9f 	bl	80015c0 <HAL_GetTick>
 8005a82:	4602      	mov	r2, r0
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	2b02      	cmp	r3, #2
 8005a8a:	d901      	bls.n	8005a90 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	e006      	b.n	8005a9e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a90:	4b05      	ldr	r3, [pc, #20]	@ (8005aa8 <RCCEx_PLL3_Config+0x15c>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d0f0      	beq.n	8005a7e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	58024400 	.word	0x58024400
 8005aac:	ffff0007 	.word	0xffff0007

08005ab0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d101      	bne.n	8005ac2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e049      	b.n	8005b56 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d106      	bne.n	8005adc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f7fb fb26 	bl	8001128 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2202      	movs	r2, #2
 8005ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	3304      	adds	r3, #4
 8005aec:	4619      	mov	r1, r3
 8005aee:	4610      	mov	r0, r2
 8005af0:	f000 f9aa 	bl	8005e48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3708      	adds	r7, #8
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}

08005b5e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b5e:	b580      	push	{r7, lr}
 8005b60:	b082      	sub	sp, #8
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d101      	bne.n	8005b70 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e049      	b.n	8005c04 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d106      	bne.n	8005b8a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 f841 	bl	8005c0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2202      	movs	r2, #2
 8005b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	3304      	adds	r3, #4
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	4610      	mov	r0, r2
 8005b9e:	f000 f953 	bl	8005e48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2201      	movs	r2, #1
 8005bae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3708      	adds	r7, #8
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005c14:	bf00      	nop
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b086      	sub	sp, #24
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d101      	bne.n	8005c3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c3a:	2302      	movs	r3, #2
 8005c3c:	e0ff      	b.n	8005e3e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2b14      	cmp	r3, #20
 8005c4a:	f200 80f0 	bhi.w	8005e2e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005c4e:	a201      	add	r2, pc, #4	@ (adr r2, 8005c54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c54:	08005ca9 	.word	0x08005ca9
 8005c58:	08005e2f 	.word	0x08005e2f
 8005c5c:	08005e2f 	.word	0x08005e2f
 8005c60:	08005e2f 	.word	0x08005e2f
 8005c64:	08005ce9 	.word	0x08005ce9
 8005c68:	08005e2f 	.word	0x08005e2f
 8005c6c:	08005e2f 	.word	0x08005e2f
 8005c70:	08005e2f 	.word	0x08005e2f
 8005c74:	08005d2b 	.word	0x08005d2b
 8005c78:	08005e2f 	.word	0x08005e2f
 8005c7c:	08005e2f 	.word	0x08005e2f
 8005c80:	08005e2f 	.word	0x08005e2f
 8005c84:	08005d6b 	.word	0x08005d6b
 8005c88:	08005e2f 	.word	0x08005e2f
 8005c8c:	08005e2f 	.word	0x08005e2f
 8005c90:	08005e2f 	.word	0x08005e2f
 8005c94:	08005dad 	.word	0x08005dad
 8005c98:	08005e2f 	.word	0x08005e2f
 8005c9c:	08005e2f 	.word	0x08005e2f
 8005ca0:	08005e2f 	.word	0x08005e2f
 8005ca4:	08005ded 	.word	0x08005ded
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68b9      	ldr	r1, [r7, #8]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f000 f96a 	bl	8005f88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	699a      	ldr	r2, [r3, #24]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f042 0208 	orr.w	r2, r2, #8
 8005cc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	699a      	ldr	r2, [r3, #24]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f022 0204 	bic.w	r2, r2, #4
 8005cd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	6999      	ldr	r1, [r3, #24]
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	691a      	ldr	r2, [r3, #16]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	619a      	str	r2, [r3, #24]
      break;
 8005ce6:	e0a5      	b.n	8005e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68b9      	ldr	r1, [r7, #8]
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f000 f9da 	bl	80060a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	699a      	ldr	r2, [r3, #24]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	699a      	ldr	r2, [r3, #24]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	6999      	ldr	r1, [r3, #24]
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	021a      	lsls	r2, r3, #8
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	430a      	orrs	r2, r1
 8005d26:	619a      	str	r2, [r3, #24]
      break;
 8005d28:	e084      	b.n	8005e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	68b9      	ldr	r1, [r7, #8]
 8005d30:	4618      	mov	r0, r3
 8005d32:	f000 fa43 	bl	80061bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	69da      	ldr	r2, [r3, #28]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f042 0208 	orr.w	r2, r2, #8
 8005d44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	69da      	ldr	r2, [r3, #28]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f022 0204 	bic.w	r2, r2, #4
 8005d54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	69d9      	ldr	r1, [r3, #28]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	691a      	ldr	r2, [r3, #16]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	430a      	orrs	r2, r1
 8005d66:	61da      	str	r2, [r3, #28]
      break;
 8005d68:	e064      	b.n	8005e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68b9      	ldr	r1, [r7, #8]
 8005d70:	4618      	mov	r0, r3
 8005d72:	f000 faab 	bl	80062cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	69da      	ldr	r2, [r3, #28]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	69da      	ldr	r2, [r3, #28]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	69d9      	ldr	r1, [r3, #28]
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	021a      	lsls	r2, r3, #8
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	61da      	str	r2, [r3, #28]
      break;
 8005daa:	e043      	b.n	8005e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68b9      	ldr	r1, [r7, #8]
 8005db2:	4618      	mov	r0, r3
 8005db4:	f000 faf4 	bl	80063a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f042 0208 	orr.w	r2, r2, #8
 8005dc6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f022 0204 	bic.w	r2, r2, #4
 8005dd6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	691a      	ldr	r2, [r3, #16]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	430a      	orrs	r2, r1
 8005de8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005dea:	e023      	b.n	8005e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68b9      	ldr	r1, [r7, #8]
 8005df2:	4618      	mov	r0, r3
 8005df4:	f000 fb38 	bl	8006468 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	021a      	lsls	r2, r3, #8
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005e2c:	e002      	b.n	8005e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	75fb      	strb	r3, [r7, #23]
      break;
 8005e32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3718      	adds	r7, #24
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop

08005e48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a43      	ldr	r2, [pc, #268]	@ (8005f68 <TIM_Base_SetConfig+0x120>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d013      	beq.n	8005e88 <TIM_Base_SetConfig+0x40>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e66:	d00f      	beq.n	8005e88 <TIM_Base_SetConfig+0x40>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a40      	ldr	r2, [pc, #256]	@ (8005f6c <TIM_Base_SetConfig+0x124>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d00b      	beq.n	8005e88 <TIM_Base_SetConfig+0x40>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a3f      	ldr	r2, [pc, #252]	@ (8005f70 <TIM_Base_SetConfig+0x128>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d007      	beq.n	8005e88 <TIM_Base_SetConfig+0x40>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a3e      	ldr	r2, [pc, #248]	@ (8005f74 <TIM_Base_SetConfig+0x12c>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d003      	beq.n	8005e88 <TIM_Base_SetConfig+0x40>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a3d      	ldr	r2, [pc, #244]	@ (8005f78 <TIM_Base_SetConfig+0x130>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d108      	bne.n	8005e9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a32      	ldr	r2, [pc, #200]	@ (8005f68 <TIM_Base_SetConfig+0x120>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d01f      	beq.n	8005ee2 <TIM_Base_SetConfig+0x9a>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ea8:	d01b      	beq.n	8005ee2 <TIM_Base_SetConfig+0x9a>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a2f      	ldr	r2, [pc, #188]	@ (8005f6c <TIM_Base_SetConfig+0x124>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d017      	beq.n	8005ee2 <TIM_Base_SetConfig+0x9a>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a2e      	ldr	r2, [pc, #184]	@ (8005f70 <TIM_Base_SetConfig+0x128>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d013      	beq.n	8005ee2 <TIM_Base_SetConfig+0x9a>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4a2d      	ldr	r2, [pc, #180]	@ (8005f74 <TIM_Base_SetConfig+0x12c>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d00f      	beq.n	8005ee2 <TIM_Base_SetConfig+0x9a>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	4a2c      	ldr	r2, [pc, #176]	@ (8005f78 <TIM_Base_SetConfig+0x130>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d00b      	beq.n	8005ee2 <TIM_Base_SetConfig+0x9a>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4a2b      	ldr	r2, [pc, #172]	@ (8005f7c <TIM_Base_SetConfig+0x134>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d007      	beq.n	8005ee2 <TIM_Base_SetConfig+0x9a>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a2a      	ldr	r2, [pc, #168]	@ (8005f80 <TIM_Base_SetConfig+0x138>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d003      	beq.n	8005ee2 <TIM_Base_SetConfig+0x9a>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a29      	ldr	r2, [pc, #164]	@ (8005f84 <TIM_Base_SetConfig+0x13c>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d108      	bne.n	8005ef4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ee8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	695b      	ldr	r3, [r3, #20]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	689a      	ldr	r2, [r3, #8]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a14      	ldr	r2, [pc, #80]	@ (8005f68 <TIM_Base_SetConfig+0x120>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d00f      	beq.n	8005f3a <TIM_Base_SetConfig+0xf2>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a16      	ldr	r2, [pc, #88]	@ (8005f78 <TIM_Base_SetConfig+0x130>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d00b      	beq.n	8005f3a <TIM_Base_SetConfig+0xf2>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a15      	ldr	r2, [pc, #84]	@ (8005f7c <TIM_Base_SetConfig+0x134>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d007      	beq.n	8005f3a <TIM_Base_SetConfig+0xf2>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a14      	ldr	r2, [pc, #80]	@ (8005f80 <TIM_Base_SetConfig+0x138>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d003      	beq.n	8005f3a <TIM_Base_SetConfig+0xf2>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a13      	ldr	r2, [pc, #76]	@ (8005f84 <TIM_Base_SetConfig+0x13c>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d103      	bne.n	8005f42 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	691a      	ldr	r2, [r3, #16]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f043 0204 	orr.w	r2, r3, #4
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2201      	movs	r2, #1
 8005f52:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	68fa      	ldr	r2, [r7, #12]
 8005f58:	601a      	str	r2, [r3, #0]
}
 8005f5a:	bf00      	nop
 8005f5c:	3714      	adds	r7, #20
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	40010000 	.word	0x40010000
 8005f6c:	40000400 	.word	0x40000400
 8005f70:	40000800 	.word	0x40000800
 8005f74:	40000c00 	.word	0x40000c00
 8005f78:	40010400 	.word	0x40010400
 8005f7c:	40014000 	.word	0x40014000
 8005f80:	40014400 	.word	0x40014400
 8005f84:	40014800 	.word	0x40014800

08005f88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b087      	sub	sp, #28
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a1b      	ldr	r3, [r3, #32]
 8005f96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a1b      	ldr	r3, [r3, #32]
 8005f9c:	f023 0201 	bic.w	r2, r3, #1
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	699b      	ldr	r3, [r3, #24]
 8005fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005fb0:	68fa      	ldr	r2, [r7, #12]
 8005fb2:	4b37      	ldr	r3, [pc, #220]	@ (8006090 <TIM_OC1_SetConfig+0x108>)
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f023 0303 	bic.w	r3, r3, #3
 8005fbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	68fa      	ldr	r2, [r7, #12]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	f023 0302 	bic.w	r3, r3, #2
 8005fd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a2d      	ldr	r2, [pc, #180]	@ (8006094 <TIM_OC1_SetConfig+0x10c>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d00f      	beq.n	8006004 <TIM_OC1_SetConfig+0x7c>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a2c      	ldr	r2, [pc, #176]	@ (8006098 <TIM_OC1_SetConfig+0x110>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d00b      	beq.n	8006004 <TIM_OC1_SetConfig+0x7c>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a2b      	ldr	r2, [pc, #172]	@ (800609c <TIM_OC1_SetConfig+0x114>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d007      	beq.n	8006004 <TIM_OC1_SetConfig+0x7c>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a2a      	ldr	r2, [pc, #168]	@ (80060a0 <TIM_OC1_SetConfig+0x118>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d003      	beq.n	8006004 <TIM_OC1_SetConfig+0x7c>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a29      	ldr	r2, [pc, #164]	@ (80060a4 <TIM_OC1_SetConfig+0x11c>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d10c      	bne.n	800601e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	f023 0308 	bic.w	r3, r3, #8
 800600a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	697a      	ldr	r2, [r7, #20]
 8006012:	4313      	orrs	r3, r2
 8006014:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	f023 0304 	bic.w	r3, r3, #4
 800601c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a1c      	ldr	r2, [pc, #112]	@ (8006094 <TIM_OC1_SetConfig+0x10c>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d00f      	beq.n	8006046 <TIM_OC1_SetConfig+0xbe>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a1b      	ldr	r2, [pc, #108]	@ (8006098 <TIM_OC1_SetConfig+0x110>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d00b      	beq.n	8006046 <TIM_OC1_SetConfig+0xbe>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a1a      	ldr	r2, [pc, #104]	@ (800609c <TIM_OC1_SetConfig+0x114>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d007      	beq.n	8006046 <TIM_OC1_SetConfig+0xbe>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a19      	ldr	r2, [pc, #100]	@ (80060a0 <TIM_OC1_SetConfig+0x118>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d003      	beq.n	8006046 <TIM_OC1_SetConfig+0xbe>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a18      	ldr	r2, [pc, #96]	@ (80060a4 <TIM_OC1_SetConfig+0x11c>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d111      	bne.n	800606a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800604c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	4313      	orrs	r3, r2
 800605e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	4313      	orrs	r3, r2
 8006068:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	693a      	ldr	r2, [r7, #16]
 800606e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	685a      	ldr	r2, [r3, #4]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	697a      	ldr	r2, [r7, #20]
 8006082:	621a      	str	r2, [r3, #32]
}
 8006084:	bf00      	nop
 8006086:	371c      	adds	r7, #28
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr
 8006090:	fffeff8f 	.word	0xfffeff8f
 8006094:	40010000 	.word	0x40010000
 8006098:	40010400 	.word	0x40010400
 800609c:	40014000 	.word	0x40014000
 80060a0:	40014400 	.word	0x40014400
 80060a4:	40014800 	.word	0x40014800

080060a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b087      	sub	sp, #28
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6a1b      	ldr	r3, [r3, #32]
 80060b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6a1b      	ldr	r3, [r3, #32]
 80060bc:	f023 0210 	bic.w	r2, r3, #16
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	699b      	ldr	r3, [r3, #24]
 80060ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060d0:	68fa      	ldr	r2, [r7, #12]
 80060d2:	4b34      	ldr	r3, [pc, #208]	@ (80061a4 <TIM_OC2_SetConfig+0xfc>)
 80060d4:	4013      	ands	r3, r2
 80060d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	021b      	lsls	r3, r3, #8
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	f023 0320 	bic.w	r3, r3, #32
 80060f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	011b      	lsls	r3, r3, #4
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4a29      	ldr	r2, [pc, #164]	@ (80061a8 <TIM_OC2_SetConfig+0x100>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d003      	beq.n	8006110 <TIM_OC2_SetConfig+0x68>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	4a28      	ldr	r2, [pc, #160]	@ (80061ac <TIM_OC2_SetConfig+0x104>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d10d      	bne.n	800612c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006116:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	011b      	lsls	r3, r3, #4
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	4313      	orrs	r3, r2
 8006122:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800612a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a1e      	ldr	r2, [pc, #120]	@ (80061a8 <TIM_OC2_SetConfig+0x100>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d00f      	beq.n	8006154 <TIM_OC2_SetConfig+0xac>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a1d      	ldr	r2, [pc, #116]	@ (80061ac <TIM_OC2_SetConfig+0x104>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d00b      	beq.n	8006154 <TIM_OC2_SetConfig+0xac>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a1c      	ldr	r2, [pc, #112]	@ (80061b0 <TIM_OC2_SetConfig+0x108>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d007      	beq.n	8006154 <TIM_OC2_SetConfig+0xac>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a1b      	ldr	r2, [pc, #108]	@ (80061b4 <TIM_OC2_SetConfig+0x10c>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d003      	beq.n	8006154 <TIM_OC2_SetConfig+0xac>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a1a      	ldr	r2, [pc, #104]	@ (80061b8 <TIM_OC2_SetConfig+0x110>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d113      	bne.n	800617c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800615a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006162:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	695b      	ldr	r3, [r3, #20]
 8006168:	009b      	lsls	r3, r3, #2
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	4313      	orrs	r3, r2
 800616e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	699b      	ldr	r3, [r3, #24]
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	693a      	ldr	r2, [r7, #16]
 8006178:	4313      	orrs	r3, r2
 800617a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	693a      	ldr	r2, [r7, #16]
 8006180:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	685a      	ldr	r2, [r3, #4]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	697a      	ldr	r2, [r7, #20]
 8006194:	621a      	str	r2, [r3, #32]
}
 8006196:	bf00      	nop
 8006198:	371c      	adds	r7, #28
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop
 80061a4:	feff8fff 	.word	0xfeff8fff
 80061a8:	40010000 	.word	0x40010000
 80061ac:	40010400 	.word	0x40010400
 80061b0:	40014000 	.word	0x40014000
 80061b4:	40014400 	.word	0x40014400
 80061b8:	40014800 	.word	0x40014800

080061bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061bc:	b480      	push	{r7}
 80061be:	b087      	sub	sp, #28
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6a1b      	ldr	r3, [r3, #32]
 80061ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a1b      	ldr	r3, [r3, #32]
 80061d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	69db      	ldr	r3, [r3, #28]
 80061e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061e4:	68fa      	ldr	r2, [r7, #12]
 80061e6:	4b33      	ldr	r3, [pc, #204]	@ (80062b4 <TIM_OC3_SetConfig+0xf8>)
 80061e8:	4013      	ands	r3, r2
 80061ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f023 0303 	bic.w	r3, r3, #3
 80061f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	021b      	lsls	r3, r3, #8
 800620c:	697a      	ldr	r2, [r7, #20]
 800620e:	4313      	orrs	r3, r2
 8006210:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a28      	ldr	r2, [pc, #160]	@ (80062b8 <TIM_OC3_SetConfig+0xfc>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d003      	beq.n	8006222 <TIM_OC3_SetConfig+0x66>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a27      	ldr	r2, [pc, #156]	@ (80062bc <TIM_OC3_SetConfig+0x100>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d10d      	bne.n	800623e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006228:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	021b      	lsls	r3, r3, #8
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	4313      	orrs	r3, r2
 8006234:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800623c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a1d      	ldr	r2, [pc, #116]	@ (80062b8 <TIM_OC3_SetConfig+0xfc>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d00f      	beq.n	8006266 <TIM_OC3_SetConfig+0xaa>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a1c      	ldr	r2, [pc, #112]	@ (80062bc <TIM_OC3_SetConfig+0x100>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d00b      	beq.n	8006266 <TIM_OC3_SetConfig+0xaa>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a1b      	ldr	r2, [pc, #108]	@ (80062c0 <TIM_OC3_SetConfig+0x104>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d007      	beq.n	8006266 <TIM_OC3_SetConfig+0xaa>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a1a      	ldr	r2, [pc, #104]	@ (80062c4 <TIM_OC3_SetConfig+0x108>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d003      	beq.n	8006266 <TIM_OC3_SetConfig+0xaa>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a19      	ldr	r2, [pc, #100]	@ (80062c8 <TIM_OC3_SetConfig+0x10c>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d113      	bne.n	800628e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800626c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006274:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	695b      	ldr	r3, [r3, #20]
 800627a:	011b      	lsls	r3, r3, #4
 800627c:	693a      	ldr	r2, [r7, #16]
 800627e:	4313      	orrs	r3, r2
 8006280:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	011b      	lsls	r3, r3, #4
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	4313      	orrs	r3, r2
 800628c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	693a      	ldr	r2, [r7, #16]
 8006292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	685a      	ldr	r2, [r3, #4]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	697a      	ldr	r2, [r7, #20]
 80062a6:	621a      	str	r2, [r3, #32]
}
 80062a8:	bf00      	nop
 80062aa:	371c      	adds	r7, #28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr
 80062b4:	fffeff8f 	.word	0xfffeff8f
 80062b8:	40010000 	.word	0x40010000
 80062bc:	40010400 	.word	0x40010400
 80062c0:	40014000 	.word	0x40014000
 80062c4:	40014400 	.word	0x40014400
 80062c8:	40014800 	.word	0x40014800

080062cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b087      	sub	sp, #28
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a1b      	ldr	r3, [r3, #32]
 80062e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	69db      	ldr	r3, [r3, #28]
 80062f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	4b24      	ldr	r3, [pc, #144]	@ (8006388 <TIM_OC4_SetConfig+0xbc>)
 80062f8:	4013      	ands	r3, r2
 80062fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006302:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	021b      	lsls	r3, r3, #8
 800630a:	68fa      	ldr	r2, [r7, #12]
 800630c:	4313      	orrs	r3, r2
 800630e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006316:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	031b      	lsls	r3, r3, #12
 800631e:	693a      	ldr	r2, [r7, #16]
 8006320:	4313      	orrs	r3, r2
 8006322:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a19      	ldr	r2, [pc, #100]	@ (800638c <TIM_OC4_SetConfig+0xc0>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d00f      	beq.n	800634c <TIM_OC4_SetConfig+0x80>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a18      	ldr	r2, [pc, #96]	@ (8006390 <TIM_OC4_SetConfig+0xc4>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d00b      	beq.n	800634c <TIM_OC4_SetConfig+0x80>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a17      	ldr	r2, [pc, #92]	@ (8006394 <TIM_OC4_SetConfig+0xc8>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d007      	beq.n	800634c <TIM_OC4_SetConfig+0x80>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a16      	ldr	r2, [pc, #88]	@ (8006398 <TIM_OC4_SetConfig+0xcc>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d003      	beq.n	800634c <TIM_OC4_SetConfig+0x80>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a15      	ldr	r2, [pc, #84]	@ (800639c <TIM_OC4_SetConfig+0xd0>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d109      	bne.n	8006360 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006352:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	695b      	ldr	r3, [r3, #20]
 8006358:	019b      	lsls	r3, r3, #6
 800635a:	697a      	ldr	r2, [r7, #20]
 800635c:	4313      	orrs	r3, r2
 800635e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	685a      	ldr	r2, [r3, #4]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	621a      	str	r2, [r3, #32]
}
 800637a:	bf00      	nop
 800637c:	371c      	adds	r7, #28
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	feff8fff 	.word	0xfeff8fff
 800638c:	40010000 	.word	0x40010000
 8006390:	40010400 	.word	0x40010400
 8006394:	40014000 	.word	0x40014000
 8006398:	40014400 	.word	0x40014400
 800639c:	40014800 	.word	0x40014800

080063a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b087      	sub	sp, #28
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a1b      	ldr	r3, [r3, #32]
 80063b4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4b21      	ldr	r3, [pc, #132]	@ (8006450 <TIM_OC5_SetConfig+0xb0>)
 80063cc:	4013      	ands	r3, r2
 80063ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80063e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	041b      	lsls	r3, r3, #16
 80063e8:	693a      	ldr	r2, [r7, #16]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4a18      	ldr	r2, [pc, #96]	@ (8006454 <TIM_OC5_SetConfig+0xb4>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d00f      	beq.n	8006416 <TIM_OC5_SetConfig+0x76>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	4a17      	ldr	r2, [pc, #92]	@ (8006458 <TIM_OC5_SetConfig+0xb8>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d00b      	beq.n	8006416 <TIM_OC5_SetConfig+0x76>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a16      	ldr	r2, [pc, #88]	@ (800645c <TIM_OC5_SetConfig+0xbc>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d007      	beq.n	8006416 <TIM_OC5_SetConfig+0x76>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a15      	ldr	r2, [pc, #84]	@ (8006460 <TIM_OC5_SetConfig+0xc0>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d003      	beq.n	8006416 <TIM_OC5_SetConfig+0x76>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a14      	ldr	r2, [pc, #80]	@ (8006464 <TIM_OC5_SetConfig+0xc4>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d109      	bne.n	800642a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800641c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	695b      	ldr	r3, [r3, #20]
 8006422:	021b      	lsls	r3, r3, #8
 8006424:	697a      	ldr	r2, [r7, #20]
 8006426:	4313      	orrs	r3, r2
 8006428:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	697a      	ldr	r2, [r7, #20]
 800642e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	685a      	ldr	r2, [r3, #4]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	693a      	ldr	r2, [r7, #16]
 8006442:	621a      	str	r2, [r3, #32]
}
 8006444:	bf00      	nop
 8006446:	371c      	adds	r7, #28
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr
 8006450:	fffeff8f 	.word	0xfffeff8f
 8006454:	40010000 	.word	0x40010000
 8006458:	40010400 	.word	0x40010400
 800645c:	40014000 	.word	0x40014000
 8006460:	40014400 	.word	0x40014400
 8006464:	40014800 	.word	0x40014800

08006468 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006468:	b480      	push	{r7}
 800646a:	b087      	sub	sp, #28
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a1b      	ldr	r3, [r3, #32]
 800647c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800648e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006490:	68fa      	ldr	r2, [r7, #12]
 8006492:	4b22      	ldr	r3, [pc, #136]	@ (800651c <TIM_OC6_SetConfig+0xb4>)
 8006494:	4013      	ands	r3, r2
 8006496:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	021b      	lsls	r3, r3, #8
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80064aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	051b      	lsls	r3, r3, #20
 80064b2:	693a      	ldr	r2, [r7, #16]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a19      	ldr	r2, [pc, #100]	@ (8006520 <TIM_OC6_SetConfig+0xb8>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d00f      	beq.n	80064e0 <TIM_OC6_SetConfig+0x78>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a18      	ldr	r2, [pc, #96]	@ (8006524 <TIM_OC6_SetConfig+0xbc>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d00b      	beq.n	80064e0 <TIM_OC6_SetConfig+0x78>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a17      	ldr	r2, [pc, #92]	@ (8006528 <TIM_OC6_SetConfig+0xc0>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d007      	beq.n	80064e0 <TIM_OC6_SetConfig+0x78>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a16      	ldr	r2, [pc, #88]	@ (800652c <TIM_OC6_SetConfig+0xc4>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d003      	beq.n	80064e0 <TIM_OC6_SetConfig+0x78>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a15      	ldr	r2, [pc, #84]	@ (8006530 <TIM_OC6_SetConfig+0xc8>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d109      	bne.n	80064f4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80064e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	695b      	ldr	r3, [r3, #20]
 80064ec:	029b      	lsls	r3, r3, #10
 80064ee:	697a      	ldr	r2, [r7, #20]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	685a      	ldr	r2, [r3, #4]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	621a      	str	r2, [r3, #32]
}
 800650e:	bf00      	nop
 8006510:	371c      	adds	r7, #28
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	feff8fff 	.word	0xfeff8fff
 8006520:	40010000 	.word	0x40010000
 8006524:	40010400 	.word	0x40010400
 8006528:	40014000 	.word	0x40014000
 800652c:	40014400 	.word	0x40014400
 8006530:	40014800 	.word	0x40014800

08006534 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e042      	b.n	80065cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800654c:	2b00      	cmp	r3, #0
 800654e:	d106      	bne.n	800655e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f7fa fe83 	bl	8001264 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2224      	movs	r2, #36	@ 0x24
 8006562:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f022 0201 	bic.w	r2, r2, #1
 8006574:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800657a:	2b00      	cmp	r3, #0
 800657c:	d002      	beq.n	8006584 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f001 fa08 	bl	8007994 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 fc9d 	bl	8006ec4 <UART_SetConfig>
 800658a:	4603      	mov	r3, r0
 800658c:	2b01      	cmp	r3, #1
 800658e:	d101      	bne.n	8006594 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e01b      	b.n	80065cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685a      	ldr	r2, [r3, #4]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	689a      	ldr	r2, [r3, #8]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f042 0201 	orr.w	r2, r2, #1
 80065c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f001 fa87 	bl	8007ad8 <UART_CheckIdleState>
 80065ca:	4603      	mov	r3, r0
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3708      	adds	r7, #8
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b08a      	sub	sp, #40	@ 0x28
 80065d8:	af02      	add	r7, sp, #8
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	603b      	str	r3, [r7, #0]
 80065e0:	4613      	mov	r3, r2
 80065e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ea:	2b20      	cmp	r3, #32
 80065ec:	d17b      	bne.n	80066e6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d002      	beq.n	80065fa <HAL_UART_Transmit+0x26>
 80065f4:	88fb      	ldrh	r3, [r7, #6]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d101      	bne.n	80065fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e074      	b.n	80066e8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2200      	movs	r2, #0
 8006602:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2221      	movs	r2, #33	@ 0x21
 800660a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800660e:	f7fa ffd7 	bl	80015c0 <HAL_GetTick>
 8006612:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	88fa      	ldrh	r2, [r7, #6]
 8006618:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	88fa      	ldrh	r2, [r7, #6]
 8006620:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800662c:	d108      	bne.n	8006640 <HAL_UART_Transmit+0x6c>
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d104      	bne.n	8006640 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006636:	2300      	movs	r3, #0
 8006638:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	61bb      	str	r3, [r7, #24]
 800663e:	e003      	b.n	8006648 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006644:	2300      	movs	r3, #0
 8006646:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006648:	e030      	b.n	80066ac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	9300      	str	r3, [sp, #0]
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	2200      	movs	r2, #0
 8006652:	2180      	movs	r1, #128	@ 0x80
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f001 fae9 	bl	8007c2c <UART_WaitOnFlagUntilTimeout>
 800665a:	4603      	mov	r3, r0
 800665c:	2b00      	cmp	r3, #0
 800665e:	d005      	beq.n	800666c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2220      	movs	r2, #32
 8006664:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e03d      	b.n	80066e8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10b      	bne.n	800668a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	881b      	ldrh	r3, [r3, #0]
 8006676:	461a      	mov	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006680:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	3302      	adds	r3, #2
 8006686:	61bb      	str	r3, [r7, #24]
 8006688:	e007      	b.n	800669a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	781a      	ldrb	r2, [r3, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	3301      	adds	r3, #1
 8006698:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	3b01      	subs	r3, #1
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d1c8      	bne.n	800664a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	9300      	str	r3, [sp, #0]
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	2200      	movs	r2, #0
 80066c0:	2140      	movs	r1, #64	@ 0x40
 80066c2:	68f8      	ldr	r0, [r7, #12]
 80066c4:	f001 fab2 	bl	8007c2c <UART_WaitOnFlagUntilTimeout>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d005      	beq.n	80066da <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2220      	movs	r2, #32
 80066d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80066d6:	2303      	movs	r3, #3
 80066d8:	e006      	b.n	80066e8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2220      	movs	r2, #32
 80066de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80066e2:	2300      	movs	r3, #0
 80066e4:	e000      	b.n	80066e8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80066e6:	2302      	movs	r3, #2
  }
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3720      	adds	r7, #32
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b0ba      	sub	sp, #232	@ 0xe8
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	69db      	ldr	r3, [r3, #28]
 80066fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006716:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800671a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800671e:	4013      	ands	r3, r2
 8006720:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006724:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006728:	2b00      	cmp	r3, #0
 800672a:	d11b      	bne.n	8006764 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800672c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006730:	f003 0320 	and.w	r3, r3, #32
 8006734:	2b00      	cmp	r3, #0
 8006736:	d015      	beq.n	8006764 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800673c:	f003 0320 	and.w	r3, r3, #32
 8006740:	2b00      	cmp	r3, #0
 8006742:	d105      	bne.n	8006750 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006744:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800674c:	2b00      	cmp	r3, #0
 800674e:	d009      	beq.n	8006764 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006754:	2b00      	cmp	r3, #0
 8006756:	f000 8393 	beq.w	8006e80 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	4798      	blx	r3
      }
      return;
 8006762:	e38d      	b.n	8006e80 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006764:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006768:	2b00      	cmp	r3, #0
 800676a:	f000 8123 	beq.w	80069b4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800676e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006772:	4b8d      	ldr	r3, [pc, #564]	@ (80069a8 <HAL_UART_IRQHandler+0x2b8>)
 8006774:	4013      	ands	r3, r2
 8006776:	2b00      	cmp	r3, #0
 8006778:	d106      	bne.n	8006788 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800677a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800677e:	4b8b      	ldr	r3, [pc, #556]	@ (80069ac <HAL_UART_IRQHandler+0x2bc>)
 8006780:	4013      	ands	r3, r2
 8006782:	2b00      	cmp	r3, #0
 8006784:	f000 8116 	beq.w	80069b4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b00      	cmp	r3, #0
 8006792:	d011      	beq.n	80067b8 <HAL_UART_IRQHandler+0xc8>
 8006794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800679c:	2b00      	cmp	r3, #0
 800679e:	d00b      	beq.n	80067b8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2201      	movs	r2, #1
 80067a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ae:	f043 0201 	orr.w	r2, r3, #1
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80067b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067bc:	f003 0302 	and.w	r3, r3, #2
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d011      	beq.n	80067e8 <HAL_UART_IRQHandler+0xf8>
 80067c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067c8:	f003 0301 	and.w	r3, r3, #1
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00b      	beq.n	80067e8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2202      	movs	r2, #2
 80067d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067de:	f043 0204 	orr.w	r2, r3, #4
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80067e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ec:	f003 0304 	and.w	r3, r3, #4
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d011      	beq.n	8006818 <HAL_UART_IRQHandler+0x128>
 80067f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067f8:	f003 0301 	and.w	r3, r3, #1
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00b      	beq.n	8006818 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	2204      	movs	r2, #4
 8006806:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800680e:	f043 0202 	orr.w	r2, r3, #2
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800681c:	f003 0308 	and.w	r3, r3, #8
 8006820:	2b00      	cmp	r3, #0
 8006822:	d017      	beq.n	8006854 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006828:	f003 0320 	and.w	r3, r3, #32
 800682c:	2b00      	cmp	r3, #0
 800682e:	d105      	bne.n	800683c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006830:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006834:	4b5c      	ldr	r3, [pc, #368]	@ (80069a8 <HAL_UART_IRQHandler+0x2b8>)
 8006836:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006838:	2b00      	cmp	r3, #0
 800683a:	d00b      	beq.n	8006854 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2208      	movs	r2, #8
 8006842:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800684a:	f043 0208 	orr.w	r2, r3, #8
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006854:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006858:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800685c:	2b00      	cmp	r3, #0
 800685e:	d012      	beq.n	8006886 <HAL_UART_IRQHandler+0x196>
 8006860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006864:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00c      	beq.n	8006886 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006874:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800687c:	f043 0220 	orr.w	r2, r3, #32
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 82f9 	beq.w	8006e84 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006896:	f003 0320 	and.w	r3, r3, #32
 800689a:	2b00      	cmp	r3, #0
 800689c:	d013      	beq.n	80068c6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800689e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068a2:	f003 0320 	and.w	r3, r3, #32
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d105      	bne.n	80068b6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80068aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d007      	beq.n	80068c6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d003      	beq.n	80068c6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068cc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068da:	2b40      	cmp	r3, #64	@ 0x40
 80068dc:	d005      	beq.n	80068ea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80068de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068e2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d054      	beq.n	8006994 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f001 fb2e 	bl	8007f4c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068fa:	2b40      	cmp	r3, #64	@ 0x40
 80068fc:	d146      	bne.n	800698c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	3308      	adds	r3, #8
 8006904:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006908:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800690c:	e853 3f00 	ldrex	r3, [r3]
 8006910:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006914:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006918:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800691c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	3308      	adds	r3, #8
 8006926:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800692a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800692e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006932:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006936:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800693a:	e841 2300 	strex	r3, r2, [r1]
 800693e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006942:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006946:	2b00      	cmp	r3, #0
 8006948:	d1d9      	bne.n	80068fe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006950:	2b00      	cmp	r3, #0
 8006952:	d017      	beq.n	8006984 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800695a:	4a15      	ldr	r2, [pc, #84]	@ (80069b0 <HAL_UART_IRQHandler+0x2c0>)
 800695c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006964:	4618      	mov	r0, r3
 8006966:	f7fb fa95 	bl	8001e94 <HAL_DMA_Abort_IT>
 800696a:	4603      	mov	r3, r0
 800696c:	2b00      	cmp	r3, #0
 800696e:	d019      	beq.n	80069a4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006976:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800697e:	4610      	mov	r0, r2
 8006980:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006982:	e00f      	b.n	80069a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f7f9 ff9d 	bl	80008c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800698a:	e00b      	b.n	80069a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f7f9 ff99 	bl	80008c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006992:	e007      	b.n	80069a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f7f9 ff95 	bl	80008c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80069a2:	e26f      	b.n	8006e84 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069a4:	bf00      	nop
    return;
 80069a6:	e26d      	b.n	8006e84 <HAL_UART_IRQHandler+0x794>
 80069a8:	10000001 	.word	0x10000001
 80069ac:	04000120 	.word	0x04000120
 80069b0:	08008019 	.word	0x08008019

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	f040 8203 	bne.w	8006dc4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80069be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069c2:	f003 0310 	and.w	r3, r3, #16
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	f000 81fc 	beq.w	8006dc4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80069cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069d0:	f003 0310 	and.w	r3, r3, #16
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	f000 81f5 	beq.w	8006dc4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	2210      	movs	r2, #16
 80069e0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ec:	2b40      	cmp	r3, #64	@ 0x40
 80069ee:	f040 816d 	bne.w	8006ccc <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4aa4      	ldr	r2, [pc, #656]	@ (8006c8c <HAL_UART_IRQHandler+0x59c>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d068      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4aa1      	ldr	r2, [pc, #644]	@ (8006c90 <HAL_UART_IRQHandler+0x5a0>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d061      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a9f      	ldr	r2, [pc, #636]	@ (8006c94 <HAL_UART_IRQHandler+0x5a4>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d05a      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a9c      	ldr	r2, [pc, #624]	@ (8006c98 <HAL_UART_IRQHandler+0x5a8>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d053      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a9a      	ldr	r2, [pc, #616]	@ (8006c9c <HAL_UART_IRQHandler+0x5ac>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d04c      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a97      	ldr	r2, [pc, #604]	@ (8006ca0 <HAL_UART_IRQHandler+0x5b0>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d045      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a95      	ldr	r2, [pc, #596]	@ (8006ca4 <HAL_UART_IRQHandler+0x5b4>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d03e      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a92      	ldr	r2, [pc, #584]	@ (8006ca8 <HAL_UART_IRQHandler+0x5b8>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d037      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a90      	ldr	r2, [pc, #576]	@ (8006cac <HAL_UART_IRQHandler+0x5bc>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d030      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a8d      	ldr	r2, [pc, #564]	@ (8006cb0 <HAL_UART_IRQHandler+0x5c0>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d029      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a8b      	ldr	r2, [pc, #556]	@ (8006cb4 <HAL_UART_IRQHandler+0x5c4>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d022      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a88      	ldr	r2, [pc, #544]	@ (8006cb8 <HAL_UART_IRQHandler+0x5c8>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d01b      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a86      	ldr	r2, [pc, #536]	@ (8006cbc <HAL_UART_IRQHandler+0x5cc>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d014      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a83      	ldr	r2, [pc, #524]	@ (8006cc0 <HAL_UART_IRQHandler+0x5d0>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d00d      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a81      	ldr	r2, [pc, #516]	@ (8006cc4 <HAL_UART_IRQHandler+0x5d4>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d006      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x3e2>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a7e      	ldr	r2, [pc, #504]	@ (8006cc8 <HAL_UART_IRQHandler+0x5d8>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d106      	bne.n	8006ae0 <HAL_UART_IRQHandler+0x3f0>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	e005      	b.n	8006aec <HAL_UART_IRQHandler+0x3fc>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006af0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f000 80ad 	beq.w	8006c54 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b00:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b04:	429a      	cmp	r2, r3
 8006b06:	f080 80a5 	bcs.w	8006c54 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b1a:	69db      	ldr	r3, [r3, #28]
 8006b1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b20:	f000 8087 	beq.w	8006c32 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b30:	e853 3f00 	ldrex	r3, [r3]
 8006b34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006b38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	461a      	mov	r2, r3
 8006b4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006b4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006b52:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006b5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006b5e:	e841 2300 	strex	r3, r2, [r1]
 8006b62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006b66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1da      	bne.n	8006b24 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	3308      	adds	r3, #8
 8006b74:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b78:	e853 3f00 	ldrex	r3, [r3]
 8006b7c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006b7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b80:	f023 0301 	bic.w	r3, r3, #1
 8006b84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	3308      	adds	r3, #8
 8006b8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006b92:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006b96:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b98:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006b9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b9e:	e841 2300 	strex	r3, r2, [r1]
 8006ba2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006ba4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1e1      	bne.n	8006b6e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3308      	adds	r3, #8
 8006bb0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006bb4:	e853 3f00 	ldrex	r3, [r3]
 8006bb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006bba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	3308      	adds	r3, #8
 8006bca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006bce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006bd0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006bd4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006bd6:	e841 2300 	strex	r3, r2, [r1]
 8006bda:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006bdc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1e3      	bne.n	8006baa <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2220      	movs	r2, #32
 8006be6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2200      	movs	r2, #0
 8006bee:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bf8:	e853 3f00 	ldrex	r3, [r3]
 8006bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006bfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c00:	f023 0310 	bic.w	r3, r3, #16
 8006c04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c12:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c14:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c1a:	e841 2300 	strex	r3, r2, [r1]
 8006c1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1e4      	bne.n	8006bf0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7fa fe13 	bl	8001858 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2202      	movs	r2, #2
 8006c36:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	1ad3      	subs	r3, r2, r3
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f7f9 fe0f 	bl	8000870 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006c52:	e119      	b.n	8006e88 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	f040 8112 	bne.w	8006e88 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c6a:	69db      	ldr	r3, [r3, #28]
 8006c6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c70:	f040 810a 	bne.w	8006e88 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2202      	movs	r2, #2
 8006c78:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c80:	4619      	mov	r1, r3
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f7f9 fdf4 	bl	8000870 <HAL_UARTEx_RxEventCallback>
      return;
 8006c88:	e0fe      	b.n	8006e88 <HAL_UART_IRQHandler+0x798>
 8006c8a:	bf00      	nop
 8006c8c:	40020010 	.word	0x40020010
 8006c90:	40020028 	.word	0x40020028
 8006c94:	40020040 	.word	0x40020040
 8006c98:	40020058 	.word	0x40020058
 8006c9c:	40020070 	.word	0x40020070
 8006ca0:	40020088 	.word	0x40020088
 8006ca4:	400200a0 	.word	0x400200a0
 8006ca8:	400200b8 	.word	0x400200b8
 8006cac:	40020410 	.word	0x40020410
 8006cb0:	40020428 	.word	0x40020428
 8006cb4:	40020440 	.word	0x40020440
 8006cb8:	40020458 	.word	0x40020458
 8006cbc:	40020470 	.word	0x40020470
 8006cc0:	40020488 	.word	0x40020488
 8006cc4:	400204a0 	.word	0x400204a0
 8006cc8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	1ad3      	subs	r3, r2, r3
 8006cdc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	f000 80cf 	beq.w	8006e8c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8006cee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	f000 80ca 	beq.w	8006e8c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d00:	e853 3f00 	ldrex	r3, [r3]
 8006d04:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d0c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	461a      	mov	r2, r3
 8006d16:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d1c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d22:	e841 2300 	strex	r3, r2, [r1]
 8006d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1e4      	bne.n	8006cf8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	3308      	adds	r3, #8
 8006d34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d38:	e853 3f00 	ldrex	r3, [r3]
 8006d3c:	623b      	str	r3, [r7, #32]
   return(result);
 8006d3e:	6a3a      	ldr	r2, [r7, #32]
 8006d40:	4b55      	ldr	r3, [pc, #340]	@ (8006e98 <HAL_UART_IRQHandler+0x7a8>)
 8006d42:	4013      	ands	r3, r2
 8006d44:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	3308      	adds	r3, #8
 8006d4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006d52:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d5a:	e841 2300 	strex	r3, r2, [r1]
 8006d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d1e3      	bne.n	8006d2e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2220      	movs	r2, #32
 8006d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2200      	movs	r2, #0
 8006d72:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	e853 3f00 	ldrex	r3, [r3]
 8006d86:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f023 0310 	bic.w	r3, r3, #16
 8006d8e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	461a      	mov	r2, r3
 8006d98:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006d9c:	61fb      	str	r3, [r7, #28]
 8006d9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da0:	69b9      	ldr	r1, [r7, #24]
 8006da2:	69fa      	ldr	r2, [r7, #28]
 8006da4:	e841 2300 	strex	r3, r2, [r1]
 8006da8:	617b      	str	r3, [r7, #20]
   return(result);
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1e4      	bne.n	8006d7a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2202      	movs	r2, #2
 8006db4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006db6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006dba:	4619      	mov	r1, r3
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f7f9 fd57 	bl	8000870 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006dc2:	e063      	b.n	8006e8c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006dc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dc8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d00e      	beq.n	8006dee <HAL_UART_IRQHandler+0x6fe>
 8006dd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dd4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d008      	beq.n	8006dee <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006de4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f001 fe74 	bl	8008ad4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006dec:	e051      	b.n	8006e92 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d014      	beq.n	8006e24 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006dfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d105      	bne.n	8006e12 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006e06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d008      	beq.n	8006e24 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d03a      	beq.n	8006e90 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	4798      	blx	r3
    }
    return;
 8006e22:	e035      	b.n	8006e90 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d009      	beq.n	8006e44 <HAL_UART_IRQHandler+0x754>
 8006e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d003      	beq.n	8006e44 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f001 f8fd 	bl	800803c <UART_EndTransmit_IT>
    return;
 8006e42:	e026      	b.n	8006e92 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d009      	beq.n	8006e64 <HAL_UART_IRQHandler+0x774>
 8006e50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d003      	beq.n	8006e64 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f001 fe4d 	bl	8008afc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e62:	e016      	b.n	8006e92 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006e64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d010      	beq.n	8006e92 <HAL_UART_IRQHandler+0x7a2>
 8006e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	da0c      	bge.n	8006e92 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f001 fe35 	bl	8008ae8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e7e:	e008      	b.n	8006e92 <HAL_UART_IRQHandler+0x7a2>
      return;
 8006e80:	bf00      	nop
 8006e82:	e006      	b.n	8006e92 <HAL_UART_IRQHandler+0x7a2>
    return;
 8006e84:	bf00      	nop
 8006e86:	e004      	b.n	8006e92 <HAL_UART_IRQHandler+0x7a2>
      return;
 8006e88:	bf00      	nop
 8006e8a:	e002      	b.n	8006e92 <HAL_UART_IRQHandler+0x7a2>
      return;
 8006e8c:	bf00      	nop
 8006e8e:	e000      	b.n	8006e92 <HAL_UART_IRQHandler+0x7a2>
    return;
 8006e90:	bf00      	nop
  }
}
 8006e92:	37e8      	adds	r7, #232	@ 0xe8
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}
 8006e98:	effffffe 	.word	0xeffffffe

08006e9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006ea4:	bf00      	nop
 8006ea6:	370c      	adds	r7, #12
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b083      	sub	sp, #12
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006eb8:	bf00      	nop
 8006eba:	370c      	adds	r7, #12
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr

08006ec4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ec8:	b092      	sub	sp, #72	@ 0x48
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	689a      	ldr	r2, [r3, #8]
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	431a      	orrs	r2, r3
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	695b      	ldr	r3, [r3, #20]
 8006ee2:	431a      	orrs	r2, r3
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	69db      	ldr	r3, [r3, #28]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	4bbe      	ldr	r3, [pc, #760]	@ (80071ec <UART_SetConfig+0x328>)
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	697a      	ldr	r2, [r7, #20]
 8006ef8:	6812      	ldr	r2, [r2, #0]
 8006efa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006efc:	430b      	orrs	r3, r1
 8006efe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	68da      	ldr	r2, [r3, #12]
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	430a      	orrs	r2, r1
 8006f14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	699b      	ldr	r3, [r3, #24]
 8006f1a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4ab3      	ldr	r2, [pc, #716]	@ (80071f0 <UART_SetConfig+0x32c>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d004      	beq.n	8006f30 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	689a      	ldr	r2, [r3, #8]
 8006f36:	4baf      	ldr	r3, [pc, #700]	@ (80071f4 <UART_SetConfig+0x330>)
 8006f38:	4013      	ands	r3, r2
 8006f3a:	697a      	ldr	r2, [r7, #20]
 8006f3c:	6812      	ldr	r2, [r2, #0]
 8006f3e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006f40:	430b      	orrs	r3, r1
 8006f42:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4a:	f023 010f 	bic.w	r1, r3, #15
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	430a      	orrs	r2, r1
 8006f58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4aa6      	ldr	r2, [pc, #664]	@ (80071f8 <UART_SetConfig+0x334>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d177      	bne.n	8007054 <UART_SetConfig+0x190>
 8006f64:	4ba5      	ldr	r3, [pc, #660]	@ (80071fc <UART_SetConfig+0x338>)
 8006f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f68:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f6c:	2b28      	cmp	r3, #40	@ 0x28
 8006f6e:	d86d      	bhi.n	800704c <UART_SetConfig+0x188>
 8006f70:	a201      	add	r2, pc, #4	@ (adr r2, 8006f78 <UART_SetConfig+0xb4>)
 8006f72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f76:	bf00      	nop
 8006f78:	0800701d 	.word	0x0800701d
 8006f7c:	0800704d 	.word	0x0800704d
 8006f80:	0800704d 	.word	0x0800704d
 8006f84:	0800704d 	.word	0x0800704d
 8006f88:	0800704d 	.word	0x0800704d
 8006f8c:	0800704d 	.word	0x0800704d
 8006f90:	0800704d 	.word	0x0800704d
 8006f94:	0800704d 	.word	0x0800704d
 8006f98:	08007025 	.word	0x08007025
 8006f9c:	0800704d 	.word	0x0800704d
 8006fa0:	0800704d 	.word	0x0800704d
 8006fa4:	0800704d 	.word	0x0800704d
 8006fa8:	0800704d 	.word	0x0800704d
 8006fac:	0800704d 	.word	0x0800704d
 8006fb0:	0800704d 	.word	0x0800704d
 8006fb4:	0800704d 	.word	0x0800704d
 8006fb8:	0800702d 	.word	0x0800702d
 8006fbc:	0800704d 	.word	0x0800704d
 8006fc0:	0800704d 	.word	0x0800704d
 8006fc4:	0800704d 	.word	0x0800704d
 8006fc8:	0800704d 	.word	0x0800704d
 8006fcc:	0800704d 	.word	0x0800704d
 8006fd0:	0800704d 	.word	0x0800704d
 8006fd4:	0800704d 	.word	0x0800704d
 8006fd8:	08007035 	.word	0x08007035
 8006fdc:	0800704d 	.word	0x0800704d
 8006fe0:	0800704d 	.word	0x0800704d
 8006fe4:	0800704d 	.word	0x0800704d
 8006fe8:	0800704d 	.word	0x0800704d
 8006fec:	0800704d 	.word	0x0800704d
 8006ff0:	0800704d 	.word	0x0800704d
 8006ff4:	0800704d 	.word	0x0800704d
 8006ff8:	0800703d 	.word	0x0800703d
 8006ffc:	0800704d 	.word	0x0800704d
 8007000:	0800704d 	.word	0x0800704d
 8007004:	0800704d 	.word	0x0800704d
 8007008:	0800704d 	.word	0x0800704d
 800700c:	0800704d 	.word	0x0800704d
 8007010:	0800704d 	.word	0x0800704d
 8007014:	0800704d 	.word	0x0800704d
 8007018:	08007045 	.word	0x08007045
 800701c:	2301      	movs	r3, #1
 800701e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007022:	e222      	b.n	800746a <UART_SetConfig+0x5a6>
 8007024:	2304      	movs	r3, #4
 8007026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800702a:	e21e      	b.n	800746a <UART_SetConfig+0x5a6>
 800702c:	2308      	movs	r3, #8
 800702e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007032:	e21a      	b.n	800746a <UART_SetConfig+0x5a6>
 8007034:	2310      	movs	r3, #16
 8007036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800703a:	e216      	b.n	800746a <UART_SetConfig+0x5a6>
 800703c:	2320      	movs	r3, #32
 800703e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007042:	e212      	b.n	800746a <UART_SetConfig+0x5a6>
 8007044:	2340      	movs	r3, #64	@ 0x40
 8007046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800704a:	e20e      	b.n	800746a <UART_SetConfig+0x5a6>
 800704c:	2380      	movs	r3, #128	@ 0x80
 800704e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007052:	e20a      	b.n	800746a <UART_SetConfig+0x5a6>
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a69      	ldr	r2, [pc, #420]	@ (8007200 <UART_SetConfig+0x33c>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d130      	bne.n	80070c0 <UART_SetConfig+0x1fc>
 800705e:	4b67      	ldr	r3, [pc, #412]	@ (80071fc <UART_SetConfig+0x338>)
 8007060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007062:	f003 0307 	and.w	r3, r3, #7
 8007066:	2b05      	cmp	r3, #5
 8007068:	d826      	bhi.n	80070b8 <UART_SetConfig+0x1f4>
 800706a:	a201      	add	r2, pc, #4	@ (adr r2, 8007070 <UART_SetConfig+0x1ac>)
 800706c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007070:	08007089 	.word	0x08007089
 8007074:	08007091 	.word	0x08007091
 8007078:	08007099 	.word	0x08007099
 800707c:	080070a1 	.word	0x080070a1
 8007080:	080070a9 	.word	0x080070a9
 8007084:	080070b1 	.word	0x080070b1
 8007088:	2300      	movs	r3, #0
 800708a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800708e:	e1ec      	b.n	800746a <UART_SetConfig+0x5a6>
 8007090:	2304      	movs	r3, #4
 8007092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007096:	e1e8      	b.n	800746a <UART_SetConfig+0x5a6>
 8007098:	2308      	movs	r3, #8
 800709a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800709e:	e1e4      	b.n	800746a <UART_SetConfig+0x5a6>
 80070a0:	2310      	movs	r3, #16
 80070a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070a6:	e1e0      	b.n	800746a <UART_SetConfig+0x5a6>
 80070a8:	2320      	movs	r3, #32
 80070aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ae:	e1dc      	b.n	800746a <UART_SetConfig+0x5a6>
 80070b0:	2340      	movs	r3, #64	@ 0x40
 80070b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070b6:	e1d8      	b.n	800746a <UART_SetConfig+0x5a6>
 80070b8:	2380      	movs	r3, #128	@ 0x80
 80070ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070be:	e1d4      	b.n	800746a <UART_SetConfig+0x5a6>
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a4f      	ldr	r2, [pc, #316]	@ (8007204 <UART_SetConfig+0x340>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d130      	bne.n	800712c <UART_SetConfig+0x268>
 80070ca:	4b4c      	ldr	r3, [pc, #304]	@ (80071fc <UART_SetConfig+0x338>)
 80070cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070ce:	f003 0307 	and.w	r3, r3, #7
 80070d2:	2b05      	cmp	r3, #5
 80070d4:	d826      	bhi.n	8007124 <UART_SetConfig+0x260>
 80070d6:	a201      	add	r2, pc, #4	@ (adr r2, 80070dc <UART_SetConfig+0x218>)
 80070d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070dc:	080070f5 	.word	0x080070f5
 80070e0:	080070fd 	.word	0x080070fd
 80070e4:	08007105 	.word	0x08007105
 80070e8:	0800710d 	.word	0x0800710d
 80070ec:	08007115 	.word	0x08007115
 80070f0:	0800711d 	.word	0x0800711d
 80070f4:	2300      	movs	r3, #0
 80070f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070fa:	e1b6      	b.n	800746a <UART_SetConfig+0x5a6>
 80070fc:	2304      	movs	r3, #4
 80070fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007102:	e1b2      	b.n	800746a <UART_SetConfig+0x5a6>
 8007104:	2308      	movs	r3, #8
 8007106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800710a:	e1ae      	b.n	800746a <UART_SetConfig+0x5a6>
 800710c:	2310      	movs	r3, #16
 800710e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007112:	e1aa      	b.n	800746a <UART_SetConfig+0x5a6>
 8007114:	2320      	movs	r3, #32
 8007116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800711a:	e1a6      	b.n	800746a <UART_SetConfig+0x5a6>
 800711c:	2340      	movs	r3, #64	@ 0x40
 800711e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007122:	e1a2      	b.n	800746a <UART_SetConfig+0x5a6>
 8007124:	2380      	movs	r3, #128	@ 0x80
 8007126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800712a:	e19e      	b.n	800746a <UART_SetConfig+0x5a6>
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a35      	ldr	r2, [pc, #212]	@ (8007208 <UART_SetConfig+0x344>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d130      	bne.n	8007198 <UART_SetConfig+0x2d4>
 8007136:	4b31      	ldr	r3, [pc, #196]	@ (80071fc <UART_SetConfig+0x338>)
 8007138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800713a:	f003 0307 	and.w	r3, r3, #7
 800713e:	2b05      	cmp	r3, #5
 8007140:	d826      	bhi.n	8007190 <UART_SetConfig+0x2cc>
 8007142:	a201      	add	r2, pc, #4	@ (adr r2, 8007148 <UART_SetConfig+0x284>)
 8007144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007148:	08007161 	.word	0x08007161
 800714c:	08007169 	.word	0x08007169
 8007150:	08007171 	.word	0x08007171
 8007154:	08007179 	.word	0x08007179
 8007158:	08007181 	.word	0x08007181
 800715c:	08007189 	.word	0x08007189
 8007160:	2300      	movs	r3, #0
 8007162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007166:	e180      	b.n	800746a <UART_SetConfig+0x5a6>
 8007168:	2304      	movs	r3, #4
 800716a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800716e:	e17c      	b.n	800746a <UART_SetConfig+0x5a6>
 8007170:	2308      	movs	r3, #8
 8007172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007176:	e178      	b.n	800746a <UART_SetConfig+0x5a6>
 8007178:	2310      	movs	r3, #16
 800717a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800717e:	e174      	b.n	800746a <UART_SetConfig+0x5a6>
 8007180:	2320      	movs	r3, #32
 8007182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007186:	e170      	b.n	800746a <UART_SetConfig+0x5a6>
 8007188:	2340      	movs	r3, #64	@ 0x40
 800718a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800718e:	e16c      	b.n	800746a <UART_SetConfig+0x5a6>
 8007190:	2380      	movs	r3, #128	@ 0x80
 8007192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007196:	e168      	b.n	800746a <UART_SetConfig+0x5a6>
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a1b      	ldr	r2, [pc, #108]	@ (800720c <UART_SetConfig+0x348>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d142      	bne.n	8007228 <UART_SetConfig+0x364>
 80071a2:	4b16      	ldr	r3, [pc, #88]	@ (80071fc <UART_SetConfig+0x338>)
 80071a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071a6:	f003 0307 	and.w	r3, r3, #7
 80071aa:	2b05      	cmp	r3, #5
 80071ac:	d838      	bhi.n	8007220 <UART_SetConfig+0x35c>
 80071ae:	a201      	add	r2, pc, #4	@ (adr r2, 80071b4 <UART_SetConfig+0x2f0>)
 80071b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b4:	080071cd 	.word	0x080071cd
 80071b8:	080071d5 	.word	0x080071d5
 80071bc:	080071dd 	.word	0x080071dd
 80071c0:	080071e5 	.word	0x080071e5
 80071c4:	08007211 	.word	0x08007211
 80071c8:	08007219 	.word	0x08007219
 80071cc:	2300      	movs	r3, #0
 80071ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071d2:	e14a      	b.n	800746a <UART_SetConfig+0x5a6>
 80071d4:	2304      	movs	r3, #4
 80071d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071da:	e146      	b.n	800746a <UART_SetConfig+0x5a6>
 80071dc:	2308      	movs	r3, #8
 80071de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071e2:	e142      	b.n	800746a <UART_SetConfig+0x5a6>
 80071e4:	2310      	movs	r3, #16
 80071e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ea:	e13e      	b.n	800746a <UART_SetConfig+0x5a6>
 80071ec:	cfff69f3 	.word	0xcfff69f3
 80071f0:	58000c00 	.word	0x58000c00
 80071f4:	11fff4ff 	.word	0x11fff4ff
 80071f8:	40011000 	.word	0x40011000
 80071fc:	58024400 	.word	0x58024400
 8007200:	40004400 	.word	0x40004400
 8007204:	40004800 	.word	0x40004800
 8007208:	40004c00 	.word	0x40004c00
 800720c:	40005000 	.word	0x40005000
 8007210:	2320      	movs	r3, #32
 8007212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007216:	e128      	b.n	800746a <UART_SetConfig+0x5a6>
 8007218:	2340      	movs	r3, #64	@ 0x40
 800721a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800721e:	e124      	b.n	800746a <UART_SetConfig+0x5a6>
 8007220:	2380      	movs	r3, #128	@ 0x80
 8007222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007226:	e120      	b.n	800746a <UART_SetConfig+0x5a6>
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4acb      	ldr	r2, [pc, #812]	@ (800755c <UART_SetConfig+0x698>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d176      	bne.n	8007320 <UART_SetConfig+0x45c>
 8007232:	4bcb      	ldr	r3, [pc, #812]	@ (8007560 <UART_SetConfig+0x69c>)
 8007234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007236:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800723a:	2b28      	cmp	r3, #40	@ 0x28
 800723c:	d86c      	bhi.n	8007318 <UART_SetConfig+0x454>
 800723e:	a201      	add	r2, pc, #4	@ (adr r2, 8007244 <UART_SetConfig+0x380>)
 8007240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007244:	080072e9 	.word	0x080072e9
 8007248:	08007319 	.word	0x08007319
 800724c:	08007319 	.word	0x08007319
 8007250:	08007319 	.word	0x08007319
 8007254:	08007319 	.word	0x08007319
 8007258:	08007319 	.word	0x08007319
 800725c:	08007319 	.word	0x08007319
 8007260:	08007319 	.word	0x08007319
 8007264:	080072f1 	.word	0x080072f1
 8007268:	08007319 	.word	0x08007319
 800726c:	08007319 	.word	0x08007319
 8007270:	08007319 	.word	0x08007319
 8007274:	08007319 	.word	0x08007319
 8007278:	08007319 	.word	0x08007319
 800727c:	08007319 	.word	0x08007319
 8007280:	08007319 	.word	0x08007319
 8007284:	080072f9 	.word	0x080072f9
 8007288:	08007319 	.word	0x08007319
 800728c:	08007319 	.word	0x08007319
 8007290:	08007319 	.word	0x08007319
 8007294:	08007319 	.word	0x08007319
 8007298:	08007319 	.word	0x08007319
 800729c:	08007319 	.word	0x08007319
 80072a0:	08007319 	.word	0x08007319
 80072a4:	08007301 	.word	0x08007301
 80072a8:	08007319 	.word	0x08007319
 80072ac:	08007319 	.word	0x08007319
 80072b0:	08007319 	.word	0x08007319
 80072b4:	08007319 	.word	0x08007319
 80072b8:	08007319 	.word	0x08007319
 80072bc:	08007319 	.word	0x08007319
 80072c0:	08007319 	.word	0x08007319
 80072c4:	08007309 	.word	0x08007309
 80072c8:	08007319 	.word	0x08007319
 80072cc:	08007319 	.word	0x08007319
 80072d0:	08007319 	.word	0x08007319
 80072d4:	08007319 	.word	0x08007319
 80072d8:	08007319 	.word	0x08007319
 80072dc:	08007319 	.word	0x08007319
 80072e0:	08007319 	.word	0x08007319
 80072e4:	08007311 	.word	0x08007311
 80072e8:	2301      	movs	r3, #1
 80072ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ee:	e0bc      	b.n	800746a <UART_SetConfig+0x5a6>
 80072f0:	2304      	movs	r3, #4
 80072f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072f6:	e0b8      	b.n	800746a <UART_SetConfig+0x5a6>
 80072f8:	2308      	movs	r3, #8
 80072fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072fe:	e0b4      	b.n	800746a <UART_SetConfig+0x5a6>
 8007300:	2310      	movs	r3, #16
 8007302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007306:	e0b0      	b.n	800746a <UART_SetConfig+0x5a6>
 8007308:	2320      	movs	r3, #32
 800730a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800730e:	e0ac      	b.n	800746a <UART_SetConfig+0x5a6>
 8007310:	2340      	movs	r3, #64	@ 0x40
 8007312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007316:	e0a8      	b.n	800746a <UART_SetConfig+0x5a6>
 8007318:	2380      	movs	r3, #128	@ 0x80
 800731a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800731e:	e0a4      	b.n	800746a <UART_SetConfig+0x5a6>
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a8f      	ldr	r2, [pc, #572]	@ (8007564 <UART_SetConfig+0x6a0>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d130      	bne.n	800738c <UART_SetConfig+0x4c8>
 800732a:	4b8d      	ldr	r3, [pc, #564]	@ (8007560 <UART_SetConfig+0x69c>)
 800732c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800732e:	f003 0307 	and.w	r3, r3, #7
 8007332:	2b05      	cmp	r3, #5
 8007334:	d826      	bhi.n	8007384 <UART_SetConfig+0x4c0>
 8007336:	a201      	add	r2, pc, #4	@ (adr r2, 800733c <UART_SetConfig+0x478>)
 8007338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800733c:	08007355 	.word	0x08007355
 8007340:	0800735d 	.word	0x0800735d
 8007344:	08007365 	.word	0x08007365
 8007348:	0800736d 	.word	0x0800736d
 800734c:	08007375 	.word	0x08007375
 8007350:	0800737d 	.word	0x0800737d
 8007354:	2300      	movs	r3, #0
 8007356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800735a:	e086      	b.n	800746a <UART_SetConfig+0x5a6>
 800735c:	2304      	movs	r3, #4
 800735e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007362:	e082      	b.n	800746a <UART_SetConfig+0x5a6>
 8007364:	2308      	movs	r3, #8
 8007366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800736a:	e07e      	b.n	800746a <UART_SetConfig+0x5a6>
 800736c:	2310      	movs	r3, #16
 800736e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007372:	e07a      	b.n	800746a <UART_SetConfig+0x5a6>
 8007374:	2320      	movs	r3, #32
 8007376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800737a:	e076      	b.n	800746a <UART_SetConfig+0x5a6>
 800737c:	2340      	movs	r3, #64	@ 0x40
 800737e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007382:	e072      	b.n	800746a <UART_SetConfig+0x5a6>
 8007384:	2380      	movs	r3, #128	@ 0x80
 8007386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800738a:	e06e      	b.n	800746a <UART_SetConfig+0x5a6>
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a75      	ldr	r2, [pc, #468]	@ (8007568 <UART_SetConfig+0x6a4>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d130      	bne.n	80073f8 <UART_SetConfig+0x534>
 8007396:	4b72      	ldr	r3, [pc, #456]	@ (8007560 <UART_SetConfig+0x69c>)
 8007398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800739a:	f003 0307 	and.w	r3, r3, #7
 800739e:	2b05      	cmp	r3, #5
 80073a0:	d826      	bhi.n	80073f0 <UART_SetConfig+0x52c>
 80073a2:	a201      	add	r2, pc, #4	@ (adr r2, 80073a8 <UART_SetConfig+0x4e4>)
 80073a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073a8:	080073c1 	.word	0x080073c1
 80073ac:	080073c9 	.word	0x080073c9
 80073b0:	080073d1 	.word	0x080073d1
 80073b4:	080073d9 	.word	0x080073d9
 80073b8:	080073e1 	.word	0x080073e1
 80073bc:	080073e9 	.word	0x080073e9
 80073c0:	2300      	movs	r3, #0
 80073c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073c6:	e050      	b.n	800746a <UART_SetConfig+0x5a6>
 80073c8:	2304      	movs	r3, #4
 80073ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ce:	e04c      	b.n	800746a <UART_SetConfig+0x5a6>
 80073d0:	2308      	movs	r3, #8
 80073d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073d6:	e048      	b.n	800746a <UART_SetConfig+0x5a6>
 80073d8:	2310      	movs	r3, #16
 80073da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073de:	e044      	b.n	800746a <UART_SetConfig+0x5a6>
 80073e0:	2320      	movs	r3, #32
 80073e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073e6:	e040      	b.n	800746a <UART_SetConfig+0x5a6>
 80073e8:	2340      	movs	r3, #64	@ 0x40
 80073ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ee:	e03c      	b.n	800746a <UART_SetConfig+0x5a6>
 80073f0:	2380      	movs	r3, #128	@ 0x80
 80073f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073f6:	e038      	b.n	800746a <UART_SetConfig+0x5a6>
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a5b      	ldr	r2, [pc, #364]	@ (800756c <UART_SetConfig+0x6a8>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d130      	bne.n	8007464 <UART_SetConfig+0x5a0>
 8007402:	4b57      	ldr	r3, [pc, #348]	@ (8007560 <UART_SetConfig+0x69c>)
 8007404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007406:	f003 0307 	and.w	r3, r3, #7
 800740a:	2b05      	cmp	r3, #5
 800740c:	d826      	bhi.n	800745c <UART_SetConfig+0x598>
 800740e:	a201      	add	r2, pc, #4	@ (adr r2, 8007414 <UART_SetConfig+0x550>)
 8007410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007414:	0800742d 	.word	0x0800742d
 8007418:	08007435 	.word	0x08007435
 800741c:	0800743d 	.word	0x0800743d
 8007420:	08007445 	.word	0x08007445
 8007424:	0800744d 	.word	0x0800744d
 8007428:	08007455 	.word	0x08007455
 800742c:	2302      	movs	r3, #2
 800742e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007432:	e01a      	b.n	800746a <UART_SetConfig+0x5a6>
 8007434:	2304      	movs	r3, #4
 8007436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800743a:	e016      	b.n	800746a <UART_SetConfig+0x5a6>
 800743c:	2308      	movs	r3, #8
 800743e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007442:	e012      	b.n	800746a <UART_SetConfig+0x5a6>
 8007444:	2310      	movs	r3, #16
 8007446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800744a:	e00e      	b.n	800746a <UART_SetConfig+0x5a6>
 800744c:	2320      	movs	r3, #32
 800744e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007452:	e00a      	b.n	800746a <UART_SetConfig+0x5a6>
 8007454:	2340      	movs	r3, #64	@ 0x40
 8007456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800745a:	e006      	b.n	800746a <UART_SetConfig+0x5a6>
 800745c:	2380      	movs	r3, #128	@ 0x80
 800745e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007462:	e002      	b.n	800746a <UART_SetConfig+0x5a6>
 8007464:	2380      	movs	r3, #128	@ 0x80
 8007466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a3f      	ldr	r2, [pc, #252]	@ (800756c <UART_SetConfig+0x6a8>)
 8007470:	4293      	cmp	r3, r2
 8007472:	f040 80f8 	bne.w	8007666 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007476:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800747a:	2b20      	cmp	r3, #32
 800747c:	dc46      	bgt.n	800750c <UART_SetConfig+0x648>
 800747e:	2b02      	cmp	r3, #2
 8007480:	f2c0 8082 	blt.w	8007588 <UART_SetConfig+0x6c4>
 8007484:	3b02      	subs	r3, #2
 8007486:	2b1e      	cmp	r3, #30
 8007488:	d87e      	bhi.n	8007588 <UART_SetConfig+0x6c4>
 800748a:	a201      	add	r2, pc, #4	@ (adr r2, 8007490 <UART_SetConfig+0x5cc>)
 800748c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007490:	08007513 	.word	0x08007513
 8007494:	08007589 	.word	0x08007589
 8007498:	0800751b 	.word	0x0800751b
 800749c:	08007589 	.word	0x08007589
 80074a0:	08007589 	.word	0x08007589
 80074a4:	08007589 	.word	0x08007589
 80074a8:	0800752b 	.word	0x0800752b
 80074ac:	08007589 	.word	0x08007589
 80074b0:	08007589 	.word	0x08007589
 80074b4:	08007589 	.word	0x08007589
 80074b8:	08007589 	.word	0x08007589
 80074bc:	08007589 	.word	0x08007589
 80074c0:	08007589 	.word	0x08007589
 80074c4:	08007589 	.word	0x08007589
 80074c8:	0800753b 	.word	0x0800753b
 80074cc:	08007589 	.word	0x08007589
 80074d0:	08007589 	.word	0x08007589
 80074d4:	08007589 	.word	0x08007589
 80074d8:	08007589 	.word	0x08007589
 80074dc:	08007589 	.word	0x08007589
 80074e0:	08007589 	.word	0x08007589
 80074e4:	08007589 	.word	0x08007589
 80074e8:	08007589 	.word	0x08007589
 80074ec:	08007589 	.word	0x08007589
 80074f0:	08007589 	.word	0x08007589
 80074f4:	08007589 	.word	0x08007589
 80074f8:	08007589 	.word	0x08007589
 80074fc:	08007589 	.word	0x08007589
 8007500:	08007589 	.word	0x08007589
 8007504:	08007589 	.word	0x08007589
 8007508:	0800757b 	.word	0x0800757b
 800750c:	2b40      	cmp	r3, #64	@ 0x40
 800750e:	d037      	beq.n	8007580 <UART_SetConfig+0x6bc>
 8007510:	e03a      	b.n	8007588 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007512:	f7fd feab 	bl	800526c <HAL_RCCEx_GetD3PCLK1Freq>
 8007516:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007518:	e03c      	b.n	8007594 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800751a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800751e:	4618      	mov	r0, r3
 8007520:	f7fd feba 	bl	8005298 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007526:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007528:	e034      	b.n	8007594 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800752a:	f107 0318 	add.w	r3, r7, #24
 800752e:	4618      	mov	r0, r3
 8007530:	f7fe f806 	bl	8005540 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007534:	69fb      	ldr	r3, [r7, #28]
 8007536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007538:	e02c      	b.n	8007594 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800753a:	4b09      	ldr	r3, [pc, #36]	@ (8007560 <UART_SetConfig+0x69c>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f003 0320 	and.w	r3, r3, #32
 8007542:	2b00      	cmp	r3, #0
 8007544:	d016      	beq.n	8007574 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007546:	4b06      	ldr	r3, [pc, #24]	@ (8007560 <UART_SetConfig+0x69c>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	08db      	lsrs	r3, r3, #3
 800754c:	f003 0303 	and.w	r3, r3, #3
 8007550:	4a07      	ldr	r2, [pc, #28]	@ (8007570 <UART_SetConfig+0x6ac>)
 8007552:	fa22 f303 	lsr.w	r3, r2, r3
 8007556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007558:	e01c      	b.n	8007594 <UART_SetConfig+0x6d0>
 800755a:	bf00      	nop
 800755c:	40011400 	.word	0x40011400
 8007560:	58024400 	.word	0x58024400
 8007564:	40007800 	.word	0x40007800
 8007568:	40007c00 	.word	0x40007c00
 800756c:	58000c00 	.word	0x58000c00
 8007570:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007574:	4b9d      	ldr	r3, [pc, #628]	@ (80077ec <UART_SetConfig+0x928>)
 8007576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007578:	e00c      	b.n	8007594 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800757a:	4b9d      	ldr	r3, [pc, #628]	@ (80077f0 <UART_SetConfig+0x92c>)
 800757c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800757e:	e009      	b.n	8007594 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007580:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007584:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007586:	e005      	b.n	8007594 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007588:	2300      	movs	r3, #0
 800758a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800758c:	2301      	movs	r3, #1
 800758e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007592:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007596:	2b00      	cmp	r3, #0
 8007598:	f000 81de 	beq.w	8007958 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075a0:	4a94      	ldr	r2, [pc, #592]	@ (80077f4 <UART_SetConfig+0x930>)
 80075a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80075a6:	461a      	mov	r2, r3
 80075a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80075ae:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	685a      	ldr	r2, [r3, #4]
 80075b4:	4613      	mov	r3, r2
 80075b6:	005b      	lsls	r3, r3, #1
 80075b8:	4413      	add	r3, r2
 80075ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075bc:	429a      	cmp	r2, r3
 80075be:	d305      	bcc.n	80075cc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80075c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d903      	bls.n	80075d4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80075d2:	e1c1      	b.n	8007958 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80075d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075d6:	2200      	movs	r2, #0
 80075d8:	60bb      	str	r3, [r7, #8]
 80075da:	60fa      	str	r2, [r7, #12]
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075e0:	4a84      	ldr	r2, [pc, #528]	@ (80077f4 <UART_SetConfig+0x930>)
 80075e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80075e6:	b29b      	uxth	r3, r3
 80075e8:	2200      	movs	r2, #0
 80075ea:	603b      	str	r3, [r7, #0]
 80075ec:	607a      	str	r2, [r7, #4]
 80075ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80075f6:	f7f8 fe77 	bl	80002e8 <__aeabi_uldivmod>
 80075fa:	4602      	mov	r2, r0
 80075fc:	460b      	mov	r3, r1
 80075fe:	4610      	mov	r0, r2
 8007600:	4619      	mov	r1, r3
 8007602:	f04f 0200 	mov.w	r2, #0
 8007606:	f04f 0300 	mov.w	r3, #0
 800760a:	020b      	lsls	r3, r1, #8
 800760c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007610:	0202      	lsls	r2, r0, #8
 8007612:	6979      	ldr	r1, [r7, #20]
 8007614:	6849      	ldr	r1, [r1, #4]
 8007616:	0849      	lsrs	r1, r1, #1
 8007618:	2000      	movs	r0, #0
 800761a:	460c      	mov	r4, r1
 800761c:	4605      	mov	r5, r0
 800761e:	eb12 0804 	adds.w	r8, r2, r4
 8007622:	eb43 0905 	adc.w	r9, r3, r5
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	469a      	mov	sl, r3
 800762e:	4693      	mov	fp, r2
 8007630:	4652      	mov	r2, sl
 8007632:	465b      	mov	r3, fp
 8007634:	4640      	mov	r0, r8
 8007636:	4649      	mov	r1, r9
 8007638:	f7f8 fe56 	bl	80002e8 <__aeabi_uldivmod>
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	4613      	mov	r3, r2
 8007642:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007646:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800764a:	d308      	bcc.n	800765e <UART_SetConfig+0x79a>
 800764c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800764e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007652:	d204      	bcs.n	800765e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800765a:	60da      	str	r2, [r3, #12]
 800765c:	e17c      	b.n	8007958 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800765e:	2301      	movs	r3, #1
 8007660:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007664:	e178      	b.n	8007958 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	69db      	ldr	r3, [r3, #28]
 800766a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800766e:	f040 80c5 	bne.w	80077fc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007672:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007676:	2b20      	cmp	r3, #32
 8007678:	dc48      	bgt.n	800770c <UART_SetConfig+0x848>
 800767a:	2b00      	cmp	r3, #0
 800767c:	db7b      	blt.n	8007776 <UART_SetConfig+0x8b2>
 800767e:	2b20      	cmp	r3, #32
 8007680:	d879      	bhi.n	8007776 <UART_SetConfig+0x8b2>
 8007682:	a201      	add	r2, pc, #4	@ (adr r2, 8007688 <UART_SetConfig+0x7c4>)
 8007684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007688:	08007713 	.word	0x08007713
 800768c:	0800771b 	.word	0x0800771b
 8007690:	08007777 	.word	0x08007777
 8007694:	08007777 	.word	0x08007777
 8007698:	08007723 	.word	0x08007723
 800769c:	08007777 	.word	0x08007777
 80076a0:	08007777 	.word	0x08007777
 80076a4:	08007777 	.word	0x08007777
 80076a8:	08007733 	.word	0x08007733
 80076ac:	08007777 	.word	0x08007777
 80076b0:	08007777 	.word	0x08007777
 80076b4:	08007777 	.word	0x08007777
 80076b8:	08007777 	.word	0x08007777
 80076bc:	08007777 	.word	0x08007777
 80076c0:	08007777 	.word	0x08007777
 80076c4:	08007777 	.word	0x08007777
 80076c8:	08007743 	.word	0x08007743
 80076cc:	08007777 	.word	0x08007777
 80076d0:	08007777 	.word	0x08007777
 80076d4:	08007777 	.word	0x08007777
 80076d8:	08007777 	.word	0x08007777
 80076dc:	08007777 	.word	0x08007777
 80076e0:	08007777 	.word	0x08007777
 80076e4:	08007777 	.word	0x08007777
 80076e8:	08007777 	.word	0x08007777
 80076ec:	08007777 	.word	0x08007777
 80076f0:	08007777 	.word	0x08007777
 80076f4:	08007777 	.word	0x08007777
 80076f8:	08007777 	.word	0x08007777
 80076fc:	08007777 	.word	0x08007777
 8007700:	08007777 	.word	0x08007777
 8007704:	08007777 	.word	0x08007777
 8007708:	08007769 	.word	0x08007769
 800770c:	2b40      	cmp	r3, #64	@ 0x40
 800770e:	d02e      	beq.n	800776e <UART_SetConfig+0x8aa>
 8007710:	e031      	b.n	8007776 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007712:	f7fc fb75 	bl	8003e00 <HAL_RCC_GetPCLK1Freq>
 8007716:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007718:	e033      	b.n	8007782 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800771a:	f7fc fb87 	bl	8003e2c <HAL_RCC_GetPCLK2Freq>
 800771e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007720:	e02f      	b.n	8007782 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007722:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007726:	4618      	mov	r0, r3
 8007728:	f7fd fdb6 	bl	8005298 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800772c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800772e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007730:	e027      	b.n	8007782 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007732:	f107 0318 	add.w	r3, r7, #24
 8007736:	4618      	mov	r0, r3
 8007738:	f7fd ff02 	bl	8005540 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007740:	e01f      	b.n	8007782 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007742:	4b2d      	ldr	r3, [pc, #180]	@ (80077f8 <UART_SetConfig+0x934>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 0320 	and.w	r3, r3, #32
 800774a:	2b00      	cmp	r3, #0
 800774c:	d009      	beq.n	8007762 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800774e:	4b2a      	ldr	r3, [pc, #168]	@ (80077f8 <UART_SetConfig+0x934>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	08db      	lsrs	r3, r3, #3
 8007754:	f003 0303 	and.w	r3, r3, #3
 8007758:	4a24      	ldr	r2, [pc, #144]	@ (80077ec <UART_SetConfig+0x928>)
 800775a:	fa22 f303 	lsr.w	r3, r2, r3
 800775e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007760:	e00f      	b.n	8007782 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007762:	4b22      	ldr	r3, [pc, #136]	@ (80077ec <UART_SetConfig+0x928>)
 8007764:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007766:	e00c      	b.n	8007782 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007768:	4b21      	ldr	r3, [pc, #132]	@ (80077f0 <UART_SetConfig+0x92c>)
 800776a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800776c:	e009      	b.n	8007782 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800776e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007774:	e005      	b.n	8007782 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007776:	2300      	movs	r3, #0
 8007778:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007780:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007784:	2b00      	cmp	r3, #0
 8007786:	f000 80e7 	beq.w	8007958 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778e:	4a19      	ldr	r2, [pc, #100]	@ (80077f4 <UART_SetConfig+0x930>)
 8007790:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007794:	461a      	mov	r2, r3
 8007796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007798:	fbb3 f3f2 	udiv	r3, r3, r2
 800779c:	005a      	lsls	r2, r3, #1
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	085b      	lsrs	r3, r3, #1
 80077a4:	441a      	add	r2, r3
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80077ae:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b2:	2b0f      	cmp	r3, #15
 80077b4:	d916      	bls.n	80077e4 <UART_SetConfig+0x920>
 80077b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077bc:	d212      	bcs.n	80077e4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80077be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	f023 030f 	bic.w	r3, r3, #15
 80077c6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80077c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ca:	085b      	lsrs	r3, r3, #1
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	f003 0307 	and.w	r3, r3, #7
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80077d6:	4313      	orrs	r3, r2
 80077d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80077e0:	60da      	str	r2, [r3, #12]
 80077e2:	e0b9      	b.n	8007958 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80077ea:	e0b5      	b.n	8007958 <UART_SetConfig+0xa94>
 80077ec:	03d09000 	.word	0x03d09000
 80077f0:	003d0900 	.word	0x003d0900
 80077f4:	08008ec0 	.word	0x08008ec0
 80077f8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80077fc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007800:	2b20      	cmp	r3, #32
 8007802:	dc49      	bgt.n	8007898 <UART_SetConfig+0x9d4>
 8007804:	2b00      	cmp	r3, #0
 8007806:	db7c      	blt.n	8007902 <UART_SetConfig+0xa3e>
 8007808:	2b20      	cmp	r3, #32
 800780a:	d87a      	bhi.n	8007902 <UART_SetConfig+0xa3e>
 800780c:	a201      	add	r2, pc, #4	@ (adr r2, 8007814 <UART_SetConfig+0x950>)
 800780e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007812:	bf00      	nop
 8007814:	0800789f 	.word	0x0800789f
 8007818:	080078a7 	.word	0x080078a7
 800781c:	08007903 	.word	0x08007903
 8007820:	08007903 	.word	0x08007903
 8007824:	080078af 	.word	0x080078af
 8007828:	08007903 	.word	0x08007903
 800782c:	08007903 	.word	0x08007903
 8007830:	08007903 	.word	0x08007903
 8007834:	080078bf 	.word	0x080078bf
 8007838:	08007903 	.word	0x08007903
 800783c:	08007903 	.word	0x08007903
 8007840:	08007903 	.word	0x08007903
 8007844:	08007903 	.word	0x08007903
 8007848:	08007903 	.word	0x08007903
 800784c:	08007903 	.word	0x08007903
 8007850:	08007903 	.word	0x08007903
 8007854:	080078cf 	.word	0x080078cf
 8007858:	08007903 	.word	0x08007903
 800785c:	08007903 	.word	0x08007903
 8007860:	08007903 	.word	0x08007903
 8007864:	08007903 	.word	0x08007903
 8007868:	08007903 	.word	0x08007903
 800786c:	08007903 	.word	0x08007903
 8007870:	08007903 	.word	0x08007903
 8007874:	08007903 	.word	0x08007903
 8007878:	08007903 	.word	0x08007903
 800787c:	08007903 	.word	0x08007903
 8007880:	08007903 	.word	0x08007903
 8007884:	08007903 	.word	0x08007903
 8007888:	08007903 	.word	0x08007903
 800788c:	08007903 	.word	0x08007903
 8007890:	08007903 	.word	0x08007903
 8007894:	080078f5 	.word	0x080078f5
 8007898:	2b40      	cmp	r3, #64	@ 0x40
 800789a:	d02e      	beq.n	80078fa <UART_SetConfig+0xa36>
 800789c:	e031      	b.n	8007902 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800789e:	f7fc faaf 	bl	8003e00 <HAL_RCC_GetPCLK1Freq>
 80078a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80078a4:	e033      	b.n	800790e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078a6:	f7fc fac1 	bl	8003e2c <HAL_RCC_GetPCLK2Freq>
 80078aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80078ac:	e02f      	b.n	800790e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7fd fcf0 	bl	8005298 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80078b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078bc:	e027      	b.n	800790e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80078be:	f107 0318 	add.w	r3, r7, #24
 80078c2:	4618      	mov	r0, r3
 80078c4:	f7fd fe3c 	bl	8005540 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078cc:	e01f      	b.n	800790e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078ce:	4b2d      	ldr	r3, [pc, #180]	@ (8007984 <UART_SetConfig+0xac0>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f003 0320 	and.w	r3, r3, #32
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d009      	beq.n	80078ee <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80078da:	4b2a      	ldr	r3, [pc, #168]	@ (8007984 <UART_SetConfig+0xac0>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	08db      	lsrs	r3, r3, #3
 80078e0:	f003 0303 	and.w	r3, r3, #3
 80078e4:	4a28      	ldr	r2, [pc, #160]	@ (8007988 <UART_SetConfig+0xac4>)
 80078e6:	fa22 f303 	lsr.w	r3, r2, r3
 80078ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80078ec:	e00f      	b.n	800790e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80078ee:	4b26      	ldr	r3, [pc, #152]	@ (8007988 <UART_SetConfig+0xac4>)
 80078f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078f2:	e00c      	b.n	800790e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80078f4:	4b25      	ldr	r3, [pc, #148]	@ (800798c <UART_SetConfig+0xac8>)
 80078f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078f8:	e009      	b.n	800790e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007900:	e005      	b.n	800790e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007902:	2300      	movs	r3, #0
 8007904:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007906:	2301      	movs	r3, #1
 8007908:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800790c:	bf00      	nop
    }

    if (pclk != 0U)
 800790e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007910:	2b00      	cmp	r3, #0
 8007912:	d021      	beq.n	8007958 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007918:	4a1d      	ldr	r2, [pc, #116]	@ (8007990 <UART_SetConfig+0xacc>)
 800791a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800791e:	461a      	mov	r2, r3
 8007920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007922:	fbb3 f2f2 	udiv	r2, r3, r2
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	085b      	lsrs	r3, r3, #1
 800792c:	441a      	add	r2, r3
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	fbb2 f3f3 	udiv	r3, r2, r3
 8007936:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800793a:	2b0f      	cmp	r3, #15
 800793c:	d909      	bls.n	8007952 <UART_SetConfig+0xa8e>
 800793e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007944:	d205      	bcs.n	8007952 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007948:	b29a      	uxth	r2, r3
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	60da      	str	r2, [r3, #12]
 8007950:	e002      	b.n	8007958 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	2201      	movs	r2, #1
 800795c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	2201      	movs	r2, #1
 8007964:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	2200      	movs	r2, #0
 800796c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	2200      	movs	r2, #0
 8007972:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007974:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007978:	4618      	mov	r0, r3
 800797a:	3748      	adds	r7, #72	@ 0x48
 800797c:	46bd      	mov	sp, r7
 800797e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007982:	bf00      	nop
 8007984:	58024400 	.word	0x58024400
 8007988:	03d09000 	.word	0x03d09000
 800798c:	003d0900 	.word	0x003d0900
 8007990:	08008ec0 	.word	0x08008ec0

08007994 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007994:	b480      	push	{r7}
 8007996:	b083      	sub	sp, #12
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079a0:	f003 0308 	and.w	r3, r3, #8
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d00a      	beq.n	80079be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	430a      	orrs	r2, r1
 80079bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079c2:	f003 0301 	and.w	r3, r3, #1
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00a      	beq.n	80079e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	430a      	orrs	r2, r1
 80079de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e4:	f003 0302 	and.w	r3, r3, #2
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d00a      	beq.n	8007a02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	430a      	orrs	r2, r1
 8007a00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a06:	f003 0304 	and.w	r3, r3, #4
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d00a      	beq.n	8007a24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	430a      	orrs	r2, r1
 8007a22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a28:	f003 0310 	and.w	r3, r3, #16
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d00a      	beq.n	8007a46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	430a      	orrs	r2, r1
 8007a44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a4a:	f003 0320 	and.w	r3, r3, #32
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d00a      	beq.n	8007a68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	430a      	orrs	r2, r1
 8007a66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d01a      	beq.n	8007aaa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	430a      	orrs	r2, r1
 8007a88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a92:	d10a      	bne.n	8007aaa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	430a      	orrs	r2, r1
 8007aa8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d00a      	beq.n	8007acc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	430a      	orrs	r2, r1
 8007aca:	605a      	str	r2, [r3, #4]
  }
}
 8007acc:	bf00      	nop
 8007ace:	370c      	adds	r7, #12
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b098      	sub	sp, #96	@ 0x60
 8007adc:	af02      	add	r7, sp, #8
 8007ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ae8:	f7f9 fd6a 	bl	80015c0 <HAL_GetTick>
 8007aec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f003 0308 	and.w	r3, r3, #8
 8007af8:	2b08      	cmp	r3, #8
 8007afa:	d12f      	bne.n	8007b5c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007afc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b00:	9300      	str	r3, [sp, #0]
 8007b02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b04:	2200      	movs	r2, #0
 8007b06:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 f88e 	bl	8007c2c <UART_WaitOnFlagUntilTimeout>
 8007b10:	4603      	mov	r3, r0
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d022      	beq.n	8007b5c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b1e:	e853 3f00 	ldrex	r3, [r3]
 8007b22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	461a      	mov	r2, r3
 8007b32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b34:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b36:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b3c:	e841 2300 	strex	r3, r2, [r1]
 8007b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d1e6      	bne.n	8007b16 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2220      	movs	r2, #32
 8007b4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2200      	movs	r2, #0
 8007b54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b58:	2303      	movs	r3, #3
 8007b5a:	e063      	b.n	8007c24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 0304 	and.w	r3, r3, #4
 8007b66:	2b04      	cmp	r3, #4
 8007b68:	d149      	bne.n	8007bfe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b6a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b6e:	9300      	str	r3, [sp, #0]
 8007b70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b72:	2200      	movs	r2, #0
 8007b74:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 f857 	bl	8007c2c <UART_WaitOnFlagUntilTimeout>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d03c      	beq.n	8007bfe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b8c:	e853 3f00 	ldrex	r3, [r3]
 8007b90:	623b      	str	r3, [r7, #32]
   return(result);
 8007b92:	6a3b      	ldr	r3, [r7, #32]
 8007b94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ba2:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ba4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ba8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007baa:	e841 2300 	strex	r3, r2, [r1]
 8007bae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1e6      	bne.n	8007b84 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3308      	adds	r3, #8
 8007bbc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	e853 3f00 	ldrex	r3, [r3]
 8007bc4:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f023 0301 	bic.w	r3, r3, #1
 8007bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	3308      	adds	r3, #8
 8007bd4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bd6:	61fa      	str	r2, [r7, #28]
 8007bd8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bda:	69b9      	ldr	r1, [r7, #24]
 8007bdc:	69fa      	ldr	r2, [r7, #28]
 8007bde:	e841 2300 	strex	r3, r2, [r1]
 8007be2:	617b      	str	r3, [r7, #20]
   return(result);
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1e5      	bne.n	8007bb6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2220      	movs	r2, #32
 8007bee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e012      	b.n	8007c24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2220      	movs	r2, #32
 8007c02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2220      	movs	r2, #32
 8007c0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2200      	movs	r2, #0
 8007c12:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c22:	2300      	movs	r3, #0
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3758      	adds	r7, #88	@ 0x58
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	60b9      	str	r1, [r7, #8]
 8007c36:	603b      	str	r3, [r7, #0]
 8007c38:	4613      	mov	r3, r2
 8007c3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c3c:	e04f      	b.n	8007cde <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c3e:	69bb      	ldr	r3, [r7, #24]
 8007c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c44:	d04b      	beq.n	8007cde <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c46:	f7f9 fcbb 	bl	80015c0 <HAL_GetTick>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	1ad3      	subs	r3, r2, r3
 8007c50:	69ba      	ldr	r2, [r7, #24]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d302      	bcc.n	8007c5c <UART_WaitOnFlagUntilTimeout+0x30>
 8007c56:	69bb      	ldr	r3, [r7, #24]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d101      	bne.n	8007c60 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c5c:	2303      	movs	r3, #3
 8007c5e:	e04e      	b.n	8007cfe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f003 0304 	and.w	r3, r3, #4
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d037      	beq.n	8007cde <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	2b80      	cmp	r3, #128	@ 0x80
 8007c72:	d034      	beq.n	8007cde <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	2b40      	cmp	r3, #64	@ 0x40
 8007c78:	d031      	beq.n	8007cde <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	69db      	ldr	r3, [r3, #28]
 8007c80:	f003 0308 	and.w	r3, r3, #8
 8007c84:	2b08      	cmp	r3, #8
 8007c86:	d110      	bne.n	8007caa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2208      	movs	r2, #8
 8007c8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c90:	68f8      	ldr	r0, [r7, #12]
 8007c92:	f000 f95b 	bl	8007f4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2208      	movs	r2, #8
 8007c9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e029      	b.n	8007cfe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	69db      	ldr	r3, [r3, #28]
 8007cb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007cb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cb8:	d111      	bne.n	8007cde <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007cc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cc4:	68f8      	ldr	r0, [r7, #12]
 8007cc6:	f000 f941 	bl	8007f4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2220      	movs	r2, #32
 8007cce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007cda:	2303      	movs	r3, #3
 8007cdc:	e00f      	b.n	8007cfe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	69da      	ldr	r2, [r3, #28]
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	4013      	ands	r3, r2
 8007ce8:	68ba      	ldr	r2, [r7, #8]
 8007cea:	429a      	cmp	r2, r3
 8007cec:	bf0c      	ite	eq
 8007cee:	2301      	moveq	r3, #1
 8007cf0:	2300      	movne	r3, #0
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	79fb      	ldrb	r3, [r7, #7]
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d0a0      	beq.n	8007c3e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3710      	adds	r7, #16
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
	...

08007d08 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b0a3      	sub	sp, #140	@ 0x8c
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	60f8      	str	r0, [r7, #12]
 8007d10:	60b9      	str	r1, [r7, #8]
 8007d12:	4613      	mov	r3, r2
 8007d14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	68ba      	ldr	r2, [r7, #8]
 8007d1a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	88fa      	ldrh	r2, [r7, #6]
 8007d20:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	88fa      	ldrh	r2, [r7, #6]
 8007d28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d3a:	d10e      	bne.n	8007d5a <UART_Start_Receive_IT+0x52>
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	691b      	ldr	r3, [r3, #16]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d105      	bne.n	8007d50 <UART_Start_Receive_IT+0x48>
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007d4a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007d4e:	e02d      	b.n	8007dac <UART_Start_Receive_IT+0xa4>
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	22ff      	movs	r2, #255	@ 0xff
 8007d54:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007d58:	e028      	b.n	8007dac <UART_Start_Receive_IT+0xa4>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10d      	bne.n	8007d7e <UART_Start_Receive_IT+0x76>
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	691b      	ldr	r3, [r3, #16]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d104      	bne.n	8007d74 <UART_Start_Receive_IT+0x6c>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	22ff      	movs	r2, #255	@ 0xff
 8007d6e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007d72:	e01b      	b.n	8007dac <UART_Start_Receive_IT+0xa4>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	227f      	movs	r2, #127	@ 0x7f
 8007d78:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007d7c:	e016      	b.n	8007dac <UART_Start_Receive_IT+0xa4>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d86:	d10d      	bne.n	8007da4 <UART_Start_Receive_IT+0x9c>
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	691b      	ldr	r3, [r3, #16]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d104      	bne.n	8007d9a <UART_Start_Receive_IT+0x92>
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	227f      	movs	r2, #127	@ 0x7f
 8007d94:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007d98:	e008      	b.n	8007dac <UART_Start_Receive_IT+0xa4>
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	223f      	movs	r2, #63	@ 0x3f
 8007d9e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007da2:	e003      	b.n	8007dac <UART_Start_Receive_IT+0xa4>
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2222      	movs	r2, #34	@ 0x22
 8007db8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	3308      	adds	r3, #8
 8007dc2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dc6:	e853 3f00 	ldrex	r3, [r3]
 8007dca:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007dcc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007dce:	f043 0301 	orr.w	r3, r3, #1
 8007dd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	3308      	adds	r3, #8
 8007ddc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007de0:	673a      	str	r2, [r7, #112]	@ 0x70
 8007de2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007de6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007de8:	e841 2300 	strex	r3, r2, [r1]
 8007dec:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007dee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1e3      	bne.n	8007dbc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007df8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007dfc:	d14f      	bne.n	8007e9e <UART_Start_Receive_IT+0x196>
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007e04:	88fa      	ldrh	r2, [r7, #6]
 8007e06:	429a      	cmp	r2, r3
 8007e08:	d349      	bcc.n	8007e9e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e12:	d107      	bne.n	8007e24 <UART_Start_Receive_IT+0x11c>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	691b      	ldr	r3, [r3, #16]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d103      	bne.n	8007e24 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	4a47      	ldr	r2, [pc, #284]	@ (8007f3c <UART_Start_Receive_IT+0x234>)
 8007e20:	675a      	str	r2, [r3, #116]	@ 0x74
 8007e22:	e002      	b.n	8007e2a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	4a46      	ldr	r2, [pc, #280]	@ (8007f40 <UART_Start_Receive_IT+0x238>)
 8007e28:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d01a      	beq.n	8007e68 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e3a:	e853 3f00 	ldrex	r3, [r3]
 8007e3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007e40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e46:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	461a      	mov	r2, r3
 8007e50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007e54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e56:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e58:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007e5a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007e5c:	e841 2300 	strex	r3, r2, [r1]
 8007e60:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007e62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d1e4      	bne.n	8007e32 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	3308      	adds	r3, #8
 8007e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e72:	e853 3f00 	ldrex	r3, [r3]
 8007e76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	3308      	adds	r3, #8
 8007e86:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007e88:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007e8a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e8c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007e8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e90:	e841 2300 	strex	r3, r2, [r1]
 8007e94:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007e96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d1e5      	bne.n	8007e68 <UART_Start_Receive_IT+0x160>
 8007e9c:	e046      	b.n	8007f2c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	689b      	ldr	r3, [r3, #8]
 8007ea2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ea6:	d107      	bne.n	8007eb8 <UART_Start_Receive_IT+0x1b0>
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d103      	bne.n	8007eb8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	4a24      	ldr	r2, [pc, #144]	@ (8007f44 <UART_Start_Receive_IT+0x23c>)
 8007eb4:	675a      	str	r2, [r3, #116]	@ 0x74
 8007eb6:	e002      	b.n	8007ebe <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	4a23      	ldr	r2, [pc, #140]	@ (8007f48 <UART_Start_Receive_IT+0x240>)
 8007ebc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	691b      	ldr	r3, [r3, #16]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d019      	beq.n	8007efa <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ece:	e853 3f00 	ldrex	r3, [r3]
 8007ed2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007eda:	677b      	str	r3, [r7, #116]	@ 0x74
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ee4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ee6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007eea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007eec:	e841 2300 	strex	r3, r2, [r1]
 8007ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d1e6      	bne.n	8007ec6 <UART_Start_Receive_IT+0x1be>
 8007ef8:	e018      	b.n	8007f2c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	e853 3f00 	ldrex	r3, [r3]
 8007f06:	613b      	str	r3, [r7, #16]
   return(result);
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	f043 0320 	orr.w	r3, r3, #32
 8007f0e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	461a      	mov	r2, r3
 8007f16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f18:	623b      	str	r3, [r7, #32]
 8007f1a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1c:	69f9      	ldr	r1, [r7, #28]
 8007f1e:	6a3a      	ldr	r2, [r7, #32]
 8007f20:	e841 2300 	strex	r3, r2, [r1]
 8007f24:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f26:	69bb      	ldr	r3, [r7, #24]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1e6      	bne.n	8007efa <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	378c      	adds	r7, #140	@ 0x8c
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr
 8007f3a:	bf00      	nop
 8007f3c:	08008769 	.word	0x08008769
 8007f40:	08008405 	.word	0x08008405
 8007f44:	0800824d 	.word	0x0800824d
 8007f48:	08008095 	.word	0x08008095

08007f4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b095      	sub	sp, #84	@ 0x54
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f5c:	e853 3f00 	ldrex	r3, [r3]
 8007f60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	461a      	mov	r2, r3
 8007f70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f72:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f74:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f7a:	e841 2300 	strex	r3, r2, [r1]
 8007f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d1e6      	bne.n	8007f54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	3308      	adds	r3, #8
 8007f8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8e:	6a3b      	ldr	r3, [r7, #32]
 8007f90:	e853 3f00 	ldrex	r3, [r3]
 8007f94:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f96:	69fa      	ldr	r2, [r7, #28]
 8007f98:	4b1e      	ldr	r3, [pc, #120]	@ (8008014 <UART_EndRxTransfer+0xc8>)
 8007f9a:	4013      	ands	r3, r2
 8007f9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	3308      	adds	r3, #8
 8007fa4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fa6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007faa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fae:	e841 2300 	strex	r3, r2, [r1]
 8007fb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1e5      	bne.n	8007f86 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d118      	bne.n	8007ff4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	e853 3f00 	ldrex	r3, [r3]
 8007fce:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	f023 0310 	bic.w	r3, r3, #16
 8007fd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	461a      	mov	r2, r3
 8007fde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fe0:	61bb      	str	r3, [r7, #24]
 8007fe2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe4:	6979      	ldr	r1, [r7, #20]
 8007fe6:	69ba      	ldr	r2, [r7, #24]
 8007fe8:	e841 2300 	strex	r3, r2, [r1]
 8007fec:	613b      	str	r3, [r7, #16]
   return(result);
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1e6      	bne.n	8007fc2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2220      	movs	r2, #32
 8007ff8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008008:	bf00      	nop
 800800a:	3754      	adds	r7, #84	@ 0x54
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr
 8008014:	effffffe 	.word	0xeffffffe

08008018 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008024:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2200      	movs	r2, #0
 800802a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800802e:	68f8      	ldr	r0, [r7, #12]
 8008030:	f7f8 fc48 	bl	80008c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008034:	bf00      	nop
 8008036:	3710      	adds	r7, #16
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b088      	sub	sp, #32
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	e853 3f00 	ldrex	r3, [r3]
 8008050:	60bb      	str	r3, [r7, #8]
   return(result);
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008058:	61fb      	str	r3, [r7, #28]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	461a      	mov	r2, r3
 8008060:	69fb      	ldr	r3, [r7, #28]
 8008062:	61bb      	str	r3, [r7, #24]
 8008064:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008066:	6979      	ldr	r1, [r7, #20]
 8008068:	69ba      	ldr	r2, [r7, #24]
 800806a:	e841 2300 	strex	r3, r2, [r1]
 800806e:	613b      	str	r3, [r7, #16]
   return(result);
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d1e6      	bne.n	8008044 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2220      	movs	r2, #32
 800807a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2200      	movs	r2, #0
 8008082:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f7fe ff09 	bl	8006e9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800808a:	bf00      	nop
 800808c:	3720      	adds	r7, #32
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
	...

08008094 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b09c      	sub	sp, #112	@ 0x70
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80080a2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080ac:	2b22      	cmp	r3, #34	@ 0x22
 80080ae:	f040 80be 	bne.w	800822e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080b8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80080bc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80080c0:	b2d9      	uxtb	r1, r3
 80080c2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80080c6:	b2da      	uxtb	r2, r3
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080cc:	400a      	ands	r2, r1
 80080ce:	b2d2      	uxtb	r2, r2
 80080d0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080d6:	1c5a      	adds	r2, r3, #1
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	3b01      	subs	r3, #1
 80080e6:	b29a      	uxth	r2, r3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	f040 80a1 	bne.w	800823e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008102:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008104:	e853 3f00 	ldrex	r3, [r3]
 8008108:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800810a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800810c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008110:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	461a      	mov	r2, r3
 8008118:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800811a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800811c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008120:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008122:	e841 2300 	strex	r3, r2, [r1]
 8008126:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008128:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800812a:	2b00      	cmp	r3, #0
 800812c:	d1e6      	bne.n	80080fc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	3308      	adds	r3, #8
 8008134:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008138:	e853 3f00 	ldrex	r3, [r3]
 800813c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800813e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008140:	f023 0301 	bic.w	r3, r3, #1
 8008144:	667b      	str	r3, [r7, #100]	@ 0x64
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	3308      	adds	r3, #8
 800814c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800814e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008150:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008152:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008154:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008156:	e841 2300 	strex	r3, r2, [r1]
 800815a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800815c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800815e:	2b00      	cmp	r3, #0
 8008160:	d1e5      	bne.n	800812e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2220      	movs	r2, #32
 8008166:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2200      	movs	r2, #0
 800816e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a33      	ldr	r2, [pc, #204]	@ (8008248 <UART_RxISR_8BIT+0x1b4>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d01f      	beq.n	80081c0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800818a:	2b00      	cmp	r3, #0
 800818c:	d018      	beq.n	80081c0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008196:	e853 3f00 	ldrex	r3, [r3]
 800819a:	623b      	str	r3, [r7, #32]
   return(result);
 800819c:	6a3b      	ldr	r3, [r7, #32]
 800819e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80081a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	461a      	mov	r2, r3
 80081aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80081ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081b4:	e841 2300 	strex	r3, r2, [r1]
 80081b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80081ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d1e6      	bne.n	800818e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081c4:	2b01      	cmp	r3, #1
 80081c6:	d12e      	bne.n	8008226 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2200      	movs	r2, #0
 80081cc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	e853 3f00 	ldrex	r3, [r3]
 80081da:	60fb      	str	r3, [r7, #12]
   return(result);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f023 0310 	bic.w	r3, r3, #16
 80081e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	461a      	mov	r2, r3
 80081ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80081ec:	61fb      	str	r3, [r7, #28]
 80081ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f0:	69b9      	ldr	r1, [r7, #24]
 80081f2:	69fa      	ldr	r2, [r7, #28]
 80081f4:	e841 2300 	strex	r3, r2, [r1]
 80081f8:	617b      	str	r3, [r7, #20]
   return(result);
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d1e6      	bne.n	80081ce <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	69db      	ldr	r3, [r3, #28]
 8008206:	f003 0310 	and.w	r3, r3, #16
 800820a:	2b10      	cmp	r3, #16
 800820c:	d103      	bne.n	8008216 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2210      	movs	r2, #16
 8008214:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800821c:	4619      	mov	r1, r3
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f7f8 fb26 	bl	8000870 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008224:	e00b      	b.n	800823e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f7fe fe42 	bl	8006eb0 <HAL_UART_RxCpltCallback>
}
 800822c:	e007      	b.n	800823e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	699a      	ldr	r2, [r3, #24]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f042 0208 	orr.w	r2, r2, #8
 800823c:	619a      	str	r2, [r3, #24]
}
 800823e:	bf00      	nop
 8008240:	3770      	adds	r7, #112	@ 0x70
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}
 8008246:	bf00      	nop
 8008248:	58000c00 	.word	0x58000c00

0800824c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b09c      	sub	sp, #112	@ 0x70
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800825a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008264:	2b22      	cmp	r3, #34	@ 0x22
 8008266:	f040 80be 	bne.w	80083e6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008270:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008278:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800827a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800827e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008282:	4013      	ands	r3, r2
 8008284:	b29a      	uxth	r2, r3
 8008286:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008288:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800828e:	1c9a      	adds	r2, r3, #2
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800829a:	b29b      	uxth	r3, r3
 800829c:	3b01      	subs	r3, #1
 800829e:	b29a      	uxth	r2, r3
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f040 80a1 	bne.w	80083f6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80082bc:	e853 3f00 	ldrex	r3, [r3]
 80082c0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80082c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80082c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	461a      	mov	r2, r3
 80082d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80082d4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80082d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80082da:	e841 2300 	strex	r3, r2, [r1]
 80082de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80082e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d1e6      	bne.n	80082b4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	3308      	adds	r3, #8
 80082ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082f0:	e853 3f00 	ldrex	r3, [r3]
 80082f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80082f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f8:	f023 0301 	bic.w	r3, r3, #1
 80082fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	3308      	adds	r3, #8
 8008304:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008306:	643a      	str	r2, [r7, #64]	@ 0x40
 8008308:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800830a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800830c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800830e:	e841 2300 	strex	r3, r2, [r1]
 8008312:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008316:	2b00      	cmp	r3, #0
 8008318:	d1e5      	bne.n	80082e6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2220      	movs	r2, #32
 800831e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2200      	movs	r2, #0
 8008326:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2200      	movs	r2, #0
 800832c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a33      	ldr	r2, [pc, #204]	@ (8008400 <UART_RxISR_16BIT+0x1b4>)
 8008334:	4293      	cmp	r3, r2
 8008336:	d01f      	beq.n	8008378 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008342:	2b00      	cmp	r3, #0
 8008344:	d018      	beq.n	8008378 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800834c:	6a3b      	ldr	r3, [r7, #32]
 800834e:	e853 3f00 	ldrex	r3, [r3]
 8008352:	61fb      	str	r3, [r7, #28]
   return(result);
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800835a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	461a      	mov	r2, r3
 8008362:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008364:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008366:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008368:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800836a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800836c:	e841 2300 	strex	r3, r2, [r1]
 8008370:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008374:	2b00      	cmp	r3, #0
 8008376:	d1e6      	bne.n	8008346 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800837c:	2b01      	cmp	r3, #1
 800837e:	d12e      	bne.n	80083de <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	e853 3f00 	ldrex	r3, [r3]
 8008392:	60bb      	str	r3, [r7, #8]
   return(result);
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	f023 0310 	bic.w	r3, r3, #16
 800839a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	461a      	mov	r2, r3
 80083a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80083a4:	61bb      	str	r3, [r7, #24]
 80083a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a8:	6979      	ldr	r1, [r7, #20]
 80083aa:	69ba      	ldr	r2, [r7, #24]
 80083ac:	e841 2300 	strex	r3, r2, [r1]
 80083b0:	613b      	str	r3, [r7, #16]
   return(result);
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d1e6      	bne.n	8008386 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	69db      	ldr	r3, [r3, #28]
 80083be:	f003 0310 	and.w	r3, r3, #16
 80083c2:	2b10      	cmp	r3, #16
 80083c4:	d103      	bne.n	80083ce <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	2210      	movs	r2, #16
 80083cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80083d4:	4619      	mov	r1, r3
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f7f8 fa4a 	bl	8000870 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80083dc:	e00b      	b.n	80083f6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f7fe fd66 	bl	8006eb0 <HAL_UART_RxCpltCallback>
}
 80083e4:	e007      	b.n	80083f6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	699a      	ldr	r2, [r3, #24]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f042 0208 	orr.w	r2, r2, #8
 80083f4:	619a      	str	r2, [r3, #24]
}
 80083f6:	bf00      	nop
 80083f8:	3770      	adds	r7, #112	@ 0x70
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	58000c00 	.word	0x58000c00

08008404 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b0ac      	sub	sp, #176	@ 0xb0
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008412:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	69db      	ldr	r3, [r3, #28]
 800841c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800843a:	2b22      	cmp	r3, #34	@ 0x22
 800843c:	f040 8181 	bne.w	8008742 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008446:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800844a:	e124      	b.n	8008696 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008452:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008456:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800845a:	b2d9      	uxtb	r1, r3
 800845c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8008460:	b2da      	uxtb	r2, r3
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008466:	400a      	ands	r2, r1
 8008468:	b2d2      	uxtb	r2, r2
 800846a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008470:	1c5a      	adds	r2, r3, #1
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800847c:	b29b      	uxth	r3, r3
 800847e:	3b01      	subs	r3, #1
 8008480:	b29a      	uxth	r2, r3
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	69db      	ldr	r3, [r3, #28]
 800848e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008496:	f003 0307 	and.w	r3, r3, #7
 800849a:	2b00      	cmp	r3, #0
 800849c:	d053      	beq.n	8008546 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800849e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084a2:	f003 0301 	and.w	r3, r3, #1
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d011      	beq.n	80084ce <UART_RxISR_8BIT_FIFOEN+0xca>
 80084aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80084ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d00b      	beq.n	80084ce <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	2201      	movs	r2, #1
 80084bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084c4:	f043 0201 	orr.w	r2, r3, #1
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084d2:	f003 0302 	and.w	r3, r3, #2
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d011      	beq.n	80084fe <UART_RxISR_8BIT_FIFOEN+0xfa>
 80084da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084de:	f003 0301 	and.w	r3, r3, #1
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d00b      	beq.n	80084fe <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	2202      	movs	r2, #2
 80084ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084f4:	f043 0204 	orr.w	r2, r3, #4
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008502:	f003 0304 	and.w	r3, r3, #4
 8008506:	2b00      	cmp	r3, #0
 8008508:	d011      	beq.n	800852e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800850a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800850e:	f003 0301 	and.w	r3, r3, #1
 8008512:	2b00      	cmp	r3, #0
 8008514:	d00b      	beq.n	800852e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	2204      	movs	r2, #4
 800851c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008524:	f043 0202 	orr.w	r2, r3, #2
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008534:	2b00      	cmp	r3, #0
 8008536:	d006      	beq.n	8008546 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f7f8 f9c3 	bl	80008c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800854c:	b29b      	uxth	r3, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	f040 80a1 	bne.w	8008696 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800855a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800855c:	e853 3f00 	ldrex	r3, [r3]
 8008560:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8008562:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008564:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008568:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	461a      	mov	r2, r3
 8008572:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008576:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008578:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800857a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800857c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800857e:	e841 2300 	strex	r3, r2, [r1]
 8008582:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008584:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008586:	2b00      	cmp	r3, #0
 8008588:	d1e4      	bne.n	8008554 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	3308      	adds	r3, #8
 8008590:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008594:	e853 3f00 	ldrex	r3, [r3]
 8008598:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800859a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800859c:	4b6f      	ldr	r3, [pc, #444]	@ (800875c <UART_RxISR_8BIT_FIFOEN+0x358>)
 800859e:	4013      	ands	r3, r2
 80085a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	3308      	adds	r3, #8
 80085aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80085ae:	66ba      	str	r2, [r7, #104]	@ 0x68
 80085b0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80085b4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80085b6:	e841 2300 	strex	r3, r2, [r1]
 80085ba:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80085bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d1e3      	bne.n	800858a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2220      	movs	r2, #32
 80085c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2200      	movs	r2, #0
 80085ce:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a61      	ldr	r2, [pc, #388]	@ (8008760 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d021      	beq.n	8008624 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d01a      	beq.n	8008624 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085f6:	e853 3f00 	ldrex	r3, [r3]
 80085fa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80085fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80085fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008602:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	461a      	mov	r2, r3
 800860c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008610:	657b      	str	r3, [r7, #84]	@ 0x54
 8008612:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008614:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008616:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008618:	e841 2300 	strex	r3, r2, [r1]
 800861c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800861e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008620:	2b00      	cmp	r3, #0
 8008622:	d1e4      	bne.n	80085ee <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008628:	2b01      	cmp	r3, #1
 800862a:	d130      	bne.n	800868e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800863a:	e853 3f00 	ldrex	r3, [r3]
 800863e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008642:	f023 0310 	bic.w	r3, r3, #16
 8008646:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	461a      	mov	r2, r3
 8008650:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008654:	643b      	str	r3, [r7, #64]	@ 0x40
 8008656:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008658:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800865a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800865c:	e841 2300 	strex	r3, r2, [r1]
 8008660:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008664:	2b00      	cmp	r3, #0
 8008666:	d1e4      	bne.n	8008632 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	69db      	ldr	r3, [r3, #28]
 800866e:	f003 0310 	and.w	r3, r3, #16
 8008672:	2b10      	cmp	r3, #16
 8008674:	d103      	bne.n	800867e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	2210      	movs	r2, #16
 800867c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008684:	4619      	mov	r1, r3
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f7f8 f8f2 	bl	8000870 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800868c:	e00e      	b.n	80086ac <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f7fe fc0e 	bl	8006eb0 <HAL_UART_RxCpltCallback>
        break;
 8008694:	e00a      	b.n	80086ac <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008696:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800869a:	2b00      	cmp	r3, #0
 800869c:	d006      	beq.n	80086ac <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800869e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80086a2:	f003 0320 	and.w	r3, r3, #32
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	f47f aed0 	bne.w	800844c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80086b2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80086b6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d049      	beq.n	8008752 <UART_RxISR_8BIT_FIFOEN+0x34e>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80086c4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d242      	bcs.n	8008752 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	3308      	adds	r3, #8
 80086d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d4:	6a3b      	ldr	r3, [r7, #32]
 80086d6:	e853 3f00 	ldrex	r3, [r3]
 80086da:	61fb      	str	r3, [r7, #28]
   return(result);
 80086dc:	69fb      	ldr	r3, [r7, #28]
 80086de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80086e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	3308      	adds	r3, #8
 80086ec:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80086f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80086f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086f8:	e841 2300 	strex	r3, r2, [r1]
 80086fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80086fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008700:	2b00      	cmp	r3, #0
 8008702:	d1e3      	bne.n	80086cc <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	4a17      	ldr	r2, [pc, #92]	@ (8008764 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008708:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	e853 3f00 	ldrex	r3, [r3]
 8008716:	60bb      	str	r3, [r7, #8]
   return(result);
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	f043 0320 	orr.w	r3, r3, #32
 800871e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	461a      	mov	r2, r3
 8008728:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800872c:	61bb      	str	r3, [r7, #24]
 800872e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008730:	6979      	ldr	r1, [r7, #20]
 8008732:	69ba      	ldr	r2, [r7, #24]
 8008734:	e841 2300 	strex	r3, r2, [r1]
 8008738:	613b      	str	r3, [r7, #16]
   return(result);
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d1e4      	bne.n	800870a <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008740:	e007      	b.n	8008752 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	699a      	ldr	r2, [r3, #24]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f042 0208 	orr.w	r2, r2, #8
 8008750:	619a      	str	r2, [r3, #24]
}
 8008752:	bf00      	nop
 8008754:	37b0      	adds	r7, #176	@ 0xb0
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	effffffe 	.word	0xeffffffe
 8008760:	58000c00 	.word	0x58000c00
 8008764:	08008095 	.word	0x08008095

08008768 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b0ae      	sub	sp, #184	@ 0xb8
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008776:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	69db      	ldr	r3, [r3, #28]
 8008780:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800879e:	2b22      	cmp	r3, #34	@ 0x22
 80087a0:	f040 8185 	bne.w	8008aae <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80087aa:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80087ae:	e128      	b.n	8008a02 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80087c2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80087c6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80087ca:	4013      	ands	r3, r2
 80087cc:	b29a      	uxth	r2, r3
 80087ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80087d2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087d8:	1c9a      	adds	r2, r3, #2
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087e4:	b29b      	uxth	r3, r3
 80087e6:	3b01      	subs	r3, #1
 80087e8:	b29a      	uxth	r2, r3
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	69db      	ldr	r3, [r3, #28]
 80087f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80087fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80087fe:	f003 0307 	and.w	r3, r3, #7
 8008802:	2b00      	cmp	r3, #0
 8008804:	d053      	beq.n	80088ae <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008806:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800880a:	f003 0301 	and.w	r3, r3, #1
 800880e:	2b00      	cmp	r3, #0
 8008810:	d011      	beq.n	8008836 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008812:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00b      	beq.n	8008836 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2201      	movs	r2, #1
 8008824:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800882c:	f043 0201 	orr.w	r2, r3, #1
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008836:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800883a:	f003 0302 	and.w	r3, r3, #2
 800883e:	2b00      	cmp	r3, #0
 8008840:	d011      	beq.n	8008866 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008842:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008846:	f003 0301 	and.w	r3, r3, #1
 800884a:	2b00      	cmp	r3, #0
 800884c:	d00b      	beq.n	8008866 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	2202      	movs	r2, #2
 8008854:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800885c:	f043 0204 	orr.w	r2, r3, #4
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008866:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800886a:	f003 0304 	and.w	r3, r3, #4
 800886e:	2b00      	cmp	r3, #0
 8008870:	d011      	beq.n	8008896 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008872:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008876:	f003 0301 	and.w	r3, r3, #1
 800887a:	2b00      	cmp	r3, #0
 800887c:	d00b      	beq.n	8008896 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	2204      	movs	r2, #4
 8008884:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800888c:	f043 0202 	orr.w	r2, r3, #2
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800889c:	2b00      	cmp	r3, #0
 800889e:	d006      	beq.n	80088ae <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f7f8 f80f 	bl	80008c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	f040 80a3 	bne.w	8008a02 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80088c4:	e853 3f00 	ldrex	r3, [r3]
 80088c8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80088ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	461a      	mov	r2, r3
 80088da:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80088de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80088e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80088e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80088ea:	e841 2300 	strex	r3, r2, [r1]
 80088ee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80088f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d1e2      	bne.n	80088bc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	3308      	adds	r3, #8
 80088fc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008900:	e853 3f00 	ldrex	r3, [r3]
 8008904:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008906:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008908:	4b6f      	ldr	r3, [pc, #444]	@ (8008ac8 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800890a:	4013      	ands	r3, r2
 800890c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	3308      	adds	r3, #8
 8008916:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800891a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800891c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800891e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008920:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008922:	e841 2300 	strex	r3, r2, [r1]
 8008926:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008928:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800892a:	2b00      	cmp	r3, #0
 800892c:	d1e3      	bne.n	80088f6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2220      	movs	r2, #32
 8008932:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a61      	ldr	r2, [pc, #388]	@ (8008acc <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d021      	beq.n	8008990 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008956:	2b00      	cmp	r3, #0
 8008958:	d01a      	beq.n	8008990 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008960:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008962:	e853 3f00 	ldrex	r3, [r3]
 8008966:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008968:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800896a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800896e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	461a      	mov	r2, r3
 8008978:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800897c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800897e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008980:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008982:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008984:	e841 2300 	strex	r3, r2, [r1]
 8008988:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800898a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800898c:	2b00      	cmp	r3, #0
 800898e:	d1e4      	bne.n	800895a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008994:	2b01      	cmp	r3, #1
 8008996:	d130      	bne.n	80089fa <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a6:	e853 3f00 	ldrex	r3, [r3]
 80089aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80089ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089ae:	f023 0310 	bic.w	r3, r3, #16
 80089b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	461a      	mov	r2, r3
 80089bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80089c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80089c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80089c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80089c8:	e841 2300 	strex	r3, r2, [r1]
 80089cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80089ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d1e4      	bne.n	800899e <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	69db      	ldr	r3, [r3, #28]
 80089da:	f003 0310 	and.w	r3, r3, #16
 80089de:	2b10      	cmp	r3, #16
 80089e0:	d103      	bne.n	80089ea <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	2210      	movs	r2, #16
 80089e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80089f0:	4619      	mov	r1, r3
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7f7 ff3c 	bl	8000870 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80089f8:	e00e      	b.n	8008a18 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f7fe fa58 	bl	8006eb0 <HAL_UART_RxCpltCallback>
        break;
 8008a00:	e00a      	b.n	8008a18 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a02:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d006      	beq.n	8008a18 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8008a0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a0e:	f003 0320 	and.w	r3, r3, #32
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	f47f aecc 	bne.w	80087b0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a1e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008a22:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d049      	beq.n	8008abe <UART_RxISR_16BIT_FIFOEN+0x356>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008a30:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d242      	bcs.n	8008abe <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	3308      	adds	r3, #8
 8008a3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a42:	e853 3f00 	ldrex	r3, [r3]
 8008a46:	623b      	str	r3, [r7, #32]
   return(result);
 8008a48:	6a3b      	ldr	r3, [r7, #32]
 8008a4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008a4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	3308      	adds	r3, #8
 8008a58:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008a5c:	633a      	str	r2, [r7, #48]	@ 0x30
 8008a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a64:	e841 2300 	strex	r3, r2, [r1]
 8008a68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d1e3      	bne.n	8008a38 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	4a17      	ldr	r2, [pc, #92]	@ (8008ad0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008a74:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	e853 3f00 	ldrex	r3, [r3]
 8008a82:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f043 0320 	orr.w	r3, r3, #32
 8008a8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	461a      	mov	r2, r3
 8008a94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a98:	61fb      	str	r3, [r7, #28]
 8008a9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a9c:	69b9      	ldr	r1, [r7, #24]
 8008a9e:	69fa      	ldr	r2, [r7, #28]
 8008aa0:	e841 2300 	strex	r3, r2, [r1]
 8008aa4:	617b      	str	r3, [r7, #20]
   return(result);
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d1e4      	bne.n	8008a76 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008aac:	e007      	b.n	8008abe <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	699a      	ldr	r2, [r3, #24]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f042 0208 	orr.w	r2, r2, #8
 8008abc:	619a      	str	r2, [r3, #24]
}
 8008abe:	bf00      	nop
 8008ac0:	37b8      	adds	r7, #184	@ 0xb8
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	bf00      	nop
 8008ac8:	effffffe 	.word	0xeffffffe
 8008acc:	58000c00 	.word	0x58000c00
 8008ad0:	0800824d 	.word	0x0800824d

08008ad4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008adc:	bf00      	nop
 8008ade:	370c      	adds	r7, #12
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b083      	sub	sp, #12
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008af0:	bf00      	nop
 8008af2:	370c      	adds	r7, #12
 8008af4:	46bd      	mov	sp, r7
 8008af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afa:	4770      	bx	lr

08008afc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008b04:	bf00      	nop
 8008b06:	370c      	adds	r7, #12
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr

08008b10 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b085      	sub	sp, #20
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	d101      	bne.n	8008b26 <HAL_UARTEx_DisableFifoMode+0x16>
 8008b22:	2302      	movs	r3, #2
 8008b24:	e027      	b.n	8008b76 <HAL_UARTEx_DisableFifoMode+0x66>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2201      	movs	r2, #1
 8008b2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2224      	movs	r2, #36	@ 0x24
 8008b32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	681a      	ldr	r2, [r3, #0]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f022 0201 	bic.w	r2, r2, #1
 8008b4c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008b54:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	68fa      	ldr	r2, [r7, #12]
 8008b62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2220      	movs	r2, #32
 8008b68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3714      	adds	r7, #20
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b80:	4770      	bx	lr

08008b82 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b82:	b580      	push	{r7, lr}
 8008b84:	b084      	sub	sp, #16
 8008b86:	af00      	add	r7, sp, #0
 8008b88:	6078      	str	r0, [r7, #4]
 8008b8a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	d101      	bne.n	8008b9a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008b96:	2302      	movs	r3, #2
 8008b98:	e02d      	b.n	8008bf6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2224      	movs	r2, #36	@ 0x24
 8008ba6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f022 0201 	bic.w	r2, r2, #1
 8008bc0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	683a      	ldr	r2, [r7, #0]
 8008bd2:	430a      	orrs	r2, r1
 8008bd4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 f8a0 	bl	8008d1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2220      	movs	r2, #32
 8008be8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bf4:	2300      	movs	r3, #0
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3710      	adds	r7, #16
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}

08008bfe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008bfe:	b580      	push	{r7, lr}
 8008c00:	b084      	sub	sp, #16
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	6078      	str	r0, [r7, #4]
 8008c06:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	d101      	bne.n	8008c16 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008c12:	2302      	movs	r3, #2
 8008c14:	e02d      	b.n	8008c72 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2201      	movs	r2, #1
 8008c1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2224      	movs	r2, #36	@ 0x24
 8008c22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f022 0201 	bic.w	r2, r2, #1
 8008c3c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	689b      	ldr	r3, [r3, #8]
 8008c44:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	683a      	ldr	r2, [r7, #0]
 8008c4e:	430a      	orrs	r2, r1
 8008c50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 f862 	bl	8008d1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2220      	movs	r2, #32
 8008c64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3710      	adds	r7, #16
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}

08008c7a <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b08c      	sub	sp, #48	@ 0x30
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	60f8      	str	r0, [r7, #12]
 8008c82:	60b9      	str	r1, [r7, #8]
 8008c84:	4613      	mov	r3, r2
 8008c86:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c94:	2b20      	cmp	r3, #32
 8008c96:	d13b      	bne.n	8008d10 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d002      	beq.n	8008ca4 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8008c9e:	88fb      	ldrh	r3, [r7, #6]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d101      	bne.n	8008ca8 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	e034      	b.n	8008d12 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2201      	movs	r2, #1
 8008cac:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8008cb4:	88fb      	ldrh	r3, [r7, #6]
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	68b9      	ldr	r1, [r7, #8]
 8008cba:	68f8      	ldr	r0, [r7, #12]
 8008cbc:	f7ff f824 	bl	8007d08 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	d11d      	bne.n	8008d04 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	2210      	movs	r2, #16
 8008cce:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd6:	69bb      	ldr	r3, [r7, #24]
 8008cd8:	e853 3f00 	ldrex	r3, [r3]
 8008cdc:	617b      	str	r3, [r7, #20]
   return(result);
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	f043 0310 	orr.w	r3, r3, #16
 8008ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	461a      	mov	r2, r3
 8008cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cee:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cf0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf2:	6a39      	ldr	r1, [r7, #32]
 8008cf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cf6:	e841 2300 	strex	r3, r2, [r1]
 8008cfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8008cfc:	69fb      	ldr	r3, [r7, #28]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1e6      	bne.n	8008cd0 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8008d02:	e002      	b.n	8008d0a <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008d04:	2301      	movs	r3, #1
 8008d06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008d0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008d0e:	e000      	b.n	8008d12 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8008d10:	2302      	movs	r3, #2
  }
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3730      	adds	r7, #48	@ 0x30
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}
	...

08008d1c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b085      	sub	sp, #20
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d108      	bne.n	8008d3e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2201      	movs	r2, #1
 8008d30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2201      	movs	r2, #1
 8008d38:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008d3c:	e031      	b.n	8008da2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008d3e:	2310      	movs	r3, #16
 8008d40:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008d42:	2310      	movs	r3, #16
 8008d44:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	689b      	ldr	r3, [r3, #8]
 8008d4c:	0e5b      	lsrs	r3, r3, #25
 8008d4e:	b2db      	uxtb	r3, r3
 8008d50:	f003 0307 	and.w	r3, r3, #7
 8008d54:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	0f5b      	lsrs	r3, r3, #29
 8008d5e:	b2db      	uxtb	r3, r3
 8008d60:	f003 0307 	and.w	r3, r3, #7
 8008d64:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d66:	7bbb      	ldrb	r3, [r7, #14]
 8008d68:	7b3a      	ldrb	r2, [r7, #12]
 8008d6a:	4911      	ldr	r1, [pc, #68]	@ (8008db0 <UARTEx_SetNbDataToProcess+0x94>)
 8008d6c:	5c8a      	ldrb	r2, [r1, r2]
 8008d6e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008d72:	7b3a      	ldrb	r2, [r7, #12]
 8008d74:	490f      	ldr	r1, [pc, #60]	@ (8008db4 <UARTEx_SetNbDataToProcess+0x98>)
 8008d76:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d78:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d7c:	b29a      	uxth	r2, r3
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d84:	7bfb      	ldrb	r3, [r7, #15]
 8008d86:	7b7a      	ldrb	r2, [r7, #13]
 8008d88:	4909      	ldr	r1, [pc, #36]	@ (8008db0 <UARTEx_SetNbDataToProcess+0x94>)
 8008d8a:	5c8a      	ldrb	r2, [r1, r2]
 8008d8c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008d90:	7b7a      	ldrb	r2, [r7, #13]
 8008d92:	4908      	ldr	r1, [pc, #32]	@ (8008db4 <UARTEx_SetNbDataToProcess+0x98>)
 8008d94:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d96:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d9a:	b29a      	uxth	r2, r3
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008da2:	bf00      	nop
 8008da4:	3714      	adds	r7, #20
 8008da6:	46bd      	mov	sp, r7
 8008da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dac:	4770      	bx	lr
 8008dae:	bf00      	nop
 8008db0:	08008ed8 	.word	0x08008ed8
 8008db4:	08008ee0 	.word	0x08008ee0

08008db8 <memset>:
 8008db8:	4402      	add	r2, r0
 8008dba:	4603      	mov	r3, r0
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d100      	bne.n	8008dc2 <memset+0xa>
 8008dc0:	4770      	bx	lr
 8008dc2:	f803 1b01 	strb.w	r1, [r3], #1
 8008dc6:	e7f9      	b.n	8008dbc <memset+0x4>

08008dc8 <__libc_init_array>:
 8008dc8:	b570      	push	{r4, r5, r6, lr}
 8008dca:	4d0d      	ldr	r5, [pc, #52]	@ (8008e00 <__libc_init_array+0x38>)
 8008dcc:	4c0d      	ldr	r4, [pc, #52]	@ (8008e04 <__libc_init_array+0x3c>)
 8008dce:	1b64      	subs	r4, r4, r5
 8008dd0:	10a4      	asrs	r4, r4, #2
 8008dd2:	2600      	movs	r6, #0
 8008dd4:	42a6      	cmp	r6, r4
 8008dd6:	d109      	bne.n	8008dec <__libc_init_array+0x24>
 8008dd8:	4d0b      	ldr	r5, [pc, #44]	@ (8008e08 <__libc_init_array+0x40>)
 8008dda:	4c0c      	ldr	r4, [pc, #48]	@ (8008e0c <__libc_init_array+0x44>)
 8008ddc:	f000 f826 	bl	8008e2c <_init>
 8008de0:	1b64      	subs	r4, r4, r5
 8008de2:	10a4      	asrs	r4, r4, #2
 8008de4:	2600      	movs	r6, #0
 8008de6:	42a6      	cmp	r6, r4
 8008de8:	d105      	bne.n	8008df6 <__libc_init_array+0x2e>
 8008dea:	bd70      	pop	{r4, r5, r6, pc}
 8008dec:	f855 3b04 	ldr.w	r3, [r5], #4
 8008df0:	4798      	blx	r3
 8008df2:	3601      	adds	r6, #1
 8008df4:	e7ee      	b.n	8008dd4 <__libc_init_array+0xc>
 8008df6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008dfa:	4798      	blx	r3
 8008dfc:	3601      	adds	r6, #1
 8008dfe:	e7f2      	b.n	8008de6 <__libc_init_array+0x1e>
 8008e00:	08008ef0 	.word	0x08008ef0
 8008e04:	08008ef0 	.word	0x08008ef0
 8008e08:	08008ef0 	.word	0x08008ef0
 8008e0c:	08008ef4 	.word	0x08008ef4

08008e10 <memcpy>:
 8008e10:	440a      	add	r2, r1
 8008e12:	4291      	cmp	r1, r2
 8008e14:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e18:	d100      	bne.n	8008e1c <memcpy+0xc>
 8008e1a:	4770      	bx	lr
 8008e1c:	b510      	push	{r4, lr}
 8008e1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e26:	4291      	cmp	r1, r2
 8008e28:	d1f9      	bne.n	8008e1e <memcpy+0xe>
 8008e2a:	bd10      	pop	{r4, pc}

08008e2c <_init>:
 8008e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e2e:	bf00      	nop
 8008e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e32:	bc08      	pop	{r3}
 8008e34:	469e      	mov	lr, r3
 8008e36:	4770      	bx	lr

08008e38 <_fini>:
 8008e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3a:	bf00      	nop
 8008e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e3e:	bc08      	pop	{r3}
 8008e40:	469e      	mov	lr, r3
 8008e42:	4770      	bx	lr
