{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559286016388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559286016390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 16:00:16 2019 " "Processing started: Fri May 31 16:00:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559286016390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286016390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off claptonver1 -c claptonver1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off claptonver1 -c claptonver1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286016390 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "regclk.qip " "Tcl Script File regclk.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE regclk.qip " "set_global_assignment -name QIP_FILE regclk.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559286016453 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1559286016453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559286016639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559286016640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "claptonver1.v 1 1 " "Found 1 design units, including 1 entities, in source file claptonver1.v" { { "Info" "ISGN_ENTITY_NAME" "1 claptonver1 " "Found entity 1: claptonver1" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286024211 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../LED/pcdis.v " "Can't analyze file -- file ../../LED/pcdis.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1559286024212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/phasecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/phasecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phasecounter " "Found entity 1: phasecounter" {  } { { "output_files/phasecounter.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/output_files/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286024223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0163072/CPU/git/controller/flopenableEX.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0163072/CPU/git/controller/flopenableEX.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenableEX " "Found entity 1: flopenableEX" {  } { { "../controller/flopenableEX.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/flopenableEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286024233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286024242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file cyclecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cyclecounter " "Found entity 1: cyclecounter" {  } { { "cyclecounter.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/cyclecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286024253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pllclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllclk " "Found entity 1: pllclk" {  } { { "pllclk.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/pllclk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286024266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instrex claptonver1.v(19) " "Verilog HDL Implicit Net warning at claptonver1.v(19): created implicit net for \"instrex\"" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "claptonver1 " "Elaborating entity \"claptonver1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559286024443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instrex claptonver1.v(19) " "Verilog HDL or VHDL warning at claptonver1.v(19): object \"instrex\" assigned a value but never read" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559286024445 "|claptonver1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 claptonver1.v(19) " "Verilog HDL assignment warning at claptonver1.v(19): truncated value with size 16 to match size of target (1)" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559286024445 "|claptonver1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyclecounter cyclecounter:cyclecount " "Elaborating entity \"cyclecounter\" for hierarchy \"cyclecounter:cyclecount\"" {  } { { "claptonver1.v" "cyclecount" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024481 ""}
{ "Warning" "WSGN_SEARCH_FILE" "chat.v 1 1 " "Using design file chat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 chat " "Found entity 1: chat" {  } { { "chat.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/chat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024513 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286024513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chat chat:chatremove " "Elaborating entity \"chat\" for hierarchy \"chat:chatremove\"" {  } { { "claptonver1.v" "chatremove" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 chat.v(11) " "Verilog HDL assignment warning at chat.v(11): truncated value with size 32 to match size of target (5)" {  } { { "chat.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/chat.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559286024514 "|claptonver1|chat:chatremove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:sw " "Elaborating entity \"switch\" for hierarchy \"switch:sw\"" {  } { { "claptonver1.v" "sw" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllclk pllclk:pllclk_inst " "Elaborating entity \"pllclk\" for hierarchy \"pllclk:pllclk_inst\"" {  } { { "claptonver1.v" "pllclk_inst" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pllclk:pllclk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pllclk:pllclk_inst\|altpll:altpll_component\"" {  } { { "pllclk.v" "altpll_component" { Text "/export/home/016/a0163072/CPU/git/claptonver1/pllclk.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pllclk:pllclk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pllclk:pllclk_inst\|altpll:altpll_component\"" {  } { { "pllclk.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/pllclk.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pllclk:pllclk_inst\|altpll:altpll_component " "Instantiated megafunction \"pllclk:pllclk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 20 " "Parameter \"clk0_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 37 " "Parameter \"clk0_multiply_by\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 20 " "Parameter \"clk1_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 37 " "Parameter \"clk1_multiply_by\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 7601 " "Parameter \"clk1_phase_shift\" = \"7601\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 20 " "Parameter \"clk2_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 37 " "Parameter \"clk2_multiply_by\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 6757 " "Parameter \"clk2_phase_shift\" = \"6757\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pllclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pllclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286024683 ""}  } { { "pllclk.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/pllclk.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559286024683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pllclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pllclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllclk_altpll " "Found entity 1: pllclk_altpll" {  } { { "db/pllclk_altpll.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/pllclk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286024758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllclk_altpll pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated " "Elaborating entity \"pllclk_altpll\" for hierarchy \"pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SE se processor.v(33) " "Verilog HDL Declaration information at processor.v(33): object \"SE\" differs only in case from object \"se\" in the same scope" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559286024804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/processor.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/processor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286024806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc " "Elaborating entity \"processor\" for hierarchy \"processor:proc\"" {  } { { "claptonver1.v" "proc" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024806 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jumpE processor.v(32) " "Verilog HDL or VHDL warning at processor.v(32): object \"jumpE\" assigned a value but never read" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559286024807 "|claptonver1|processor:proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inW processor.v(48) " "Verilog HDL or VHDL warning at processor.v(48): object \"inW\" assigned a value but never read" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559286024807 "|claptonver1|processor:proc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outW processor.v(14) " "Output port \"outW\" at processor.v(14) has no driver" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559286024811 "|claptonver1|processor:proc"}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/controller.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286024859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor:proc\|controller:c " "Elaborating entity \"controller\" for hierarchy \"processor:proc\|controller:c\"" {  } { { "processor.v" "c" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/maindec.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/maindec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286024892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec processor:proc\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"processor:proc\|controller:c\|maindec:md\"" {  } { { "controller.v" "md" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024892 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/aludec.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/aludec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024928 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286024928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec processor:proc\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"processor:proc\|controller:c\|aludec:ad\"" {  } { { "controller.v" "ad" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024928 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/flopenablepc.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/flopenablepc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flopenablepc " "Found entity 1: flopenablepc" {  } { { "flopenablepc.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenablepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286024974 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286024974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenablepc processor:proc\|flopenablepc:pcreg " "Elaborating entity \"flopenablepc\" for hierarchy \"processor:proc\|flopenablepc:pcreg\"" {  } { { "processor.v" "pcreg" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286024974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/adder.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286025004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:proc\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"processor:proc\|adder:pcadd1\"" {  } { { "processor.v" "pcadd1" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.v 1 1 " "Using design file mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025030 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286025030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor:proc\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"processor:proc\|mux2:pcbrmux\"" {  } { { "processor.v" "pcbrmux" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025031 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/flopenable.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/flopenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flopenable " "Found entity 1: flopenable" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025058 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286025058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenable processor:proc\|flopenable:IFID " "Elaborating entity \"flopenable\" for hierarchy \"processor:proc\|flopenable:IFID\"" {  } { { "processor.v" "IFID" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor:proc\|mux2:rsmux " "Elaborating entity \"mux2\" for hierarchy \"processor:proc\|mux2:rsmux\"" {  } { { "processor.v" "rsmux" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025081 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/regfile.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025105 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286025105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:proc\|regfile:re " "Elaborating entity \"regfile\" for hierarchy \"processor:proc\|regfile:re\"" {  } { { "processor.v" "re" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025105 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/signext.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/signext.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286025142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext processor:proc\|signext:se " "Elaborating entity \"signext\" for hierarchy \"processor:proc\|signext:se\"" {  } { { "processor.v" "se" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenableEX processor:proc\|flopenableEX:IDEX " "Elaborating entity \"flopenableEX\" for hierarchy \"processor:proc\|flopenableEX:IDEX\"" {  } { { "processor.v" "IDEX" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025166 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/mux3.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/mux3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025203 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286025203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 processor:proc\|mux3:aemux " "Elaborating entity \"mux3\" for hierarchy \"processor:proc\|mux3:aemux\"" {  } { { "processor.v" "aemux" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025203 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(38) " "Verilog HDL information at ALU.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/ALU.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559286025234 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/ALU.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025237 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286025237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:proc\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"processor:proc\|ALU:alu\"" {  } { { "processor.v" "alu" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU.v(27) " "Verilog HDL assignment warning at ALU.v(27): truncated value with size 32 to match size of target (16)" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/ALU.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559286025239 "|claptonver1|processor:proc|ALU:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "flopr.v 1 1 " "Using design file flopr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/flopr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286025276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:proc\|flopr:EXMEM " "Elaborating entity \"flopr\" for hierarchy \"processor:proc\|flopr:EXMEM\"" {  } { { "processor.v" "EXMEM" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/pcbranch.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/pcbranch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pcbranch " "Found entity 1: pcbranch" {  } { { "pcbranch.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/pcbranch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025312 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286025312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcbranch processor:proc\|pcbranch:pcbr " "Elaborating entity \"pcbranch\" for hierarchy \"processor:proc\|pcbranch:pcbr\"" {  } { { "processor.v" "pcbr" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:proc\|flopr:MEMWB1 " "Elaborating entity \"flopr\" for hierarchy \"processor:proc\|flopr:MEMWB1\"" {  } { { "processor.v" "MEMWB1" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:proc\|flopr:MEMWB2 " "Elaborating entity \"flopr\" for hierarchy \"processor:proc\|flopr:MEMWB2\"" {  } { { "processor.v" "MEMWB2" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025372 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/hazard.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/hazard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025403 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286025403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard processor:proc\|hazard:haz " "Elaborating entity \"hazard\" for hierarchy \"processor:proc\|hazard:haz\"" {  } { { "processor.v" "haz" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branchstall hazard.v(10) " "Verilog HDL or VHDL warning at hazard.v(10): object \"branchstall\" assigned a value but never read" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559286025404 "|claptonver1|processor:proc|hazard:haz"}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/IM.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/IM.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "/export/home/016/a0163072/CPU/git/IM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286025444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IM:im " "Elaborating entity \"IM\" for hierarchy \"IM:im\"" {  } { { "claptonver1.v" "im" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IM:im\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\"" {  } { { "IM.v" "altsyncram_component" { Text "/export/home/016/a0163072/CPU/git/IM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IM:im\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IM:im\|altsyncram:altsyncram_component\"" {  } { { "IM.v" "" { Text "/export/home/016/a0163072/CPU/git/IM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IM:im\|altsyncram:altsyncram_component " "Instantiated megafunction \"IM:im\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sort.mif " "Parameter \"init_file\" = \"sort.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286025547 ""}  } { { "IM.v" "" { Text "/export/home/016/a0163072/CPU/git/IM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559286025547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6k1 " "Found entity 1: altsyncram_n6k1" {  } { { "db/altsyncram_n6k1.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286025584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6k1 IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated " "Elaborating entity \"altsyncram_n6k1\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lga2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lga2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lga2 " "Found entity 1: altsyncram_lga2" {  } { { "db/altsyncram_lga2.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_lga2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286025644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286025644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lga2 IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|altsyncram_lga2:altsyncram1 " "Elaborating entity \"altsyncram_lga2\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|altsyncram_lga2:altsyncram1\"" {  } { { "db/altsyncram_n6k1.tdf" "altsyncram1" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286025644 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 159 0 1 1 " "1 out of 159 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "0 " "Memory Initialization File Address 0 is not initialized" {  } { { "/export/home/016/a0163072/CPU/git/sort.mif" "" { Text "/export/home/016/a0163072/CPU/git/sort.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1559286025649 ""}  } { { "/export/home/016/a0163072/CPU/git/sort.mif" "" { Text "/export/home/016/a0163072/CPU/git/sort.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1559286025649 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 159 /export/home/016/a0163072/CPU/git/sort.mif " "Memory depth (4096) in the design file differs from memory depth (159) in the Memory Initialization File \"/export/home/016/a0163072/CPU/git/sort.mif\" -- setting initial value for remaining addresses to 0" {  } { { "IM.v" "" { Text "/export/home/016/a0163072/CPU/git/IM.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1559286025649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_n6k1.tdf" "mgl_prim2" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286026087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_n6k1.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286026112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026113 ""}  } { { "db/altsyncram_n6k1.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559286026113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286026219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286026365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286026544 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/DM.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/DM.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.v" "" { Text "/export/home/016/a0163072/CPU/git/DM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286026606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559286026606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM DM:dm " "Elaborating entity \"DM\" for hierarchy \"DM:dm\"" {  } { { "claptonver1.v" "dm" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286026607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DM:dm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DM:dm\|altsyncram:altsyncram_component\"" {  } { { "DM.v" "altsyncram_component" { Text "/export/home/016/a0163072/CPU/git/DM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286026631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DM:dm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DM:dm\|altsyncram:altsyncram_component\"" {  } { { "DM.v" "" { Text "/export/home/016/a0163072/CPU/git/DM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286026650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DM:dm\|altsyncram:altsyncram_component " "Instantiated megafunction \"DM:dm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file r_sorted.mif " "Parameter \"init_file\" = \"r_sorted.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559286026651 ""}  } { { "DM.v" "" { Text "/export/home/016/a0163072/CPU/git/DM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559286026651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hjk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hjk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hjk1 " "Found entity 1: altsyncram_hjk1" {  } { { "db/altsyncram_hjk1.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_hjk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286026689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286026689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hjk1 DM:dm\|altsyncram:altsyncram_component\|altsyncram_hjk1:auto_generated " "Elaborating entity \"altsyncram_hjk1\" for hierarchy \"DM:dm\|altsyncram:altsyncram_component\|altsyncram_hjk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286026690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fta2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fta2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fta2 " "Found entity 1: altsyncram_fta2" {  } { { "db/altsyncram_fta2.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_fta2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286026749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286026749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fta2 DM:dm\|altsyncram:altsyncram_component\|altsyncram_hjk1:auto_generated\|altsyncram_fta2:altsyncram1 " "Elaborating entity \"altsyncram_fta2\" for hierarchy \"DM:dm\|altsyncram:altsyncram_component\|altsyncram_hjk1:auto_generated\|altsyncram_fta2:altsyncram1\"" {  } { { "db/altsyncram_hjk1.tdf" "altsyncram1" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_hjk1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286026749 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2048 /export/home/016/a0163072/CPU/git/r_sorted.mif " "Memory depth (4096) in the design file differs from memory depth (2048) in the Memory Initialization File \"/export/home/016/a0163072/CPU/git/r_sorted.mif\" -- setting initial value for remaining addresses to 0" {  } { { "DM.v" "" { Text "/export/home/016/a0163072/CPU/git/DM.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1559286026756 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[15\] " "Net \"processor:proc\|pcF\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[15\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559286026980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[14\] " "Net \"processor:proc\|pcF\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[14\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559286026980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[13\] " "Net \"processor:proc\|pcF\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[13\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559286026980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[12\] " "Net \"processor:proc\|pcF\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[12\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559286026980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[11\] " "Net \"processor:proc\|pcF\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[11\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559286026980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[10\] " "Net \"processor:proc\|pcF\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[10\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559286026980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[9\] " "Net \"processor:proc\|pcF\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[9\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559286026980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[8\] " "Net \"processor:proc\|pcF\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[8\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559286026980 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1559286026980 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559286027181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.31.16:00:30 Progress: Loading sldb74b3a92/alt_sld_fab_wrapper_hw.tcl " "2019.05.31.16:00:30 Progress: Loading sldb74b3a92/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286030480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286032290 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286032459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286033231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286033334 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286033436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286033560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286033565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286033570 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559286034236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb74b3a92/alt_sld_fab.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286034441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286034441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286034526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286034526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286034532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286034532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286034605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286034605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286034689 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286034689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286034689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559286034764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286034764 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559286036346 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1559286036403 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559286036411 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559286036411 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[8\] GND " "Pin \"pc\[8\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559286037248 "|claptonver1|pc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[9\] GND " "Pin \"pc\[9\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559286037248 "|claptonver1|pc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[10\] GND " "Pin \"pc\[10\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559286037248 "|claptonver1|pc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[11\] GND " "Pin \"pc\[11\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559286037248 "|claptonver1|pc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[12\] GND " "Pin \"pc\[12\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559286037248 "|claptonver1|pc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[13\] GND " "Pin \"pc\[13\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559286037248 "|claptonver1|pc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[14\] GND " "Pin \"pc\[14\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559286037248 "|claptonver1|pc[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[15\] GND " "Pin \"pc\[15\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559286037248 "|claptonver1|pc[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selecter1 VCC " "Pin \"selecter1\" is stuck at VCC" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559286037248 "|claptonver1|selecter1"} { "Warning" "WMLS_MLS_STUCK_PIN" "outW GND " "Pin \"outW\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559286037248 "|claptonver1|outW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559286037248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286037346 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559286038874 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286038975 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1559286039317 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559286039317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559286039317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          clk " "  25.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559286039317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          exe " "  10.000          exe" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559286039317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       notclk " "  10.000       notclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559286039317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.513 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  13.513 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559286039317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.513 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  13.513 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559286039317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.513 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  13.513 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559286039317 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286039317 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286039365 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1559286039465 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286039467 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1559286039511 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286039514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/016/a0163072/CPU/git/claptonver1/output_files/claptonver1.map.smsg " "Generated suppressed messages file /export/home/016/a0163072/CPU/git/claptonver1/output_files/claptonver1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286039764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559286040501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559286040501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1680 " "Implemented 1680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559286040671 ""} { "Info" "ICUT_CUT_TM_OPINS" "162 " "Implemented 162 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559286040671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1462 " "Implemented 1462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559286040671 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559286040671 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1559286040671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559286040671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1126 " "Peak virtual memory: 1126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559286040710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 16:00:40 2019 " "Processing ended: Fri May 31 16:00:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559286040710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559286040710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559286040710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559286040710 ""}
