
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.135046                       # Number of seconds simulated
sim_ticks                                135045667500                       # Number of ticks simulated
final_tick                               135063192000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 271411                       # Simulator instruction rate (inst/s)
host_op_rate                                   271412                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              121365371                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671224                       # Number of bytes of host memory used
host_seconds                                  1112.72                       # Real time elapsed on the host
sim_insts                                   302004303                       # Number of instructions simulated
sim_ops                                     302005260                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst            2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst               36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  57                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              17061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data               9952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 27013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         17061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            17061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             17061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data              9952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                27013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                          57                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        57                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   3648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    3648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  135045680500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    57                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           14                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    233.142857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.457311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.907921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            5     35.71%     35.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            5     35.71%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            2     14.29%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      7.14%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      7.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           14                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      1935250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 3004000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33951.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52701.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                       44                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  2369222464.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1763580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              3507210                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               156960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         8646900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2882880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      32407421640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            32428035270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.095282                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         135043651500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       270000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        786000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 135028622500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7506500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       1002250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      7522500                       # Time in different power states
system.mem_ctrls_1.actEnergy                   271320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   129030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1585080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              2880210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               278400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         8618400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         2980800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      32407629540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            32427445980                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.090919                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         135044965500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       270000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        786000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 135029489000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      7506500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT        432750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN      8008750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                54039003                       # Number of BP lookups
system.cpu.branchPred.condPredicted          40025554                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3526                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             48027776                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                38024066                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.170991                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                      19                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              14                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               14                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu.branchPred.allExpertsWrong             763                       # Number of times all experts voted incorrectly.
system.cpu.branchPred.allExpertsRight        39994537                       # Number of times all experts voted correctly.
system.cpu.branchPred.lowWeightExpertsWon          415                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu.branchPred.oneCorrectExpert           1799                       # Number of times when there is a single correct expert on a mispredict.
system.cpu.branchPred.twoCorrectExpert            923                       # Number of times when there are two correct experts on a mispredict.
system.cpu.branchPred.threeCorrectExpert            0                       # Number of times when there are three correct experts on a mispredict.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        270091335                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               4382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      302211866                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    54039003                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           38024085                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     270078546                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    7572                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 100069798                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    22                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          270086871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.118944                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.186699                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                113977362     42.20%     42.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 72053109     26.68%     68.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 22010295      8.15%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 62046105     22.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            270086871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200077                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.118925                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30011494                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             139337711                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  60733821                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              40000075                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3770                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             38014847                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    18                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              302136741                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  8177                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3770                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 52684933                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                68009600                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  76059121                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              73329102                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              302121699                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  3662                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              64664373                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenamedOperands           336127996                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             504189811                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        384149452                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             336000306                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   127701                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  6                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              2                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  97997734                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             90033595                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            32013563                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5342042                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  302115793                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 302073201                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5710                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          115432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       100187                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     270086871                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.118430                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.919371                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            76040804     28.15%     28.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           108689627     40.24%     68.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            64019611     23.70%     92.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            20002964      7.41%     99.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1333865      0.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       270086871                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2000854      0.40%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult              245997847     48.81%     49.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv               227325500     45.10%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               28678678      5.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   961      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             130024607     43.04%     43.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             30001036      9.93%     52.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              20002830      6.62%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             90031734     29.80%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            32012994     10.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              302073201                       # Type of FU issued
system.cpu.iq.rate                           1.118411                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   504003840                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   1.668482                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1378242826                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         302231486                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    302064288                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              806077041                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         56009511                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        33529                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        13505                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3770                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   11553                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           302115800                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              90033595                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             32013563                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            260                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1022                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2494                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3516                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             302066176                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              90029317                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7028                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             6                       # number of nop insts executed
system.cpu.iew.exec_refs                    122040994                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 54010949                       # Number of branches executed
system.cpu.iew.exec_stores                   32011677                       # Number of stores executed
system.cpu.iew.exec_rate                     1.118385                       # Inst execution rate
system.cpu.iew.wb_sent                      302064464                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     302064288                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 210707965                       # num instructions producing a value
system.cpu.iew.wb_consumers                 330059263                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.118378                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.638394                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          108986                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3510                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    270071548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.118224                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.177169                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    150059000     55.56%     55.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     88007252     32.59%     88.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7988      0.00%     88.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1463      0.00%     88.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      7998919      2.96%     91.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1999611      0.74%     91.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1999743      0.74%     92.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           12      0.00%     92.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     19997560      7.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    270071548                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            302000298                       # Number of instructions committed
system.cpu.commit.committedOps              302000370                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      122000128                       # Number of memory references committed
system.cpu.commit.loads                      90000069                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   54000084                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 248000344                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   10                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        130000242     43.05%     43.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        30000000      9.93%     52.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         20000000      6.62%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        90000069     29.80%     89.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       32000059     10.60%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         302000370                       # Class of committed instruction
system.cpu.commit.bw_lim_events              19997560                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    552183344                       # The number of ROB reads
system.cpu.rob.rob_writes                   604234027                       # The number of ROB writes
system.cpu.timesIdled                              26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            4464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   302000298                       # Number of Instructions Simulated
system.cpu.committedOps                     302000370                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.894341                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.894341                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.118141                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.118141                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                384065663                       # number of integer regfile reads
system.cpu.int_regfile_writes               216041875                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 120010614                       # number of cc regfile reads
system.cpu.cc_regfile_writes                120010776                       # number of cc regfile writes
system.cpu.misc_regfile_reads               320095390                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           159.000118                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            66020918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          366782.877778                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   159.000118                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.155274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.155274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         132039745                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        132039745                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     34019780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34019780                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     32000058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32000058                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      66019838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         66019838                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     66019838                       # number of overall hits
system.cpu.dcache.overall_hits::total        66019838                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           23                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            23                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           24                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             24                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           24                       # number of overall misses
system.cpu.dcache.overall_misses::total            24                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      1915500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1915500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data        70000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        70000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      1985500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1985500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      1985500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1985500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     34019803                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34019803                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     32000059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     32000059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     66019862                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     66019862                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     66019862                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     66019862                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 83282.608696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83282.608696                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        70000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        70000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 82729.166667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82729.166667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 82729.166667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82729.166667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           21                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           21                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      1594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data        69000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        69000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      1663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      1663500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1663500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        79725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        79725                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        69000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        69000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79214.285714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79214.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79214.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79214.285714                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 7                       # number of replacements
system.cpu.icache.tags.tagsinuse           242.000268                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           100072142                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               276                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          362580.224638                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   242.000268                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.472657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.472657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         200139630                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        200139630                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    100069750                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       100069750                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     100069750                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        100069750                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    100069750                       # number of overall hits
system.cpu.icache.overall_hits::total       100069750                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           47                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            47                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           47                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             47                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           47                       # number of overall misses
system.cpu.icache.overall_misses::total            47                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      4710500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4710500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      4710500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4710500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      4710500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4710500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    100069797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    100069797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    100069797                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    100069797                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    100069797                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    100069797                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 100223.404255                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100223.404255                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 100223.404255                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100223.404255                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 100223.404255                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100223.404255                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1858                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   168.909091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks            7                       # number of writebacks
system.cpu.icache.writebacks::total                 7                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      3870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      3870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      3870000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3870000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst       107500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       107500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst       107500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       107500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst       107500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       107500                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued                0                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                   0                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    15.000052                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        22                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        8.000052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher            7                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000458                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000214                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.000458                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       519                       # Number of tag accesses
system.l2.tags.data_accesses                      519                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.ReadExReq_misses::cpu.data                1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst            36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               36                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              20                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                  36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                  21                       # number of demand (read+write) misses
system.l2.demand_misses::total                     57                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 36                       # number of overall misses
system.l2.overall_misses::cpu.data                 21                       # number of overall misses
system.l2.overall_misses::total                    57                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data        67500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         67500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst      3834000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3834000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      1564000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1564000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst       3834000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       1631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          5465500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      3834000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      1631500                       # number of overall miss cycles
system.l2.overall_miss_latency::total         5465500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst           36                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             36                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            20                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                36                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                21                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   57                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               36                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data               21                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  57                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data        67500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        67500                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst       106500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       106500                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data        78200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        78200                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst       106500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77690.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95885.964912                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst       106500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77690.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95885.964912                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           20                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           20                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data             21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                57                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data            21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               57                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data        61500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        61500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst      3618000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3618000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      1444000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1444000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      3618000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      1505500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      5123500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      3618000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      1505500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      5123500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        61500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        61500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst       100500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total       100500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data        72200                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        72200                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst       100500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 71690.476190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89885.964912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst       100500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 71690.476190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89885.964912                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests            57                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 56                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            56                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                57                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      57    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  57                       # Request fanout histogram
system.membus.reqLayer0.occupancy               68000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             301250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests           64                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 135063192000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                56                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            36                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           20                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           79                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           42                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         1344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   4096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               57                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087719                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.285401                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     52     91.23%     91.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      8.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 57                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              39000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             54000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             31500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
