# CS5250_ADV_COMPARCH_LAB2
This is a provided MIPS timing simulator written in C to simulate instruction and data caches. Then, it will experiment with different cache configurations for the purpose of writing a report analyzing performance.
