# Pipelined-4x4-Matrix-Multiplication
A 4Ã—4 matrix multiplier implemented in SystemVerilog using a 3-stage pipelined architecture (multiplication, partial sums, and final summation). Includes a testbench for verification with sample matrices.
