// Seed: 3628118101
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri id_4,
    input supply0 id_5
);
  assign id_2 = -1;
  always if (1) if (id_5) @(posedge -1) if (-1) id_2 = id_3;
  assign module_1.type_26 = 0;
  id_7(
      .id_0(1), .id_1(id_1 && 1'd0)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output tri id_2,
    output supply0 id_3,
    output uwire id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    output wire id_8,
    output wire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    output tri id_13,
    output wand id_14,
    input supply0 id_15,
    output wand id_16
);
  wire id_18;
  assign id_9 = 1;
  wire id_19;
  wire id_20, id_21, id_22;
  wor id_23 = -1;
  xor primCall (id_14, id_6, id_15, id_23, id_22, id_7, id_19, id_1, id_5, id_10, id_18, id_21);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_10,
      id_3,
      id_0
  );
  wire id_24;
  wire id_25;
endmodule
