{
  "module_name": "dma7_core_regs.h",
  "hash_id": "5379d359803614ae2cbe6b601b9beea92901ce85df64fe7c752ca71503d1a03b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma7_core_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA7_CORE_REGS_H_\n#define ASIC_REG_DMA7_CORE_REGS_H_\n\n \n\n#define mmDMA7_CORE_CFG_0                                            0x5E0000\n\n#define mmDMA7_CORE_CFG_1                                            0x5E0004\n\n#define mmDMA7_CORE_LBW_MAX_OUTSTAND                                 0x5E0008\n\n#define mmDMA7_CORE_SRC_BASE_LO                                      0x5E0014\n\n#define mmDMA7_CORE_SRC_BASE_HI                                      0x5E0018\n\n#define mmDMA7_CORE_DST_BASE_LO                                      0x5E001C\n\n#define mmDMA7_CORE_DST_BASE_HI                                      0x5E0020\n\n#define mmDMA7_CORE_SRC_TSIZE_1                                      0x5E002C\n\n#define mmDMA7_CORE_SRC_STRIDE_1                                     0x5E0030\n\n#define mmDMA7_CORE_SRC_TSIZE_2                                      0x5E0034\n\n#define mmDMA7_CORE_SRC_STRIDE_2                                     0x5E0038\n\n#define mmDMA7_CORE_SRC_TSIZE_3                                      0x5E003C\n\n#define mmDMA7_CORE_SRC_STRIDE_3                                     0x5E0040\n\n#define mmDMA7_CORE_SRC_TSIZE_4                                      0x5E0044\n\n#define mmDMA7_CORE_SRC_STRIDE_4                                     0x5E0048\n\n#define mmDMA7_CORE_SRC_TSIZE_0                                      0x5E004C\n\n#define mmDMA7_CORE_DST_TSIZE_1                                      0x5E0054\n\n#define mmDMA7_CORE_DST_STRIDE_1                                     0x5E0058\n\n#define mmDMA7_CORE_DST_TSIZE_2                                      0x5E005C\n\n#define mmDMA7_CORE_DST_STRIDE_2                                     0x5E0060\n\n#define mmDMA7_CORE_DST_TSIZE_3                                      0x5E0064\n\n#define mmDMA7_CORE_DST_STRIDE_3                                     0x5E0068\n\n#define mmDMA7_CORE_DST_TSIZE_4                                      0x5E006C\n\n#define mmDMA7_CORE_DST_STRIDE_4                                     0x5E0070\n\n#define mmDMA7_CORE_DST_TSIZE_0                                      0x5E0074\n\n#define mmDMA7_CORE_COMMIT                                           0x5E0078\n\n#define mmDMA7_CORE_WR_COMP_WDATA                                    0x5E007C\n\n#define mmDMA7_CORE_WR_COMP_ADDR_LO                                  0x5E0080\n\n#define mmDMA7_CORE_WR_COMP_ADDR_HI                                  0x5E0084\n\n#define mmDMA7_CORE_WR_COMP_AWUSER_31_11                             0x5E0088\n\n#define mmDMA7_CORE_TE_NUMROWS                                       0x5E0094\n\n#define mmDMA7_CORE_PROT                                             0x5E00B8\n\n#define mmDMA7_CORE_SECURE_PROPS                                     0x5E00F0\n\n#define mmDMA7_CORE_NON_SECURE_PROPS                                 0x5E00F4\n\n#define mmDMA7_CORE_RD_MAX_OUTSTAND                                  0x5E0100\n\n#define mmDMA7_CORE_RD_MAX_SIZE                                      0x5E0104\n\n#define mmDMA7_CORE_RD_ARCACHE                                       0x5E0108\n\n#define mmDMA7_CORE_RD_ARUSER_31_11                                  0x5E0110\n\n#define mmDMA7_CORE_RD_INFLIGHTS                                     0x5E0114\n\n#define mmDMA7_CORE_WR_MAX_OUTSTAND                                  0x5E0120\n\n#define mmDMA7_CORE_WR_MAX_AWID                                      0x5E0124\n\n#define mmDMA7_CORE_WR_AWCACHE                                       0x5E0128\n\n#define mmDMA7_CORE_WR_AWUSER_31_11                                  0x5E0130\n\n#define mmDMA7_CORE_WR_INFLIGHTS                                     0x5E0134\n\n#define mmDMA7_CORE_RD_RATE_LIM_CFG_0                                0x5E0150\n\n#define mmDMA7_CORE_RD_RATE_LIM_CFG_1                                0x5E0154\n\n#define mmDMA7_CORE_WR_RATE_LIM_CFG_0                                0x5E0158\n\n#define mmDMA7_CORE_WR_RATE_LIM_CFG_1                                0x5E015C\n\n#define mmDMA7_CORE_ERR_CFG                                          0x5E0160\n\n#define mmDMA7_CORE_ERR_CAUSE                                        0x5E0164\n\n#define mmDMA7_CORE_ERRMSG_ADDR_LO                                   0x5E0170\n\n#define mmDMA7_CORE_ERRMSG_ADDR_HI                                   0x5E0174\n\n#define mmDMA7_CORE_ERRMSG_WDATA                                     0x5E0178\n\n#define mmDMA7_CORE_STS0                                             0x5E0190\n\n#define mmDMA7_CORE_STS1                                             0x5E0194\n\n#define mmDMA7_CORE_RD_DBGMEM_ADD                                    0x5E0200\n\n#define mmDMA7_CORE_RD_DBGMEM_DATA_WR                                0x5E0204\n\n#define mmDMA7_CORE_RD_DBGMEM_DATA_RD                                0x5E0208\n\n#define mmDMA7_CORE_RD_DBGMEM_CTRL                                   0x5E020C\n\n#define mmDMA7_CORE_RD_DBGMEM_RC                                     0x5E0210\n\n#define mmDMA7_CORE_DBG_HBW_AXI_AR_CNT                               0x5E0220\n\n#define mmDMA7_CORE_DBG_HBW_AXI_AW_CNT                               0x5E0224\n\n#define mmDMA7_CORE_DBG_LBW_AXI_AW_CNT                               0x5E0228\n\n#define mmDMA7_CORE_DBG_DESC_CNT                                     0x5E022C\n\n#define mmDMA7_CORE_DBG_STS                                          0x5E0230\n\n#define mmDMA7_CORE_DBG_RD_DESC_ID                                   0x5E0234\n\n#define mmDMA7_CORE_DBG_WR_DESC_ID                                   0x5E0238\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}