verilog xil_defaultlib --include "../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" \
"../../../bd/design_1/ip/design_1_GPIO_Timer_0_0/sim/design_1_GPIO_Timer_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_0_0/sim/design_1_ADC_counter_low_HZ_0_0.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_1_0/sim/design_1_ADC_counter_low_HZ_1_0.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_0/sim/design_1_ADC_counter_low_HZ_2_0.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_1/sim/design_1_ADC_counter_low_HZ_2_1.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_2/sim/design_1_ADC_counter_low_HZ_2_2.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_3/sim/design_1_ADC_counter_low_HZ_2_3.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_4/sim/design_1_ADC_counter_low_HZ_2_4.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_5/sim/design_1_ADC_counter_low_HZ_2_5.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_6/sim/design_1_ADC_counter_low_HZ_2_6.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_7/sim/design_1_ADC_counter_low_HZ_2_7.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_8/sim/design_1_ADC_counter_low_HZ_2_8.v" \
"../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_9/sim/design_1_ADC_counter_low_HZ_2_9.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
