Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/seven_seg_15.v" into library work
Parsing module <seven_seg_15>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/decoder_16.v" into library work
Parsing module <decoder_16>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/counter_14.v" into library work
Parsing module <counter_14>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/stateCounter_18.v" into library work
Parsing module <stateCounter_18>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/shifter_12.v" into library work
Parsing module <shifter_12>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/multi_seven_seg_3.v" into library work
Parsing module <multi_seven_seg_3>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/multiplier_13.v" into library work
Parsing module <multiplier_13>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/compare_11.v" into library work
Parsing module <compare_11>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/boolean_10.v" into library work
Parsing module <boolean_10>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/adder_9.v" into library work
Parsing module <adder_9>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/shifter_auto_6.v" into library work
Parsing module <shifter_auto_6>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/multiplier_auto_7.v" into library work
Parsing module <multiplier_auto_7>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/compare_auto_8.v" into library work
Parsing module <compare_auto_8>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/boolean_auto_5.v" into library work
Parsing module <boolean_auto_5>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/adder_auto_4.v" into library work
Parsing module <adder_auto_4>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <adder_9>.

Elaborating module <boolean_10>.

Elaborating module <compare_11>.

Elaborating module <shifter_12>.

Elaborating module <multiplier_13>.

Elaborating module <reset_conditioner_2>.

Elaborating module <multi_seven_seg_3>.

Elaborating module <counter_14>.

Elaborating module <seven_seg_15>.

Elaborating module <decoder_16>.

Elaborating module <adder_auto_4>.

Elaborating module <stateCounter_18>.
WARNING:HDLCompiler:1127 - "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 80: Assignment to M_adder_auto_io_led ignored, since the identifier is never used

Elaborating module <boolean_auto_5>.

Elaborating module <shifter_auto_6>.

Elaborating module <multiplier_auto_7>.
WARNING:HDLCompiler:1127 - "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 112: Assignment to M_multiplier_auto_io_led ignored, since the identifier is never used

Elaborating module <compare_auto_8>.
WARNING:HDLCompiler:1127 - "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 124: Assignment to M_compare_auto_io_led ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/mojo_top_0.v" line 76: Output port <io_led> of the instance <adder_auto> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/mojo_top_0.v" line 108: Output port <io_led> of the instance <multiplier_auto> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/mojo_top_0.v" line 120: Output port <io_led> of the instance <compare_auto> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <M_inputa_q>.
    Found 16-bit register for signal <M_inputb_q>.
    Found 4-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 25                                             |
    | Inputs             | 8                                              |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_miso> created at line 129
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 129
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 129
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 129
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 129
    Found 1-bit tristate buffer for signal <avr_rx> created at line 129
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/alu_1.v".
    Summary:
	inferred   5 Multiplexer(s).
Unit <alu_1> synthesized.

Synthesizing Unit <adder_9>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/adder_9.v".
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 24.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 21.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder_9> synthesized.

Synthesizing Unit <boolean_10>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/boolean_10.v".
    Summary:
Unit <boolean_10> synthesized.

Synthesizing Unit <compare_11>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/compare_11.v".
    Found 16-bit 4-to-1 multiplexer for signal <_n0039> created at line 11.
    Found 16-bit comparator equal for signal <a[15]_b[15]_equal_1_o> created at line 21
    Found 16-bit comparator greater for signal <b[15]_a[15]_LessThan_3_o> created at line 26
    Found 16-bit comparator lessequal for signal <n0004> created at line 31
    Summary:
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <compare_11> synthesized.

Synthesizing Unit <shifter_12>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/shifter_12.v".
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 24
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 27
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 30
    Found 16-bit 4-to-1 multiplexer for signal <_n0029> created at line 11.
    Summary:
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_12> synthesized.

Synthesizing Unit <multiplier_13>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/multiplier_13.v".
    Found 16x16-bit multiplier for signal <n0010> created at line 21.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier_13> synthesized.

Synthesizing Unit <div_16s_16s>.
    Related source file is "".
    Found 16-bit subtractor for signal <a[15]_unary_minus_1_OUT> created at line 0.
    Found 16-bit subtractor for signal <b[15]_unary_minus_3_OUT> created at line 0.
    Found 32-bit adder for signal <n1002> created at line 0.
    Found 32-bit adder for signal <GND_9_o_b[15]_add_5_OUT> created at line 0.
    Found 31-bit adder for signal <n1006> created at line 0.
    Found 31-bit adder for signal <GND_9_o_b[15]_add_7_OUT> created at line 0.
    Found 30-bit adder for signal <n1010> created at line 0.
    Found 30-bit adder for signal <GND_9_o_b[15]_add_9_OUT> created at line 0.
    Found 29-bit adder for signal <n1014> created at line 0.
    Found 29-bit adder for signal <GND_9_o_b[15]_add_11_OUT> created at line 0.
    Found 28-bit adder for signal <n1018> created at line 0.
    Found 28-bit adder for signal <GND_9_o_b[15]_add_13_OUT> created at line 0.
    Found 27-bit adder for signal <n1022> created at line 0.
    Found 27-bit adder for signal <GND_9_o_b[15]_add_15_OUT> created at line 0.
    Found 26-bit adder for signal <n1026> created at line 0.
    Found 26-bit adder for signal <GND_9_o_b[15]_add_17_OUT> created at line 0.
    Found 25-bit adder for signal <n1030> created at line 0.
    Found 25-bit adder for signal <GND_9_o_b[15]_add_19_OUT> created at line 0.
    Found 24-bit adder for signal <n1034> created at line 0.
    Found 24-bit adder for signal <GND_9_o_b[15]_add_21_OUT> created at line 0.
    Found 23-bit adder for signal <n1038> created at line 0.
    Found 23-bit adder for signal <GND_9_o_b[15]_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <n1042> created at line 0.
    Found 22-bit adder for signal <GND_9_o_b[15]_add_25_OUT> created at line 0.
    Found 21-bit adder for signal <n1046> created at line 0.
    Found 21-bit adder for signal <GND_9_o_b[15]_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <n1050> created at line 0.
    Found 20-bit adder for signal <GND_9_o_b[15]_add_29_OUT> created at line 0.
    Found 19-bit adder for signal <n1054> created at line 0.
    Found 19-bit adder for signal <GND_9_o_b[15]_add_31_OUT> created at line 0.
    Found 18-bit adder for signal <n1058> created at line 0.
    Found 18-bit adder for signal <GND_9_o_b[15]_add_33_OUT> created at line 0.
    Found 17-bit adder for signal <n1062> created at line 0.
    Found 17-bit adder for signal <GND_9_o_b[15]_add_35_OUT> created at line 0.
    Found 17-bit adder for signal <GND_9_o_BUS_0001_add_38_OUT[16:0]> created at line 0.
    Found 32-bit comparator greater for signal <BUS_0001_INV_494_o> created at line 0
    Found 31-bit comparator greater for signal <BUS_0002_INV_493_o> created at line 0
    Found 30-bit comparator greater for signal <BUS_0003_INV_492_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0004_INV_491_o> created at line 0
    Found 28-bit comparator greater for signal <BUS_0005_INV_490_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0006_INV_489_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0007_INV_488_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0008_INV_487_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0009_INV_486_o> created at line 0
    Found 23-bit comparator greater for signal <BUS_0010_INV_485_o> created at line 0
    Found 22-bit comparator greater for signal <BUS_0011_INV_484_o> created at line 0
    Found 21-bit comparator greater for signal <BUS_0012_INV_483_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0013_INV_482_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0014_INV_481_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0015_INV_480_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0016_INV_479_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0017_INV_478_o> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 244 Multiplexer(s).
Unit <div_16s_16s> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <multi_seven_seg_3>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/multi_seven_seg_3.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_12_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0011> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_3> synthesized.

Synthesizing Unit <counter_14>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/counter_14.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_13_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_14> synthesized.

Synthesizing Unit <seven_seg_15>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/seven_seg_15.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <seven_seg_15> synthesized.

Synthesizing Unit <decoder_16>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/decoder_16.v".
    Summary:
	no macro.
Unit <decoder_16> synthesized.

Synthesizing Unit <adder_auto_4>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/adder_auto_4.v".
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 70                                             |
    | Inputs             | 15                                             |
    | Outputs            | 49                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <adder_auto_4> synthesized.

Synthesizing Unit <stateCounter_18>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/stateCounter_18.v".
    Found 26-bit register for signal <M_stateCounter_q>.
    Found 26-bit adder for signal <M_stateCounter_d> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <stateCounter_18> synthesized.

Synthesizing Unit <boolean_auto_5>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/boolean_auto_5.v".
    Found 3-bit register for signal <M_state_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 40                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <boolean_auto_5> synthesized.

Synthesizing Unit <shifter_auto_6>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/shifter_auto_6.v".
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 102                                            |
    | Inputs             | 9                                              |
    | Outputs            | 45                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <shifter_auto_6> synthesized.

Synthesizing Unit <multiplier_auto_7>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/multiplier_auto_7.v".
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_4> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 70                                             |
    | Inputs             | 12                                             |
    | Outputs            | 50                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <multiplier_auto_7> synthesized.

Synthesizing Unit <compare_auto_8>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/compare_auto_8.v".
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_5> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 30                                             |
    | Transitions        | 114                                            |
    | Inputs             | 4                                              |
    | Outputs            | 47                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <compare_auto_8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 91
 16-bit adder                                          : 2
 16-bit subtractor                                     : 6
 17-bit adder                                          : 6
 18-bit adder                                          : 10
 19-bit adder                                          : 4
 20-bit adder                                          : 4
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 4
 26-bit adder                                          : 9
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 4
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 4
 4-bit adder                                           : 6
# Registers                                            : 14
 16-bit register                                       : 2
 18-bit register                                       : 6
 26-bit register                                       : 5
 4-bit register                                        : 1
# Comparators                                          : 40
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 4
 16-bit comparator lessequal                           : 2
 17-bit comparator greater                             : 2
 18-bit comparator greater                             : 2
 19-bit comparator greater                             : 2
 20-bit comparator greater                             : 2
 21-bit comparator greater                             : 2
 22-bit comparator greater                             : 2
 23-bit comparator greater                             : 2
 24-bit comparator greater                             : 2
 25-bit comparator greater                             : 2
 26-bit comparator greater                             : 2
 27-bit comparator greater                             : 2
 28-bit comparator greater                             : 2
 29-bit comparator greater                             : 2
 30-bit comparator greater                             : 2
 31-bit comparator greater                             : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 543
 1-bit 2-to-1 multiplexer                              : 490
 16-bit 2-to-1 multiplexer                             : 17
 16-bit 4-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 8
# Logic shifters                                       : 12
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 6
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 6
# Xors                                                 : 4
 1-bit xor2                                            : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_14>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_14> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 53
 16-bit adder                                          : 2
 16-bit adder carry in                                 : 32
 16-bit subtractor                                     : 6
 17-bit adder                                          : 2
 26-bit adder                                          : 5
 4-bit adder                                           : 6
# Counters                                             : 6
 18-bit up counter                                     : 6
# Registers                                            : 166
 Flip-Flops                                            : 166
# Comparators                                          : 40
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 4
 16-bit comparator lessequal                           : 2
 17-bit comparator greater                             : 2
 18-bit comparator greater                             : 2
 19-bit comparator greater                             : 2
 20-bit comparator greater                             : 2
 21-bit comparator greater                             : 2
 22-bit comparator greater                             : 2
 23-bit comparator greater                             : 2
 24-bit comparator greater                             : 2
 25-bit comparator greater                             : 2
 26-bit comparator greater                             : 2
 27-bit comparator greater                             : 2
 28-bit comparator greater                             : 2
 29-bit comparator greater                             : 2
 30-bit comparator greater                             : 2
 31-bit comparator greater                             : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 532
 1-bit 2-to-1 multiplexer                              : 485
 16-bit 2-to-1 multiplexer                             : 17
 16-bit 4-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 8
# Logic shifters                                       : 12
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 6
# FSMs                                                 : 6
# Xors                                                 : 4
 1-bit xor2                                            : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 1000  | 1000
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0010  | 0010
 0011  | 0011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adder_auto/FSM_1> on signal <M_state_q[1:19]> with one-hot encoding.
------------------------------
 State | Encoding
------------------------------
 00000 | 0000000000000000001
 00001 | 0000000000000000010
 10001 | 0000000000000000100
 00010 | 0000000000000001000
 00011 | 0000000000000010000
 00100 | 0000000000000100000
 00101 | 0000000000001000000
 00110 | 0000000000010000000
 00111 | 0000000000100000000
 01000 | 0000000001000000000
 01001 | 0000000010000000000
 01010 | 0000000100000000000
 01011 | 0000001000000000000
 01100 | 0000010000000000000
 01101 | 0000100000000000000
 01110 | 0001000000000000000
 01111 | 0010000000000000000
 10000 | 0100000000000000000
 10010 | 1000000000000000000
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <boolean_auto/FSM_2> on signal <M_state_q[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 110   | 010
 010   | 011
 011   | 100
 100   | 101
 101   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <shifter_auto/FSM_3> on signal <M_state_q[1:5]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 11010 | 00010
 00010 | 00011
 00011 | 00100
 00100 | 00101
 00101 | 00110
 00110 | 00111
 00111 | 01000
 01000 | 01001
 01001 | 01010
 01010 | 01011
 01011 | 01100
 01100 | 01101
 01101 | 01110
 01110 | 01111
 01111 | 10000
 10000 | 10001
 10001 | 10010
 10010 | 10011
 10011 | 10100
 10100 | 10101
 10101 | 10110
 10110 | 10111
 10111 | 11000
 11000 | 11001
 11001 | 11010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <multiplier_auto/FSM_4> on signal <M_state_q[1:19]> with one-hot encoding.
------------------------------
 State | Encoding
------------------------------
 00000 | 0000000000000000001
 00001 | 0000000000000000010
 10101 | 0000000000000000100
 00010 | 0000000000000001000
 00011 | 0000000000000010000
 00100 | 0000000000000100000
 00101 | 0000000000001000000
 00110 | 0000000000010000000
 00111 | 0000000000100000000
 01000 | 0000000001000000000
 01001 | 0000000010000000000
 01010 | 0000000100000000000
 01011 | 0000001000000000000
 01100 | 0000010000000000000
 01101 | 0000100000000000000
 01110 | 0001000000000000000
 01111 | 0010000000000000000
 10000 | 0100000000000000000
 10110 | 1000000000000000000
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <compare_auto/FSM_5> on signal <M_state_q[1:5]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 11100 | 00010
 00010 | 00011
 00011 | 00100
 00100 | 00101
 00101 | 00110
 00110 | 00111
 00111 | 01000
 01000 | 01001
 01001 | 01010
 01010 | 01011
 01011 | 01100
 01100 | 01101
 01101 | 01110
 01110 | 01111
 01111 | 10000
 10000 | 10001
 10001 | 10010
 10010 | 10011
 10011 | 10100
 10100 | 10101
 10101 | 10110
 10110 | 10111
 10111 | 11000
 11000 | 11001
 11001 | 11010
 11010 | 11011
 11011 | 11100
 11101 | 11101
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <adder_auto_4> ...

Optimizing unit <boolean_auto_5> ...

Optimizing unit <shifter_auto_6> ...

Optimizing unit <multiplier_auto_7> ...

Optimizing unit <div_16s_16s> ...

Optimizing unit <compare_auto_8> ...

Optimizing unit <alu_1> ...
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_0> <adder_auto/sc/M_stateCounter_q_0> <boolean_auto/seg/ctr/M_ctr_q_0> <boolean_auto/sc/M_stateCounter_q_0> <shifter_auto/seg/ctr/M_ctr_q_0> <shifter_auto/sc/M_stateCounter_q_0> <multiplier_auto/seg/ctr/M_ctr_q_0> <multiplier_auto/sc/M_stateCounter_q_0> <compare_auto/seg/ctr/M_ctr_q_0> <compare_auto/sc/M_stateCounter_q_0> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_1> <adder_auto/sc/M_stateCounter_q_1> <boolean_auto/seg/ctr/M_ctr_q_1> <boolean_auto/sc/M_stateCounter_q_1> <shifter_auto/seg/ctr/M_ctr_q_1> <shifter_auto/sc/M_stateCounter_q_1> <multiplier_auto/seg/ctr/M_ctr_q_1> <multiplier_auto/sc/M_stateCounter_q_1> <compare_auto/seg/ctr/M_ctr_q_1> <compare_auto/sc/M_stateCounter_q_1> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_2> <adder_auto/sc/M_stateCounter_q_2> <boolean_auto/seg/ctr/M_ctr_q_2> <boolean_auto/sc/M_stateCounter_q_2> <shifter_auto/seg/ctr/M_ctr_q_2> <shifter_auto/sc/M_stateCounter_q_2> <multiplier_auto/seg/ctr/M_ctr_q_2> <multiplier_auto/sc/M_stateCounter_q_2> <compare_auto/seg/ctr/M_ctr_q_2> <compare_auto/sc/M_stateCounter_q_2> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_3> <adder_auto/sc/M_stateCounter_q_3> <boolean_auto/seg/ctr/M_ctr_q_3> <boolean_auto/sc/M_stateCounter_q_3> <shifter_auto/seg/ctr/M_ctr_q_3> <shifter_auto/sc/M_stateCounter_q_3> <multiplier_auto/seg/ctr/M_ctr_q_3> <multiplier_auto/sc/M_stateCounter_q_3> <compare_auto/seg/ctr/M_ctr_q_3> <compare_auto/sc/M_stateCounter_q_3> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_4> <adder_auto/sc/M_stateCounter_q_4> <boolean_auto/seg/ctr/M_ctr_q_4> <boolean_auto/sc/M_stateCounter_q_4> <shifter_auto/seg/ctr/M_ctr_q_4> <shifter_auto/sc/M_stateCounter_q_4> <multiplier_auto/seg/ctr/M_ctr_q_4> <multiplier_auto/sc/M_stateCounter_q_4> <compare_auto/seg/ctr/M_ctr_q_4> <compare_auto/sc/M_stateCounter_q_4> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_5> <adder_auto/sc/M_stateCounter_q_5> <boolean_auto/seg/ctr/M_ctr_q_5> <boolean_auto/sc/M_stateCounter_q_5> <shifter_auto/seg/ctr/M_ctr_q_5> <shifter_auto/sc/M_stateCounter_q_5> <multiplier_auto/seg/ctr/M_ctr_q_5> <multiplier_auto/sc/M_stateCounter_q_5> <compare_auto/seg/ctr/M_ctr_q_5> <compare_auto/sc/M_stateCounter_q_5> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_6> <adder_auto/sc/M_stateCounter_q_6> <boolean_auto/seg/ctr/M_ctr_q_6> <boolean_auto/sc/M_stateCounter_q_6> <shifter_auto/seg/ctr/M_ctr_q_6> <shifter_auto/sc/M_stateCounter_q_6> <multiplier_auto/seg/ctr/M_ctr_q_6> <multiplier_auto/sc/M_stateCounter_q_6> <compare_auto/seg/ctr/M_ctr_q_6> <compare_auto/sc/M_stateCounter_q_6> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_7> <adder_auto/sc/M_stateCounter_q_7> <boolean_auto/seg/ctr/M_ctr_q_7> <boolean_auto/sc/M_stateCounter_q_7> <shifter_auto/seg/ctr/M_ctr_q_7> <shifter_auto/sc/M_stateCounter_q_7> <multiplier_auto/seg/ctr/M_ctr_q_7> <multiplier_auto/sc/M_stateCounter_q_7> <compare_auto/seg/ctr/M_ctr_q_7> <compare_auto/sc/M_stateCounter_q_7> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_10> <adder_auto/sc/M_stateCounter_q_10> <boolean_auto/seg/ctr/M_ctr_q_10> <boolean_auto/sc/M_stateCounter_q_10> <shifter_auto/seg/ctr/M_ctr_q_10> <shifter_auto/sc/M_stateCounter_q_10> <multiplier_auto/seg/ctr/M_ctr_q_10> <multiplier_auto/sc/M_stateCounter_q_10> <compare_auto/seg/ctr/M_ctr_q_10> <compare_auto/sc/M_stateCounter_q_10> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_8> <adder_auto/sc/M_stateCounter_q_8> <boolean_auto/seg/ctr/M_ctr_q_8> <boolean_auto/sc/M_stateCounter_q_8> <shifter_auto/seg/ctr/M_ctr_q_8> <shifter_auto/sc/M_stateCounter_q_8> <multiplier_auto/seg/ctr/M_ctr_q_8> <multiplier_auto/sc/M_stateCounter_q_8> <compare_auto/seg/ctr/M_ctr_q_8> <compare_auto/sc/M_stateCounter_q_8> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_11> <adder_auto/sc/M_stateCounter_q_11> <boolean_auto/seg/ctr/M_ctr_q_11> <boolean_auto/sc/M_stateCounter_q_11> <shifter_auto/seg/ctr/M_ctr_q_11> <shifter_auto/sc/M_stateCounter_q_11> <multiplier_auto/seg/ctr/M_ctr_q_11> <multiplier_auto/sc/M_stateCounter_q_11> <compare_auto/seg/ctr/M_ctr_q_11> <compare_auto/sc/M_stateCounter_q_11> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_9> <adder_auto/sc/M_stateCounter_q_9> <boolean_auto/seg/ctr/M_ctr_q_9> <boolean_auto/sc/M_stateCounter_q_9> <shifter_auto/seg/ctr/M_ctr_q_9> <shifter_auto/sc/M_stateCounter_q_9> <multiplier_auto/seg/ctr/M_ctr_q_9> <multiplier_auto/sc/M_stateCounter_q_9> <compare_auto/seg/ctr/M_ctr_q_9> <compare_auto/sc/M_stateCounter_q_9> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_12> <adder_auto/sc/M_stateCounter_q_12> <boolean_auto/seg/ctr/M_ctr_q_12> <boolean_auto/sc/M_stateCounter_q_12> <shifter_auto/seg/ctr/M_ctr_q_12> <shifter_auto/sc/M_stateCounter_q_12> <multiplier_auto/seg/ctr/M_ctr_q_12> <multiplier_auto/sc/M_stateCounter_q_12> <compare_auto/seg/ctr/M_ctr_q_12> <compare_auto/sc/M_stateCounter_q_12> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_13> <adder_auto/sc/M_stateCounter_q_13> <boolean_auto/seg/ctr/M_ctr_q_13> <boolean_auto/sc/M_stateCounter_q_13> <shifter_auto/seg/ctr/M_ctr_q_13> <shifter_auto/sc/M_stateCounter_q_13> <multiplier_auto/seg/ctr/M_ctr_q_13> <multiplier_auto/sc/M_stateCounter_q_13> <compare_auto/seg/ctr/M_ctr_q_13> <compare_auto/sc/M_stateCounter_q_13> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_14> <adder_auto/sc/M_stateCounter_q_14> <boolean_auto/seg/ctr/M_ctr_q_14> <boolean_auto/sc/M_stateCounter_q_14> <shifter_auto/seg/ctr/M_ctr_q_14> <shifter_auto/sc/M_stateCounter_q_14> <multiplier_auto/seg/ctr/M_ctr_q_14> <multiplier_auto/sc/M_stateCounter_q_14> <compare_auto/seg/ctr/M_ctr_q_14> <compare_auto/sc/M_stateCounter_q_14> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_15> <adder_auto/sc/M_stateCounter_q_15> <boolean_auto/seg/ctr/M_ctr_q_15> <boolean_auto/sc/M_stateCounter_q_15> <shifter_auto/seg/ctr/M_ctr_q_15> <shifter_auto/sc/M_stateCounter_q_15> <multiplier_auto/seg/ctr/M_ctr_q_15> <multiplier_auto/sc/M_stateCounter_q_15> <compare_auto/seg/ctr/M_ctr_q_15> <compare_auto/sc/M_stateCounter_q_15> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_16> <adder_auto/sc/M_stateCounter_q_16> <boolean_auto/seg/ctr/M_ctr_q_16> <boolean_auto/sc/M_stateCounter_q_16> <shifter_auto/seg/ctr/M_ctr_q_16> <shifter_auto/sc/M_stateCounter_q_16> <multiplier_auto/seg/ctr/M_ctr_q_16> <multiplier_auto/sc/M_stateCounter_q_16> <compare_auto/seg/ctr/M_ctr_q_16> <compare_auto/sc/M_stateCounter_q_16> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_17> <adder_auto/sc/M_stateCounter_q_17> <boolean_auto/seg/ctr/M_ctr_q_17> <boolean_auto/sc/M_stateCounter_q_17> <shifter_auto/seg/ctr/M_ctr_q_17> <shifter_auto/sc/M_stateCounter_q_17> <multiplier_auto/seg/ctr/M_ctr_q_17> <multiplier_auto/sc/M_stateCounter_q_17> <compare_auto/seg/ctr/M_ctr_q_17> <compare_auto/sc/M_stateCounter_q_17> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_20> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_20> <shifter_auto/sc/M_stateCounter_q_20> <multiplier_auto/sc/M_stateCounter_q_20> <compare_auto/sc/M_stateCounter_q_20> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_21> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_21> <shifter_auto/sc/M_stateCounter_q_21> <multiplier_auto/sc/M_stateCounter_q_21> <compare_auto/sc/M_stateCounter_q_21> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_22> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_22> <shifter_auto/sc/M_stateCounter_q_22> <multiplier_auto/sc/M_stateCounter_q_22> <compare_auto/sc/M_stateCounter_q_22> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_18> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_18> <shifter_auto/sc/M_stateCounter_q_18> <multiplier_auto/sc/M_stateCounter_q_18> <compare_auto/sc/M_stateCounter_q_18> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_23> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_23> <shifter_auto/sc/M_stateCounter_q_23> <multiplier_auto/sc/M_stateCounter_q_23> <compare_auto/sc/M_stateCounter_q_23> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_19> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_19> <shifter_auto/sc/M_stateCounter_q_19> <multiplier_auto/sc/M_stateCounter_q_19> <compare_auto/sc/M_stateCounter_q_19> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_24> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_24> <shifter_auto/sc/M_stateCounter_q_24> <multiplier_auto/sc/M_stateCounter_q_24> <compare_auto/sc/M_stateCounter_q_24> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_25> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_25> <shifter_auto/sc/M_stateCounter_q_25> <multiplier_auto/sc/M_stateCounter_q_25> <compare_auto/sc/M_stateCounter_q_25> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 40.
FlipFlop multiplier_auto/M_state_q_FSM_FFd11 has been replicated 4 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd12 has been replicated 5 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd13 has been replicated 6 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd14 has been replicated 5 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd15 has been replicated 1 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd3 has been replicated 5 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd4 has been replicated 4 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd5 has been replicated 7 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd7 has been replicated 4 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd8 has been replicated 4 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd9 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 165
 Flip-Flops                                            : 165

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2941
#      GND                         : 13
#      INV                         : 25
#      LUT1                        : 43
#      LUT2                        : 62
#      LUT3                        : 150
#      LUT4                        : 419
#      LUT5                        : 434
#      LUT6                        : 780
#      MUXCY                       : 586
#      MUXF7                       : 21
#      VCC                         : 12
#      XORCY                       : 396
# FlipFlops/Latches                : 165
#      FD                          : 4
#      FDR                         : 123
#      FDRE                        : 32
#      FDS                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 80
#      IBUF                        : 30
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             165  out of  11440     1%  
 Number of Slice LUTs:                 1913  out of   5720    33%  
    Number used as Logic:              1913  out of   5720    33%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1969
   Number with an unused Flip Flop:    1804  out of   1969    91%  
   Number with an unused LUT:            56  out of   1969     2%  
   Number of fully used LUT-FF pairs:   109  out of   1969     5%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  81  out of    102    79%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 165   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 62.492ns (Maximum Frequency: 16.002MHz)
   Minimum input arrival time before clock: 4.996ns
   Maximum output required time after clock: 75.789ns
   Maximum combinational path delay: 13.691ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 62.492ns (frequency: 16.002MHz)
  Total number of paths / destination ports: 5050577266407436200000000 / 321
-------------------------------------------------------------------------
Delay:               62.492ns (Levels of Logic = 144)
  Source:            multiplier_auto/M_state_q_FSM_FFd1 (FF)
  Destination:       multiplier_auto/M_state_q_FSM_FFd17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: multiplier_auto/M_state_q_FSM_FFd1 to multiplier_auto/M_state_q_FSM_FFd17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.525   1.236  M_state_q_FSM_FFd1 (M_state_q_FSM_FFd1_0)
     LUT4:I1->O            8   0.235   0.944  M_state_q__n0126<18>11 (M_state_q__n0126<18>1)
     begin scope: 'multiplier_auto/multiplier:M_state_q__n0126<18>1'
     begin scope: 'multiplier_auto/multiplier/a[15]_b[15]_div_1:M_state_q__n0126<18>1'
     LUT4:I3->O            1   0.254   0.000  Msub_a[15]_unary_minus_1_OUT_lut<1> (Msub_a[15]_unary_minus_1_OUT_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Msub_a[15]_unary_minus_1_OUT_cy<1> (Msub_a[15]_unary_minus_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<2> (Msub_a[15]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<3> (Msub_a[15]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<4> (Msub_a[15]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<5> (Msub_a[15]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<6> (Msub_a[15]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<7> (Msub_a[15]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<8> (Msub_a[15]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<9> (Msub_a[15]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<10> (Msub_a[15]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<11> (Msub_a[15]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<12> (Msub_a[15]_unary_minus_1_OUT_cy<12>)
     XORCY:CI->O           3   0.206   0.766  Msub_a[15]_unary_minus_1_OUT_xor<13> (a[15]_unary_minus_1_OUT<13>)
     LUT6:I5->O            7   0.254   1.018  BUS_0004_INV_491_o3_SW0 (N136)
     LUT6:I4->O            1   0.250   0.790  BUS_0004_INV_491_o324_SW1 (N340)
     LUT6:I4->O            1   0.250   1.112  BUS_0004_INV_491_o3_SW2 (N326)
     LUT6:I1->O            9   0.254   0.976  BUS_0004_INV_491_o3 (BUS_0004_INV_491_o)
     LUT4:I3->O            5   0.254   1.117  Mmux_a[15]_GND_9_o_MUX_389_o111 (a[15]_GND_9_o_MUX_390_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_BUS_0005_INV_490_o_lut<1> (Mcompar_BUS_0005_INV_490_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_BUS_0005_INV_490_o_cy<1> (Mcompar_BUS_0005_INV_490_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_490_o_cy<2> (Mcompar_BUS_0005_INV_490_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_490_o_cy<3> (Mcompar_BUS_0005_INV_490_o_cy<3>)
     MUXCY:CI->O          11   0.235   1.039  Mcompar_BUS_0005_INV_490_o_cy<4> (Mcompar_BUS_0005_INV_490_o_cy<4>)
     LUT5:I4->O            8   0.254   1.172  Mmux_a[15]_GND_9_o_MUX_445_o121 (a[15]_GND_9_o_MUX_447_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_BUS_0006_INV_489_o_lut<1> (Mcompar_BUS_0006_INV_489_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_BUS_0006_INV_489_o_cy<1> (Mcompar_BUS_0006_INV_489_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_489_o_cy<2> (Mcompar_BUS_0006_INV_489_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_489_o_cy<3> (Mcompar_BUS_0006_INV_489_o_cy<3>)
     MUXCY:CI->O          18   0.235   1.235  Mcompar_BUS_0006_INV_489_o_cy<4> (Mcompar_BUS_0006_INV_489_o_cy<4>)
     LUT6:I5->O            6   0.254   1.152  Mmux_a[15]_GND_9_o_MUX_499_o111 (a[15]_GND_9_o_MUX_500_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_BUS_0007_INV_488_o_lut<2> (Mcompar_BUS_0007_INV_488_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_BUS_0007_INV_488_o_cy<2> (Mcompar_BUS_0007_INV_488_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0007_INV_488_o_cy<3> (Mcompar_BUS_0007_INV_488_o_cy<3>)
     MUXCY:CI->O          26   0.235   1.420  Mcompar_BUS_0007_INV_488_o_cy<4> (Mcompar_BUS_0007_INV_488_o_cy<4>)
     LUT5:I4->O            3   0.254   1.042  Mmux_a[15]_GND_9_o_MUX_551_o151 (a[15]_GND_9_o_MUX_556_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0008_INV_487_o_lutdi (Mcompar_BUS_0008_INV_487_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0008_INV_487_o_cy<0> (Mcompar_BUS_0008_INV_487_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_487_o_cy<1> (Mcompar_BUS_0008_INV_487_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_487_o_cy<2> (Mcompar_BUS_0008_INV_487_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_487_o_cy<3> (Mcompar_BUS_0008_INV_487_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_487_o_cy<4> (Mcompar_BUS_0008_INV_487_o_cy<4>)
     MUXCY:CI->O          26   0.235   1.420  Mcompar_BUS_0008_INV_487_o_cy<5> (Mcompar_BUS_0008_INV_487_o_cy<5>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[15]_GND_9_o_MUX_601_o161 (a[15]_GND_9_o_MUX_607_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0009_INV_486_o_lutdi (Mcompar_BUS_0009_INV_486_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0009_INV_486_o_cy<0> (Mcompar_BUS_0009_INV_486_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_486_o_cy<1> (Mcompar_BUS_0009_INV_486_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_486_o_cy<2> (Mcompar_BUS_0009_INV_486_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_486_o_cy<3> (Mcompar_BUS_0009_INV_486_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_486_o_cy<4> (Mcompar_BUS_0009_INV_486_o_cy<4>)
     MUXCY:CI->O          36   0.235   1.587  Mcompar_BUS_0009_INV_486_o_cy<5> (Mcompar_BUS_0009_INV_486_o_cy<5>)
     LUT5:I4->O            3   0.254   1.042  Mmux_a[15]_GND_9_o_MUX_649_o171 (a[15]_GND_9_o_MUX_656_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0010_INV_485_o_lutdi (Mcompar_BUS_0010_INV_485_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0010_INV_485_o_cy<0> (Mcompar_BUS_0010_INV_485_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_485_o_cy<1> (Mcompar_BUS_0010_INV_485_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_485_o_cy<2> (Mcompar_BUS_0010_INV_485_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_485_o_cy<3> (Mcompar_BUS_0010_INV_485_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_485_o_cy<4> (Mcompar_BUS_0010_INV_485_o_cy<4>)
     MUXCY:CI->O          31   0.235   1.503  Mcompar_BUS_0010_INV_485_o_cy<5> (Mcompar_BUS_0010_INV_485_o_cy<5>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[15]_GND_9_o_MUX_695_o181 (a[15]_GND_9_o_MUX_703_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0011_INV_484_o_lutdi (Mcompar_BUS_0011_INV_484_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0011_INV_484_o_cy<0> (Mcompar_BUS_0011_INV_484_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_484_o_cy<1> (Mcompar_BUS_0011_INV_484_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_484_o_cy<2> (Mcompar_BUS_0011_INV_484_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_484_o_cy<3> (Mcompar_BUS_0011_INV_484_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_484_o_cy<4> (Mcompar_BUS_0011_INV_484_o_cy<4>)
     MUXCY:CI->O          41   0.235   1.671  Mcompar_BUS_0011_INV_484_o_cy<5> (Mcompar_BUS_0011_INV_484_o_cy<5>)
     LUT5:I4->O            3   0.254   1.042  Mmux_a[15]_GND_9_o_MUX_739_o191 (a[15]_GND_9_o_MUX_748_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0012_INV_483_o_lutdi (Mcompar_BUS_0012_INV_483_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0012_INV_483_o_cy<0> (Mcompar_BUS_0012_INV_483_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_483_o_cy<1> (Mcompar_BUS_0012_INV_483_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_483_o_cy<2> (Mcompar_BUS_0012_INV_483_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_483_o_cy<3> (Mcompar_BUS_0012_INV_483_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_483_o_cy<4> (Mcompar_BUS_0012_INV_483_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_483_o_cy<5> (Mcompar_BUS_0012_INV_483_o_cy<5>)
     MUXCY:CI->O          37   0.235   1.604  Mcompar_BUS_0012_INV_483_o_cy<6> (Mcompar_BUS_0012_INV_483_o_cy<6>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[15]_GND_9_o_MUX_781_o1101 (a[15]_GND_9_o_MUX_791_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0013_INV_482_o_lutdi (Mcompar_BUS_0013_INV_482_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0013_INV_482_o_cy<0> (Mcompar_BUS_0013_INV_482_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_482_o_cy<1> (Mcompar_BUS_0013_INV_482_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_482_o_cy<2> (Mcompar_BUS_0013_INV_482_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_482_o_cy<3> (Mcompar_BUS_0013_INV_482_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_482_o_cy<4> (Mcompar_BUS_0013_INV_482_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_482_o_cy<5> (Mcompar_BUS_0013_INV_482_o_cy<5>)
     MUXCY:CI->O          50   0.235   1.821  Mcompar_BUS_0013_INV_482_o_cy<6> (Mcompar_BUS_0013_INV_482_o_cy<6>)
     LUT5:I4->O            4   0.254   1.080  Mmux_a[15]_GND_9_o_MUX_821_o1111 (a[15]_GND_9_o_MUX_832_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0014_INV_481_o_lutdi (Mcompar_BUS_0014_INV_481_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0014_INV_481_o_cy<0> (Mcompar_BUS_0014_INV_481_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_481_o_cy<1> (Mcompar_BUS_0014_INV_481_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_481_o_cy<2> (Mcompar_BUS_0014_INV_481_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_481_o_cy<3> (Mcompar_BUS_0014_INV_481_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_481_o_cy<4> (Mcompar_BUS_0014_INV_481_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_481_o_cy<5> (Mcompar_BUS_0014_INV_481_o_cy<5>)
     MUXCY:CI->O          54   0.023   1.852  Mcompar_BUS_0014_INV_481_o_cy<6> (Mcompar_BUS_0014_INV_481_o_cy<6>)
     LUT5:I4->O            3   0.254   1.042  Mmux_a[15]_GND_9_o_MUX_859_o1121 (a[15]_GND_9_o_MUX_871_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0015_INV_480_o_lutdi (Mcompar_BUS_0015_INV_480_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0015_INV_480_o_cy<0> (Mcompar_BUS_0015_INV_480_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<1> (Mcompar_BUS_0015_INV_480_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<2> (Mcompar_BUS_0015_INV_480_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<3> (Mcompar_BUS_0015_INV_480_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<4> (Mcompar_BUS_0015_INV_480_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<5> (Mcompar_BUS_0015_INV_480_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<6> (Mcompar_BUS_0015_INV_480_o_cy<6>)
     MUXCY:CI->O          44   0.235   1.721  Mcompar_BUS_0015_INV_480_o_cy<7> (Mcompar_BUS_0015_INV_480_o_cy<7>)
     LUT5:I4->O            2   0.254   1.002  Mmux_a[15]_GND_9_o_MUX_895_o1131 (a[15]_GND_9_o_MUX_908_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0016_INV_479_o_lutdi (Mcompar_BUS_0016_INV_479_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0016_INV_479_o_cy<0> (Mcompar_BUS_0016_INV_479_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_479_o_cy<1> (Mcompar_BUS_0016_INV_479_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_479_o_cy<2> (Mcompar_BUS_0016_INV_479_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_479_o_cy<3> (Mcompar_BUS_0016_INV_479_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_479_o_cy<4> (Mcompar_BUS_0016_INV_479_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_479_o_cy<5> (Mcompar_BUS_0016_INV_479_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_479_o_cy<6> (Mcompar_BUS_0016_INV_479_o_cy<6>)
     MUXCY:CI->O          21   0.023   1.310  Mcompar_BUS_0016_INV_479_o_cy<7> (Mcompar_BUS_0016_INV_479_o_cy<7>)
     LUT5:I4->O            2   0.254   1.002  Mmux_n099581 (n0995<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0017_INV_478_o_lutdi (Mcompar_BUS_0017_INV_478_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0017_INV_478_o_cy<0> (Mcompar_BUS_0017_INV_478_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_478_o_cy<1> (Mcompar_BUS_0017_INV_478_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_478_o_cy<2> (Mcompar_BUS_0017_INV_478_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_478_o_cy<3> (Mcompar_BUS_0017_INV_478_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_478_o_cy<4> (Mcompar_BUS_0017_INV_478_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_478_o_cy<5> (Mcompar_BUS_0017_INV_478_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_478_o_cy<6> (Mcompar_BUS_0017_INV_478_o_cy<6>)
     MUXCY:CI->O           7   0.235   0.910  Mcompar_BUS_0017_INV_478_o_cy<7> (Mcompar_BUS_0017_INV_478_o_cy<7>)
     LUT1:I0->O            1   0.254   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<0> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<1> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<2> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<3> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<4> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<5> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<6> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<7> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<8> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<9> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<9>)
     XORCY:CI->O           1   0.206   0.682  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_xor<10> (GND_9_o_BUS_0001_add_38_OUT[16:0]<10>)
     end scope: 'multiplier_auto/multiplier/a[15]_b[15]_div_1:GND_9_o_BUS_0001_add_38_OUT[16:0]<10>'
     LUT6:I5->O           11   0.254   1.469  out<10>1 (out<10>)
     end scope: 'multiplier_auto/multiplier:out<10>'
     LUT6:I1->O           11   0.254   1.039  M_multiplier_out[15]_GND_20_o_equal_47_o<15>1_SW3 (N231)
     LUT6:I5->O            1   0.254   0.682  M_multiplier_out[15]_GND_20_o_equal_92_o<15>1 (M_multiplier_out[15]_GND_20_o_equal_92_o)
     LUT6:I5->O            1   0.254   0.790  M_state_q_FSM_FFd17-In2 (M_state_q_FSM_FFd17-In2)
     LUT6:I4->O            1   0.250   0.000  M_state_q_FSM_FFd17-In7 (M_state_q_FSM_FFd17-In)
     FDR:D                     0.074          M_state_q_FSM_FFd17
    ----------------------------------------
    Total                     62.492ns (17.853ns logic, 44.640ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 56 / 40
-------------------------------------------------------------------------
Offset:              4.996ns (Levels of Logic = 4)
  Source:            io_button<3> (PAD)
  Destination:       M_state_q_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: io_button<3> to M_state_q_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.259  io_button_3_IBUF (io_button_3_IBUF)
     LUT6:I0->O            1   0.254   0.910  M_state_q_FSM_FFd4-In1 (M_state_q_FSM_FFd4-In1)
     LUT6:I3->O            1   0.235   0.682  M_state_q_FSM_FFd4-In2 (M_state_q_FSM_FFd4-In2)
     LUT6:I5->O            1   0.254   0.000  M_state_q_FSM_FFd4-In3 (M_state_q_FSM_FFd4-In)
     FD:D                      0.074          M_state_q_FSM_FFd4
    ----------------------------------------
    Total                      4.996ns (2.145ns logic, 2.851ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 31130407232221760000000 / 27
-------------------------------------------------------------------------
Offset:              75.789ns (Levels of Logic = 127)
  Source:            M_state_q_FSM_FFd1 (FF)
  Destination:       io_led<8> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd1 to io_led<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             155   0.525   2.644  M_state_q_FSM_FFd1 (M_state_q_FSM_FFd1)
     LUT4:I0->O          116   0.254   2.534  Mmux_io_led171 (Mmux_io_led17)
     begin scope: 'alu:Mmux_io_led17'
     begin scope: 'alu/multiplier:Mmux_io_led17'
     begin scope: 'alu/multiplier/a[15]_b[15]_div_1:Mmux_io_led17'
     LUT4:I0->O           51   0.254   2.057  Mmux_b[15]_b[15]_mux_3_OUT11 (b[15]_b[15]_mux_3_OUT<0>)
     LUT6:I3->O            2   0.235   1.181  BUS_0002_INV_493_o21 (BUS_0002_INV_493_o2)
     LUT6:I0->O            2   0.254   1.156  BUS_0002_INV_493_o24 (BUS_0002_INV_493_o)
     LUT5:I0->O            4   0.254   1.259  Mmux_a[15]_GND_9_o_MUX_271_o11 (a[15]_GND_9_o_MUX_271_o)
     LUT6:I0->O            3   0.254   1.221  Mmux_a[15]_GND_9_o_MUX_331_o11 (a[15]_GND_9_o_MUX_331_o)
     LUT6:I0->O            4   0.254   1.259  BUS_0004_INV_491_o3 (BUS_0004_INV_491_o)
     LUT6:I0->O            5   0.254   1.117  Mmux_a[15]_GND_9_o_MUX_389_o121 (a[15]_GND_9_o_MUX_391_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0005_INV_490_o_lutdi (Mcompar_BUS_0005_INV_490_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0005_INV_490_o_cy<0> (Mcompar_BUS_0005_INV_490_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_490_o_cy<1> (Mcompar_BUS_0005_INV_490_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_490_o_cy<2> (Mcompar_BUS_0005_INV_490_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_490_o_cy<3> (Mcompar_BUS_0005_INV_490_o_cy<3>)
     MUXCY:CI->O           6   0.235   1.331  Mcompar_BUS_0005_INV_490_o_cy<4> (Mcompar_BUS_0005_INV_490_o_cy<4>)
     LUT6:I0->O            6   0.254   1.152  Mmux_a[15]_GND_9_o_MUX_445_o131 (a[15]_GND_9_o_MUX_448_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0006_INV_489_o_lutdi (Mcompar_BUS_0006_INV_489_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0006_INV_489_o_cy<0> (Mcompar_BUS_0006_INV_489_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_489_o_cy<1> (Mcompar_BUS_0006_INV_489_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_489_o_cy<2> (Mcompar_BUS_0006_INV_489_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_489_o_cy<3> (Mcompar_BUS_0006_INV_489_o_cy<3>)
     MUXCY:CI->O          14   0.235   1.582  Mcompar_BUS_0006_INV_489_o_cy<4> (Mcompar_BUS_0006_INV_489_o_cy<4>)
     LUT6:I0->O            7   0.254   1.186  Mmux_a[15]_GND_9_o_MUX_499_o111 (a[15]_GND_9_o_MUX_500_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_BUS_0007_INV_488_o_lut<2> (Mcompar_BUS_0007_INV_488_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_BUS_0007_INV_488_o_cy<2> (Mcompar_BUS_0007_INV_488_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0007_INV_488_o_cy<3> (Mcompar_BUS_0007_INV_488_o_cy<3>)
     MUXCY:CI->O          20   0.235   1.741  Mcompar_BUS_0007_INV_488_o_cy<4> (Mcompar_BUS_0007_INV_488_o_cy<4>)
     LUT6:I0->O            6   0.254   1.152  Mmux_a[15]_GND_9_o_MUX_551_o131 (a[15]_GND_9_o_MUX_554_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0008_INV_487_o_lutdi1 (Mcompar_BUS_0008_INV_487_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0008_INV_487_o_cy<1> (Mcompar_BUS_0008_INV_487_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_487_o_cy<2> (Mcompar_BUS_0008_INV_487_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_487_o_cy<3> (Mcompar_BUS_0008_INV_487_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_487_o_cy<4> (Mcompar_BUS_0008_INV_487_o_cy<4>)
     MUXCY:CI->O          30   0.235   1.942  Mcompar_BUS_0008_INV_487_o_cy<5> (Mcompar_BUS_0008_INV_487_o_cy<5>)
     LUT6:I0->O            2   0.254   1.002  Mmux_a[15]_GND_9_o_MUX_601_o161 (a[15]_GND_9_o_MUX_607_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0009_INV_486_o_lutdi (Mcompar_BUS_0009_INV_486_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0009_INV_486_o_cy<0> (Mcompar_BUS_0009_INV_486_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_486_o_cy<1> (Mcompar_BUS_0009_INV_486_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_486_o_cy<2> (Mcompar_BUS_0009_INV_486_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_486_o_cy<3> (Mcompar_BUS_0009_INV_486_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_486_o_cy<4> (Mcompar_BUS_0009_INV_486_o_cy<4>)
     MUXCY:CI->O          20   0.235   1.716  Mcompar_BUS_0009_INV_486_o_cy<5> (Mcompar_BUS_0009_INV_486_o_cy<5>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[15]_GND_9_o_MUX_649_o151 (a[15]_GND_9_o_MUX_654_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0010_INV_485_o_lutdi1 (Mcompar_BUS_0010_INV_485_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0010_INV_485_o_cy<1> (Mcompar_BUS_0010_INV_485_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_485_o_cy<2> (Mcompar_BUS_0010_INV_485_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_485_o_cy<3> (Mcompar_BUS_0010_INV_485_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_485_o_cy<4> (Mcompar_BUS_0010_INV_485_o_cy<4>)
     MUXCY:CI->O          38   0.235   2.075  Mcompar_BUS_0010_INV_485_o_cy<5> (Mcompar_BUS_0010_INV_485_o_cy<5>)
     LUT6:I0->O            2   0.254   1.002  Mmux_a[15]_GND_9_o_MUX_695_o181 (a[15]_GND_9_o_MUX_703_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0011_INV_484_o_lutdi (Mcompar_BUS_0011_INV_484_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0011_INV_484_o_cy<0> (Mcompar_BUS_0011_INV_484_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_484_o_cy<1> (Mcompar_BUS_0011_INV_484_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_484_o_cy<2> (Mcompar_BUS_0011_INV_484_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_484_o_cy<3> (Mcompar_BUS_0011_INV_484_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_484_o_cy<4> (Mcompar_BUS_0011_INV_484_o_cy<4>)
     MUXCY:CI->O          24   0.235   1.810  Mcompar_BUS_0011_INV_484_o_cy<5> (Mcompar_BUS_0011_INV_484_o_cy<5>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[15]_GND_9_o_MUX_739_o171 (a[15]_GND_9_o_MUX_746_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0012_INV_483_o_lutdi1 (Mcompar_BUS_0012_INV_483_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0012_INV_483_o_cy<1> (Mcompar_BUS_0012_INV_483_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_483_o_cy<2> (Mcompar_BUS_0012_INV_483_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_483_o_cy<3> (Mcompar_BUS_0012_INV_483_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_483_o_cy<4> (Mcompar_BUS_0012_INV_483_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_483_o_cy<5> (Mcompar_BUS_0012_INV_483_o_cy<5>)
     MUXCY:CI->O          46   0.235   2.209  Mcompar_BUS_0012_INV_483_o_cy<6> (Mcompar_BUS_0012_INV_483_o_cy<6>)
     LUT6:I0->O            2   0.254   1.002  Mmux_a[15]_GND_9_o_MUX_781_o1101 (a[15]_GND_9_o_MUX_791_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0013_INV_482_o_lutdi (Mcompar_BUS_0013_INV_482_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0013_INV_482_o_cy<0> (Mcompar_BUS_0013_INV_482_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_482_o_cy<1> (Mcompar_BUS_0013_INV_482_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_482_o_cy<2> (Mcompar_BUS_0013_INV_482_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_482_o_cy<3> (Mcompar_BUS_0013_INV_482_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_482_o_cy<4> (Mcompar_BUS_0013_INV_482_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_482_o_cy<5> (Mcompar_BUS_0013_INV_482_o_cy<5>)
     MUXCY:CI->O          28   0.235   1.883  Mcompar_BUS_0013_INV_482_o_cy<6> (Mcompar_BUS_0013_INV_482_o_cy<6>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[15]_GND_9_o_MUX_821_o191 (a[15]_GND_9_o_MUX_830_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0014_INV_481_o_lutdi1 (Mcompar_BUS_0014_INV_481_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0014_INV_481_o_cy<1> (Mcompar_BUS_0014_INV_481_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_481_o_cy<2> (Mcompar_BUS_0014_INV_481_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_481_o_cy<3> (Mcompar_BUS_0014_INV_481_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_481_o_cy<4> (Mcompar_BUS_0014_INV_481_o_cy<4>)
     MUXCY:CI->O           2   0.235   0.726  Mcompar_BUS_0014_INV_481_o_cy<5> (Mcompar_BUS_0014_INV_481_o_cy<5>)
     LUT6:I5->O           52   0.254   2.292  Mcompar_BUS_0014_INV_481_o_cy<6> (Mcompar_BUS_0014_INV_481_o_cy<6>)
     LUT6:I0->O            3   0.254   1.042  Mmux_a[15]_GND_9_o_MUX_859_o1121 (a[15]_GND_9_o_MUX_871_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0015_INV_480_o_lutdi (Mcompar_BUS_0015_INV_480_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0015_INV_480_o_cy<0> (Mcompar_BUS_0015_INV_480_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<1> (Mcompar_BUS_0015_INV_480_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<2> (Mcompar_BUS_0015_INV_480_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<3> (Mcompar_BUS_0015_INV_480_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<4> (Mcompar_BUS_0015_INV_480_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<5> (Mcompar_BUS_0015_INV_480_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_480_o_cy<6> (Mcompar_BUS_0015_INV_480_o_cy<6>)
     MUXCY:CI->O          43   0.235   2.159  Mcompar_BUS_0015_INV_480_o_cy<7> (Mcompar_BUS_0015_INV_480_o_cy<7>)
     LUT6:I0->O            2   0.254   1.002  Mmux_a[15]_GND_9_o_MUX_895_o1131 (a[15]_GND_9_o_MUX_908_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0016_INV_479_o_lutdi (Mcompar_BUS_0016_INV_479_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0016_INV_479_o_cy<0> (Mcompar_BUS_0016_INV_479_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_479_o_cy<1> (Mcompar_BUS_0016_INV_479_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_479_o_cy<2> (Mcompar_BUS_0016_INV_479_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_479_o_cy<3> (Mcompar_BUS_0016_INV_479_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_479_o_cy<4> (Mcompar_BUS_0016_INV_479_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_479_o_cy<5> (Mcompar_BUS_0016_INV_479_o_cy<5>)
     MUXCY:CI->O           2   0.235   0.726  Mcompar_BUS_0016_INV_479_o_cy<6> (Mcompar_BUS_0016_INV_479_o_cy<6>)
     LUT5:I4->O           16   0.254   1.637  Mcompar_BUS_0016_INV_479_o_cy<7> (Mcompar_BUS_0016_INV_479_o_cy<7>)
     LUT6:I0->O            2   0.254   1.002  Mmux_n099581 (n0995<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0017_INV_478_o_lutdi (Mcompar_BUS_0017_INV_478_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0017_INV_478_o_cy<0> (Mcompar_BUS_0017_INV_478_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_478_o_cy<1> (Mcompar_BUS_0017_INV_478_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_478_o_cy<2> (Mcompar_BUS_0017_INV_478_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_478_o_cy<3> (Mcompar_BUS_0017_INV_478_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_478_o_cy<4> (Mcompar_BUS_0017_INV_478_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_478_o_cy<5> (Mcompar_BUS_0017_INV_478_o_cy<5>)
     MUXCY:CI->O           2   0.235   0.726  Mcompar_BUS_0017_INV_478_o_cy<6> (Mcompar_BUS_0017_INV_478_o_cy<6>)
     LUT6:I5->O            1   0.254   0.000  Mcompar_BUS_0017_INV_478_o_cy<7>1 (Mcompar_BUS_0017_INV_478_o_cy<7>1)
     MUXCY:S->O            1   0.215   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<0> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<1> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<2> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<3> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<4> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<5> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<6> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<7> (Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<7>)
     XORCY:CI->O           1   0.206   0.910  Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_xor<8> (GND_9_o_BUS_0001_add_38_OUT[16:0]<8>)
     end scope: 'alu/multiplier/a[15]_b[15]_div_1:GND_9_o_BUS_0001_add_38_OUT[16:0]<8>'
     end scope: 'alu/multiplier:GND_9_o_BUS_0001_add_38_OUT[16:0]<8>'
     end scope: 'alu:GND_9_o_BUS_0001_add_38_OUT[16:0]<8>'
     LUT6:I3->O            1   0.235   0.790  Mmux_io_led1510 (Mmux_io_led159)
     LUT5:I3->O            1   0.250   0.958  Mmux_io_led1511_SW0 (N390)
     LUT6:I2->O            1   0.254   0.681  Mmux_io_led1511 (io_led_8_OBUF)
     OBUF:I->O                 2.912          io_led_8_OBUF (io_led<8>)
    ----------------------------------------
    Total                     75.789ns (20.469ns logic, 55.320ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1903 / 16
-------------------------------------------------------------------------
Delay:               13.691ns (Levels of Logic = 9)
  Source:            io_dip<20> (PAD)
  Destination:       io_led<6> (PAD)

  Data Path: io_dip<20> to io_led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.328   1.765  io_dip_20_IBUF (io_dip_20_IBUF)
     begin scope: 'alu:alufn<2>'
     LUT6:I0->O            1   0.254   0.958  alufn[5]_alufn[5]_OR_60_o1 (alufn[5]_alufn[5]_OR_60_o)
     LUT6:I2->O           26   0.254   1.648  Mmux_out101 (Mmux_out101)
     end scope: 'alu:Mmux_out101'
     LUT6:I3->O            1   0.235   1.112  Mmux_io_led123 (Mmux_io_led122)
     LUT6:I1->O            1   0.254   0.910  Mmux_io_led124 (Mmux_io_led123)
     LUT6:I3->O            1   0.235   0.910  Mmux_io_led127 (Mmux_io_led126)
     LUT5:I2->O            1   0.235   0.681  Mmux_io_led128 (io_led_5_OBUF)
     OBUF:I->O                 2.912          io_led_5_OBUF (io_led<5>)
    ----------------------------------------
    Total                     13.691ns (5.707ns logic, 7.984ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   62.492|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.96 secs
 
--> 

Total memory usage is 258204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :   30 (   0 filtered)

