DECL|FXOS8700_BYTES_PER_CHANNEL_FAST|macro|FXOS8700_BYTES_PER_CHANNEL_FAST
DECL|FXOS8700_BYTES_PER_CHANNEL_NORMAL|macro|FXOS8700_BYTES_PER_CHANNEL_NORMAL
DECL|FXOS8700_CHANNEL_ACCEL_X|enumerator|FXOS8700_CHANNEL_ACCEL_X = 0,
DECL|FXOS8700_CHANNEL_ACCEL_Y|enumerator|FXOS8700_CHANNEL_ACCEL_Y,
DECL|FXOS8700_CHANNEL_ACCEL_Z|enumerator|FXOS8700_CHANNEL_ACCEL_Z,
DECL|FXOS8700_CHANNEL_MAGN_X|enumerator|FXOS8700_CHANNEL_MAGN_X,
DECL|FXOS8700_CHANNEL_MAGN_Y|enumerator|FXOS8700_CHANNEL_MAGN_Y,
DECL|FXOS8700_CHANNEL_MAGN_Z|enumerator|FXOS8700_CHANNEL_MAGN_Z,
DECL|FXOS8700_CTRLREG1_ACTIVE_MASK|macro|FXOS8700_CTRLREG1_ACTIVE_MASK
DECL|FXOS8700_CTRLREG1_DR_MASK|macro|FXOS8700_CTRLREG1_DR_MASK
DECL|FXOS8700_CTRLREG2_RST_MASK|macro|FXOS8700_CTRLREG2_RST_MASK
DECL|FXOS8700_MAX_NUM_BYTES|macro|FXOS8700_MAX_NUM_BYTES
DECL|FXOS8700_MAX_NUM_CHANNELS|macro|FXOS8700_MAX_NUM_CHANNELS
DECL|FXOS8700_MODE_ACCEL|enumerator|FXOS8700_MODE_ACCEL = 0,
DECL|FXOS8700_MODE_HYBRID|enumerator|FXOS8700_MODE_HYBRID = 3,
DECL|FXOS8700_MODE_MAGN|enumerator|FXOS8700_MODE_MAGN = 1,
DECL|FXOS8700_M_CTRLREG1_MODE_MASK|macro|FXOS8700_M_CTRLREG1_MODE_MASK
DECL|FXOS8700_M_CTRLREG2_AUTOINC_MASK|macro|FXOS8700_M_CTRLREG2_AUTOINC_MASK
DECL|FXOS8700_NUM_ACCEL_CHANNELS|macro|FXOS8700_NUM_ACCEL_CHANNELS
DECL|FXOS8700_NUM_HYBRID_CHANNELS|macro|FXOS8700_NUM_HYBRID_CHANNELS
DECL|FXOS8700_NUM_MAG_CHANNELS|macro|FXOS8700_NUM_MAG_CHANNELS
DECL|FXOS8700_POWER_ACTIVE|enumerator|FXOS8700_POWER_ACTIVE,
DECL|FXOS8700_POWER_STANDBY|enumerator|FXOS8700_POWER_STANDBY = 0,
DECL|FXOS8700_RANGE_2G|enumerator|FXOS8700_RANGE_2G = 0,
DECL|FXOS8700_RANGE_4G|enumerator|FXOS8700_RANGE_4G,
DECL|FXOS8700_RANGE_8G|enumerator|FXOS8700_RANGE_8G,
DECL|FXOS8700_REG_CTRLREG1|macro|FXOS8700_REG_CTRLREG1
DECL|FXOS8700_REG_CTRLREG2|macro|FXOS8700_REG_CTRLREG2
DECL|FXOS8700_REG_CTRLREG3|macro|FXOS8700_REG_CTRLREG3
DECL|FXOS8700_REG_CTRLREG4|macro|FXOS8700_REG_CTRLREG4
DECL|FXOS8700_REG_CTRLREG5|macro|FXOS8700_REG_CTRLREG5
DECL|FXOS8700_REG_INT_SOURCE|macro|FXOS8700_REG_INT_SOURCE
DECL|FXOS8700_REG_M_CTRLREG1|macro|FXOS8700_REG_M_CTRLREG1
DECL|FXOS8700_REG_M_CTRLREG2|macro|FXOS8700_REG_M_CTRLREG2
DECL|FXOS8700_REG_M_OUTXMSB|macro|FXOS8700_REG_M_OUTXMSB
DECL|FXOS8700_REG_OUTXMSB|macro|FXOS8700_REG_OUTXMSB
DECL|FXOS8700_REG_STATUS|macro|FXOS8700_REG_STATUS
DECL|FXOS8700_REG_WHOAMI|macro|FXOS8700_REG_WHOAMI
DECL|FXOS8700_REG_XYZ_DATA_CFG|macro|FXOS8700_REG_XYZ_DATA_CFG
DECL|FXOS8700_XYZ_DATA_CFG_FS_MASK|macro|FXOS8700_XYZ_DATA_CFG_FS_MASK
DECL|SYS_LOG_DOMAIN|macro|SYS_LOG_DOMAIN
DECL|SYS_LOG_LEVEL|macro|SYS_LOG_LEVEL
DECL|fxos8700_channel|enum|enum fxos8700_channel {
DECL|fxos8700_config|struct|struct fxos8700_config {
DECL|fxos8700_data|struct|struct fxos8700_data {
DECL|fxos8700_mode|enum|enum fxos8700_mode {
DECL|fxos8700_power|enum|enum fxos8700_power {
DECL|fxos8700_range|enum|enum fxos8700_range {
DECL|i2c_address|member|uint8_t i2c_address;
DECL|i2c_name|member|char *i2c_name;
DECL|i2c|member|struct device *i2c;
DECL|mode|member|enum fxos8700_mode mode;
DECL|num_channels|member|uint8_t num_channels;
DECL|range|member|enum fxos8700_range range;
DECL|raw|member|int16_t raw[FXOS8700_MAX_NUM_CHANNELS];
DECL|sem|member|struct nano_sem sem;
DECL|start_addr|member|uint8_t start_addr;
DECL|start_channel|member|uint8_t start_channel;
DECL|whoami|member|uint8_t whoami;
