<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>PX4 Firmware: src/drivers/boards/px4-same70xplained-v1/sdram.c Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PX4 Firmware
   </div>
   <div id="projectbrief">PX4 Autopilot Software http://px4.io</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d8/d0e/sdram_8c_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">sdram.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d8/d0e/sdram_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * configs/same70-xplained/src/sam_sdram.c</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2015 Gregory Nutt. All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Most of this file derives from Atmel sample code for the SAME70-XPLD</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * board.  That sample code has licensing that is compatible with the NuttX</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modified BSD license:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *   Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *   All rights reserved.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor Atmel nor the names of its contributors may</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *    be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * Included Files</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;debug.h&gt;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &lt;nuttx/arch.h&gt;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &lt;arch/board/board.h&gt;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;up_arch.h&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;sam_periphclks.h&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;chip/sam_memorymap.h&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;chip/sam_pinmap.h&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;chip/sam_pmc.h&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;chip/sam_matrix.h&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;chip/sam_sdramc.h&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d4/dc9/px4-same70xplained-v1_2board__config_8h.html">board_config.h</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#ifdef CONFIG_SAMV7_SDRAMC</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SDRAM_BA0 (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SDRAM_BA1 (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * Private Functions</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * Public Functions</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * Name: sam_sdram_config</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * Description:</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> *   Configures the on-board SDRAM.  SAME70 Xplained features one external</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> *   IS42S16100E-7BLI, 512Kx16x2, 10ns, SDRAM. SDRAM0 is connected to chip</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *   select NCS1.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *  Input Parameters:</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> *     None</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> *  Assumptions:</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *    This test runs early in initialization before I- and D-caches are</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *    enabled.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> *    NOTE: Since the delay loop is calibrate with caches in enabled, the</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *    calls to up_udelay() are wrong ty orders of magnitude.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d4/dc9/px4-same70xplained-v1_2board__config_8h.html#a541d7816227b8fa2cd539e93702777e3">sam_sdram_config</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keyword">volatile</span> uint8_t *psdram = (uint8_t *)SAM_SDRAMCS_BASE;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    uint32_t regval;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordtype">int</span> i;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">/* Configure SDRAM pins */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    sam_configgpio(GPIO_SMC_D0);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    sam_configgpio(GPIO_SMC_D1);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    sam_configgpio(GPIO_SMC_D2);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    sam_configgpio(GPIO_SMC_D3);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    sam_configgpio(GPIO_SMC_D4);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    sam_configgpio(GPIO_SMC_D5);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    sam_configgpio(GPIO_SMC_D6);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    sam_configgpio(GPIO_SMC_D7);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    sam_configgpio(GPIO_SMC_D8);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    sam_configgpio(GPIO_SMC_D9);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    sam_configgpio(GPIO_SMC_D10);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    sam_configgpio(GPIO_SMC_D11);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    sam_configgpio(GPIO_SMC_D12);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    sam_configgpio(GPIO_SMC_D13);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    sam_configgpio(GPIO_SMC_D14);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    sam_configgpio(GPIO_SMC_D15);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="comment">/*   SAME70          SDRAM</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">     *   --------------- -----------</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">     *   PC20 A2         A0</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">     *   PC21 A3         A1</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">     *   PC22 A4         A2</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">     *   PC23 A5         A3</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">     *   PC24 A6         A4</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">     *   PC25 A7         A5</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">     *   PC26 A8         A6</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">     *   PC27 A9         A7</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">     *   PC28 A10        A8</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">     *   PC29 A11        A9</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">     *   PD13 SDA10      A10</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">     *   PA20 BA0        A11</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">     *   PD17 CAS        nCAS</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">     *   PD14 SDCKE      CKE</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">     *   PD23 SDCK       CLK</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">     *   PC15 SDCS       nCS</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">     *   PC18 A0/NBS0    LDQM</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">     *   PD16 RAS        nRAS</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">     *   PD15 NWR1/NBS1  UDQM</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">     *   PD29 SDWE       nWE</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    sam_configgpio(GPIO_SMC_A2);        <span class="comment">/* PC20 A2        -&gt; A0 */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    sam_configgpio(GPIO_SMC_A3);        <span class="comment">/* PC21 A3        -&gt; A1 */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    sam_configgpio(GPIO_SMC_A4);        <span class="comment">/* PC22 A4        -&gt; A2 */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    sam_configgpio(GPIO_SMC_A5);        <span class="comment">/* PC23 A5        -&gt; A3 */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    sam_configgpio(GPIO_SMC_A6);        <span class="comment">/* PC24 A6        -&gt; A4 */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    sam_configgpio(GPIO_SMC_A7);        <span class="comment">/* PC25 A7        -&gt; A5 */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    sam_configgpio(GPIO_SMC_A8);        <span class="comment">/* PC26 A8        -&gt; A6 */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    sam_configgpio(GPIO_SMC_A9);        <span class="comment">/* PC27 A9        -&gt; A7 */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    sam_configgpio(GPIO_SMC_A10);       <span class="comment">/* PC28 A10       -&gt; A8 */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    sam_configgpio(GPIO_SMC_A11);       <span class="comment">/* PC29 A11       -&gt; A9 */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    sam_configgpio(GPIO_SDRAMC_A10_2);  <span class="comment">/* PD13 SDA10     -&gt; A10 */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    sam_configgpio(GPIO_SDRAMC_BA0);    <span class="comment">/* PA20 BA0       -&gt; A11 */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    sam_configgpio(GPIO_SDRAMC_CKE);    <span class="comment">/* PD14 SDCKE     -&gt; CKE */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    sam_configgpio(GPIO_SDRAMC_CK);     <span class="comment">/* PD23 SDCK      -&gt; CLK */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    sam_configgpio(GPIO_SDRAMC_CS_1);   <span class="comment">/* PC15 SDCS      -&gt; nCS */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    sam_configgpio(GPIO_SDRAMC_RAS);    <span class="comment">/* PD16 RAS       -&gt; nRAS */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    sam_configgpio(GPIO_SDRAMC_CAS);    <span class="comment">/* PD17 CAS       -&gt; nCAS */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    sam_configgpio(GPIO_SDRAMC_WE);     <span class="comment">/* PD29 SDWE      -&gt; nWE */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    sam_configgpio(GPIO_SMC_NBS0);      <span class="comment">/* PC18 A0/NBS0   -&gt; LDQM */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    sam_configgpio(GPIO_SMC_NBS1);      <span class="comment">/* PD15 NWR1/NBS1 -&gt; UDQM */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="comment">/* Enable the SDRAMC peripheral */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    sam_sdramc_enableclk();</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    regval  = getreg32(SAM_MATRIX_CCFG_SMCNFCS);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    regval |= MATRIX_CCFG_SMCNFCS_SDRAMEN;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    putreg32(regval, SAM_MATRIX_CCFG_SMCNFCS);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">/* 1. SDRAM features must be set in the configuration register:</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">     *    asynchronous timings (TRC, TRAS, etc.), number of columns, rows, CAS</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">     *    latency, and the data bus width.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">     *    SDRAMC_CR_NC_COL8          8 column bits</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">     *    SDRAMC_CR_NR_ROW11         1 row bits</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">     *    SDRAMC_CR_NB_BANK2         2 banks</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">     *    SDRAMC_CR_CAS_LATENCY3     3 cycle CAS latency</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">     *    SDRAMC_CR_DBW             16 bit</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">     *    SDRAMC_CR_TWR(4)           4 cycle write recovery delay</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">     *    SDRAMC_CR_TRCTRFC(11)     63 ns min</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">     *    SDRAMC_CR_TRP(5)          21 ns min Command period (PRE to ACT)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">     *    SDRAMC_CR_TRCD(5)         21 ns min Active Command to read/Write Command delay time</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">     *    SDRAMC_CR_TRAS(8)         42 ns min Command period (ACT to PRE)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">     *    SDRAMC_CR_TXSR(13)        70 ns min Exit self-refresh to active time</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    regval = SDRAMC_CR_NC_COL8       |  <span class="comment">/* 8 column bits */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;         SDRAMC_CR_NR_ROW11      |  <span class="comment">/* 11 row bits */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;         SDRAMC_CR_NB_BANK2      |  <span class="comment">/* 2 banks */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;         SDRAMC_CR_CAS_LATENCY3  |  <span class="comment">/* 3 cycle CAS latency */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;         SDRAMC_CR_DBW           |  <span class="comment">/* 16 bit */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;         SDRAMC_CR_TWR(4)        |  <span class="comment">/* 4 cycle write recovery delay */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;         SDRAMC_CR_TRCTRFC(11)   |  <span class="comment">/* 63 ns min */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;         SDRAMC_CR_TRP(5)        |  <span class="comment">/* 21 ns min Command period (PRE to ACT) */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;         SDRAMC_CR_TRCD(5)       |  <span class="comment">/* 21 ns min Active Command to read/Write Command delay time */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;         SDRAMC_CR_TRAS(8)       |  <span class="comment">/* 42 ns min Command period (ACT to PRE) */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;         SDRAMC_CR_TXSR(13);        <span class="comment">/* 70 ns min Exit self-refresh to active time */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    putreg32(regval, SAM_SDRAMC_CR);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">/* 2. For mobile SDRAM, temperature-compensated self refresh (TCSR), drive</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">     *    strength (DS) and partial array self refresh (PASR) must be set in</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">     *    the Low Power Register.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    putreg32(0, SAM_SDRAMC_LPR);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">/* 3. The SDRAM memory type must be set in the Memory Device Register.*/</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    putreg32(SDRAMC_MDR_SDRAM, SAM_SDRAMC_MDR);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">/* 4. A minimum pause of 200 usec is provided to precede any signal toggle.*/</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    up_udelay(200);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">/* 5. A NOP command is issued to the SDRAM devices. The application must</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">     *    set Mode to 1 in the Mode Register and perform a write access to any</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">     *    SDRAM address.</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    putreg32(SDRAMC_MR_MODE_NOP, SAM_SDRAMC_MR);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    *psdram = 0;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    up_udelay(200);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">/* 6. An All Banks Precharge command is issued to the SDRAM devices. The</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">     *    application must set Mode to 2 in the Mode Register and perform a</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">     *    write access to any SDRAM address.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    putreg32(SDRAMC_MR_MODE_PRECHARGE, SAM_SDRAMC_MR);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    *psdram = 0;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    up_udelay(200);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="comment">/* 7. Eight auto-refresh (CBR) cycles are provided. The application must</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">     *    set the Mode to 4 in the Mode Register and perform a write access to</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">     *    any SDRAM location eight times.</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">for</span> (i = 0 ; i &lt; 8; i++) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        putreg32(SDRAMC_MR_MODE_AUTOREFRESH, SAM_SDRAMC_MR);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        *psdram = 0;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    }</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    up_udelay(200);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="comment">/* 8. A Mode Register set (MRS) cycle is issued to program the parameters</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">     *    of the SDRAM devices, in particular CAS latency and burst length.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">     *    The application must set Mode to 3 in the Mode Register and perform</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">     *    a write access to the SDRAM. The write address must be chosen so</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">     *    that BA[1:0] are set to 0. For example, with a 16-bit 128 MB SDRAM</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">     *    (12 rows, 9 columns, 4 banks) bank address, the SDRAM write access</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">     *    should be done at the address 0x70000000.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">      */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    putreg32(SDRAMC_MR_MODE_LOADMODE, SAM_SDRAMC_MR);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    *psdram = 0;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    up_udelay(200);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">/* 9. For mobile SDRAM initialization, an Extended Mode Register set</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">     *    (EMRS) cycle is issued to program the SDRAM parameters (TCSR, PASR,</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">     *     DS). The application must set Mode to 5 in the Mode Register and</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">     *     perform a write access to the SDRAM. The write address must be</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">     *     chosen so that BA[1] or BA[0] are set to 1.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">     *     For example, with a 16-bit 128 MB SDRAM, (12 rows, 9 columns, 4</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">     *     banks) bank address the SDRAM write access should be done at the</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">     *     address 0x70800000 or 0x70400000.</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">//putreg32(SDRAMC_MR_MODE_EXTLOADMODE, SDRAMC_MR_MODE_EXT_LOAD_MODEREG);</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="comment">// *((uint8_t *)(psdram + SDRAM_BA0)) = 0;</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">/* 10. The application must go into Normal Mode, setting Mode to 0 in the</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">     *     Mode Register and performing a write access at any location in the</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">     *     SDRAM.</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    putreg32(SDRAMC_MR_MODE_NORMAL, SAM_SDRAMC_MR);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    *psdram = 0;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    up_udelay(200);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="comment">/* 11. Write the refresh rate into the count field in the SDRAMC Refresh</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">     *     Timer register. (Refresh rate = delay between refresh cycles). The</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">     *     SDRAM device requires a refresh every 15.625 usec or 7.81 usec. With</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">     *     a 100 MHz frequency, the Refresh Timer Counter Register must be set</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">     *     with the value 1562(15.625 usec x 100 MHz) or 781(7.81 usec x 100</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">     *     MHz).</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">     * For IS42S16100E, 2048 refresh cycle every 32ms, every 15.625 usec</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    regval = (32 * (BOARD_MCK_FREQUENCY / 1000)) / 2048 ;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    putreg32(regval, SAM_SDRAMC_TR);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    regval  = getreg32(SAM_SDRAMC_CFR1);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    regval |= SDRAMC_CFR1_UNAL;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    putreg32(regval, SAM_SDRAMC_CFR1);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">/* After initialization, the SDRAM devices are fully functional. */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;}</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CONFIG_SAMV7_SDRAMC */</span><span class="preprocessor"></span></div><div class="ttc" id="px4-same70xplained-v1_2board__config_8h_html"><div class="ttname"><a href="../../d4/dc9/px4-same70xplained-v1_2board__config_8h.html">board_config.h</a></div></div>
<div class="ttc" id="px4-same70xplained-v1_2board__config_8h_html_a541d7816227b8fa2cd539e93702777e3"><div class="ttname"><a href="../../d4/dc9/px4-same70xplained-v1_2board__config_8h.html#a541d7816227b8fa2cd539e93702777e3">sam_sdram_config</a></div><div class="ttdeci">#define sam_sdram_config(t)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc9/px4-same70xplained-v1_2board__config_8h_source.html#l00371">board_config.h:371</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_c718a368270b13c54d94892d20736f45.html">drivers</a></li><li class="navelem"><a class="el" href="../../dir_b1cd53faff1b3bf48fb403b2683d1a96.html">boards</a></li><li class="navelem"><a class="el" href="../../dir_7e2612f8811fc1b748b9eec9ca06b00d.html">px4-same70xplained-v1</a></li><li class="navelem"><a class="el" href="../../d8/d0e/sdram_8c.html">sdram.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
