

================================================================
== Vitis HLS Report for 'dct_Pipeline_RD_Loop_Row'
================================================================
* Date:           Thu Apr  6 15:00:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dct_prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row  |        9|        9|         3|          1|          1|     8|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      37|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      68|    -|
|Register         |        -|     -|     917|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     917|     105|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_257_p2                |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln74_fu_251_p2               |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln76_fu_267_p2               |      icmp|   0|  0|   8|           2|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          14|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_empty_29_phi_fu_228_p4  |  14|          3|  512|       1536|
    |ap_sig_allocacmp_r_2               |   9|          2|    4|          8|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |r_fu_106                           |   9|          2|    4|          8|
    |shiftreg72_fu_102                  |   9|          2|  384|        768|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  68|         15|  907|       2326|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem_addr_read_reg_432            |  512|   0|  512|          0|
    |icmp_ln74_reg_424                 |    1|   0|    1|          0|
    |icmp_ln74_reg_424_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln76_reg_428                 |    1|   0|    1|          0|
    |icmp_ln76_reg_428_pp0_iter1_reg   |    1|   0|    1|          0|
    |r_2_reg_419                       |    4|   0|    4|          0|
    |r_2_reg_419_pp0_iter1_reg         |    4|   0|    4|          0|
    |r_fu_106                          |    4|   0|    4|          0|
    |shiftreg72_fu_102                 |  384|   0|  384|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  917|   0|  917|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WDATA      |  out|  512|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RDATA      |   in|  512|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                      gmem|       pointer|
|sext_ln74             |   in|   58|     ap_none|                 sext_ln74|        scalar|
|buf_2d_in_0_address0  |  out|    3|   ap_memory|               buf_2d_in_0|         array|
|buf_2d_in_0_ce0       |  out|    1|   ap_memory|               buf_2d_in_0|         array|
|buf_2d_in_0_we0       |  out|    1|   ap_memory|               buf_2d_in_0|         array|
|buf_2d_in_0_d0        |  out|   16|   ap_memory|               buf_2d_in_0|         array|
|buf_2d_in_1_address0  |  out|    3|   ap_memory|               buf_2d_in_1|         array|
|buf_2d_in_1_ce0       |  out|    1|   ap_memory|               buf_2d_in_1|         array|
|buf_2d_in_1_we0       |  out|    1|   ap_memory|               buf_2d_in_1|         array|
|buf_2d_in_1_d0        |  out|   16|   ap_memory|               buf_2d_in_1|         array|
|buf_2d_in_2_address0  |  out|    3|   ap_memory|               buf_2d_in_2|         array|
|buf_2d_in_2_ce0       |  out|    1|   ap_memory|               buf_2d_in_2|         array|
|buf_2d_in_2_we0       |  out|    1|   ap_memory|               buf_2d_in_2|         array|
|buf_2d_in_2_d0        |  out|   16|   ap_memory|               buf_2d_in_2|         array|
|buf_2d_in_3_address0  |  out|    3|   ap_memory|               buf_2d_in_3|         array|
|buf_2d_in_3_ce0       |  out|    1|   ap_memory|               buf_2d_in_3|         array|
|buf_2d_in_3_we0       |  out|    1|   ap_memory|               buf_2d_in_3|         array|
|buf_2d_in_3_d0        |  out|   16|   ap_memory|               buf_2d_in_3|         array|
|buf_2d_in_4_address0  |  out|    3|   ap_memory|               buf_2d_in_4|         array|
|buf_2d_in_4_ce0       |  out|    1|   ap_memory|               buf_2d_in_4|         array|
|buf_2d_in_4_we0       |  out|    1|   ap_memory|               buf_2d_in_4|         array|
|buf_2d_in_4_d0        |  out|   16|   ap_memory|               buf_2d_in_4|         array|
|buf_2d_in_5_address0  |  out|    3|   ap_memory|               buf_2d_in_5|         array|
|buf_2d_in_5_ce0       |  out|    1|   ap_memory|               buf_2d_in_5|         array|
|buf_2d_in_5_we0       |  out|    1|   ap_memory|               buf_2d_in_5|         array|
|buf_2d_in_5_d0        |  out|   16|   ap_memory|               buf_2d_in_5|         array|
|buf_2d_in_6_address0  |  out|    3|   ap_memory|               buf_2d_in_6|         array|
|buf_2d_in_6_ce0       |  out|    1|   ap_memory|               buf_2d_in_6|         array|
|buf_2d_in_6_we0       |  out|    1|   ap_memory|               buf_2d_in_6|         array|
|buf_2d_in_6_d0        |  out|   16|   ap_memory|               buf_2d_in_6|         array|
|buf_2d_in_7_address0  |  out|    3|   ap_memory|               buf_2d_in_7|         array|
|buf_2d_in_7_ce0       |  out|    1|   ap_memory|               buf_2d_in_7|         array|
|buf_2d_in_7_we0       |  out|    1|   ap_memory|               buf_2d_in_7|         array|
|buf_2d_in_7_d0        |  out|   16|   ap_memory|               buf_2d_in_7|         array|
+----------------------+-----+-----+------------+--------------------------+--------------+

