#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 26 15:48:03 2022
# Process ID: 1060
# Current directory: E:/lab4/single_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1524 E:\lab4\single_cpu\single_cpu.xpr
# Log file: E:/lab4/single_cpu/vivado.log
# Journal file: E:/lab4/single_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/lab4/single_cpu/single_cpu.xpr
update_compile_order -fileset sources_1
launch_simulation
source sim.tcl
current_wave_config {Untitled 1}
add_wave {{/sim/single1/pduex/out1_a}} 
current_wave_config {Untitled 1}
add_wave {{/sim/single1/pduex/out1_r}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source sim.tcl
relaunch_sim
set_property -dict [list CONFIG.coefficient_file {E:/lab4/fib_text.coe}] [get_ips single_text_mem]
generate_target all [get_files  E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci]
catch { config_ip_cache -export [get_ips -all single_text_mem] }
export_ip_user_files -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -no_script -sync -force -quiet
reset_run single_text_mem_synth_1
launch_runs -jobs 4 single_text_mem_synth_1
export_simulation -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -directory E:/lab4/single_cpu/single_cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/lab4/single_cpu/single_cpu.ip_user_files -ipstatic_source_dir E:/lab4/single_cpu/single_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/modelsim} {questa=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/questa} {riviera=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/riviera} {activehdl=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {E:/lab4/fib_data.coe}] [get_ips single_data_mem]
generate_target all [get_files  E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci]
catch { config_ip_cache -export [get_ips -all single_data_mem] }
export_ip_user_files -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci] -no_script -sync -force -quiet
reset_run single_data_mem_synth_1
launch_runs -jobs 4 single_data_mem_synth_1
export_simulation -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci] -directory E:/lab4/single_cpu/single_cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/lab4/single_cpu/single_cpu.ip_user_files -ipstatic_source_dir E:/lab4/single_cpu/single_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/modelsim} {questa=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/questa} {riviera=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/riviera} {activehdl=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4 -scripts_only
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4 -scripts_only
wait_on_run synth_1
launch_runs impl_1 -jobs 4 -scripts_only
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4 -scripts_only
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -scripts_only
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
add_bp {E:/lab4/single_cpu/single_cpu.srcs/sources_1/new/sim.v} 11
remove_bps -file {E:/lab4/single_cpu/single_cpu.srcs/sources_1/new/sim.v} -line 11
set_property -dict [list CONFIG.coefficient_file {E:/lab4/test.coe/testtext.coe}] [get_ips single_text_mem]
generate_target all [get_files  E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci]
catch { config_ip_cache -export [get_ips -all single_text_mem] }
export_ip_user_files -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -no_script -sync -force -quiet
reset_run single_text_mem_synth_1
launch_runs -jobs 4 single_text_mem_synth_1
export_simulation -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -directory E:/lab4/single_cpu/single_cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/lab4/single_cpu/single_cpu.ip_user_files -ipstatic_source_dir E:/lab4/single_cpu/single_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/modelsim} {questa=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/questa} {riviera=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/riviera} {activehdl=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {E:/lab4/test.coe/testdata.coe}] [get_ips single_data_mem]
generate_target all [get_files  E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci]
catch { config_ip_cache -export [get_ips -all single_data_mem] }
export_ip_user_files -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci] -no_script -sync -force -quiet
reset_run single_data_mem_synth_1
launch_runs -jobs 4 single_data_mem_synth_1
export_simulation -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci] -directory E:/lab4/single_cpu/single_cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/lab4/single_cpu/single_cpu.ip_user_files -ipstatic_source_dir E:/lab4/single_cpu/single_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/modelsim} {questa=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/questa} {riviera=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/riviera} {activehdl=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
reset_run single_data_mem_synth_1
reset_run single_text_mem_synth_1
close_sim
launch_simulation
source sim.tcl
relaunch_sim
delete_ip_run [get_files -of_objects [get_fileset single_text_mem] E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci]
set_property generate_synth_checkpoint false [get_files  E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci]
generate_target all [get_files  E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci]
export_ip_user_files -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -directory E:/lab4/single_cpu/single_cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/lab4/single_cpu/single_cpu.ip_user_files -ipstatic_source_dir E:/lab4/single_cpu/single_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/modelsim} {questa=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/questa} {riviera=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/riviera} {activehdl=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
delete_ip_run [get_files -of_objects [get_fileset single_data_mem] E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci]
set_property generate_synth_checkpoint false [get_files  E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci]
generate_target all [get_files  E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci]
export_ip_user_files -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci] -directory E:/lab4/single_cpu/single_cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/lab4/single_cpu/single_cpu.ip_user_files -ipstatic_source_dir E:/lab4/single_cpu/single_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/modelsim} {questa=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/questa} {riviera=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/riviera} {activehdl=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
update_compile_order -fileset sources_1
current_wave_config {Untitled 3}
add_wave {{/sim/single1/cpuex/PCin}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/sim/single1/cpuex/regfile1/REG_FILE}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/sim/single1/cpuex/dm/d}} 
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/new/sim.v] -no_script -reset -force -quiet
remove_files  E:/lab4/single_cpu/single_cpu.srcs/sources_1/new/sim.v
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
file mkdir E:/lab4/single_cpu/single_cpu.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/lab4/single_cpu/single_cpu.srcs/sim_1/new/single_sim.v w ]
add_files -fileset sim_1 E:/lab4/single_cpu/single_cpu.srcs/sim_1/new/single_sim.v
update_compile_order -fileset sim_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
update_compile_order -fileset sim_1
launch_simulation
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
launch_simulation
launch_simulation
open_run impl_1
launch_simulation
launch_simulation
relaunch_sim
launch_simulation
source single_sim.tcl
current_wave_config {Untitled 4}
add_wave {{/single_sim/single1/pduex/clk_cpu}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/single_sim/single1/cpuex/PCin}} 
relaunch_sim
relaunch_sim
set_property -dict [list CONFIG.coefficient_file {E:/lab4/test.coe/fib_text.coe}] [get_ips single_text_mem]
generate_target all [get_files  E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci]
export_ip_user_files -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -directory E:/lab4/single_cpu/single_cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/lab4/single_cpu/single_cpu.ip_user_files -ipstatic_source_dir E:/lab4/single_cpu/single_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/modelsim} {questa=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/questa} {riviera=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/riviera} {activehdl=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {E:/lab4/test.coe/fib_data.coe}] [get_ips single_data_mem]
generate_target all [get_files  E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci]
export_ip_user_files -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/single_data_mem.xci] -directory E:/lab4/single_cpu/single_cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/lab4/single_cpu/single_cpu.ip_user_files -ipstatic_source_dir E:/lab4/single_cpu/single_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/modelsim} {questa=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/questa} {riviera=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/riviera} {activehdl=E:/lab4/single_cpu/single_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_wave_config {Untitled 4}
add_wave {{/single_sim/single1/cpuex/regfile1/REG_FILE}} 
relaunch_sim
