
STM_Licenta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b080  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  0800b220  0800b220  0000c220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b374  0800b374  0000d074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b374  0800b374  0000c374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b37c  0800b37c  0000d074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b37c  0800b37c  0000c37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b380  0800b380  0000c380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800b384  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002018  20000074  0800b3f8  0000d074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000208c  0800b3f8  0000d08c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f9c5  00000000  00000000  0000d0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fb9  00000000  00000000  0002ca69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  00030a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001341  00000000  00000000  000322d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003d5a  00000000  00000000  00033619  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001baaf  00000000  00000000  00037373  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5956  00000000  00000000  00052e22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00138778  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c4c  00000000  00000000  001387bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  0013f408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b208 	.word	0x0800b208

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	0800b208 	.word	0x0800b208

080001e0 <__aeabi_dmul>:
 80001e0:	b570      	push	{r4, r5, r6, lr}
 80001e2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001e6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001ee:	bf1d      	ittte	ne
 80001f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001f4:	ea94 0f0c 	teqne	r4, ip
 80001f8:	ea95 0f0c 	teqne	r5, ip
 80001fc:	f000 f8de 	bleq	80003bc <__aeabi_dmul+0x1dc>
 8000200:	442c      	add	r4, r5
 8000202:	ea81 0603 	eor.w	r6, r1, r3
 8000206:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800020a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800020e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000212:	bf18      	it	ne
 8000214:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000218:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800021c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000220:	d038      	beq.n	8000294 <__aeabi_dmul+0xb4>
 8000222:	fba0 ce02 	umull	ip, lr, r0, r2
 8000226:	f04f 0500 	mov.w	r5, #0
 800022a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800022e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000232:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000236:	f04f 0600 	mov.w	r6, #0
 800023a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800023e:	f09c 0f00 	teq	ip, #0
 8000242:	bf18      	it	ne
 8000244:	f04e 0e01 	orrne.w	lr, lr, #1
 8000248:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800024c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000250:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000254:	d204      	bcs.n	8000260 <__aeabi_dmul+0x80>
 8000256:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800025a:	416d      	adcs	r5, r5
 800025c:	eb46 0606 	adc.w	r6, r6, r6
 8000260:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000264:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000268:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800026c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000270:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000274:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000278:	bf88      	it	hi
 800027a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800027e:	d81e      	bhi.n	80002be <__aeabi_dmul+0xde>
 8000280:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000284:	bf08      	it	eq
 8000286:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800028a:	f150 0000 	adcs.w	r0, r0, #0
 800028e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000292:	bd70      	pop	{r4, r5, r6, pc}
 8000294:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000298:	ea46 0101 	orr.w	r1, r6, r1
 800029c:	ea40 0002 	orr.w	r0, r0, r2
 80002a0:	ea81 0103 	eor.w	r1, r1, r3
 80002a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a8:	bfc2      	ittt	gt
 80002aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002b2:	bd70      	popgt	{r4, r5, r6, pc}
 80002b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002b8:	f04f 0e00 	mov.w	lr, #0
 80002bc:	3c01      	subs	r4, #1
 80002be:	f300 80ab 	bgt.w	8000418 <__aeabi_dmul+0x238>
 80002c2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002c6:	bfde      	ittt	le
 80002c8:	2000      	movle	r0, #0
 80002ca:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002ce:	bd70      	pople	{r4, r5, r6, pc}
 80002d0:	f1c4 0400 	rsb	r4, r4, #0
 80002d4:	3c20      	subs	r4, #32
 80002d6:	da35      	bge.n	8000344 <__aeabi_dmul+0x164>
 80002d8:	340c      	adds	r4, #12
 80002da:	dc1b      	bgt.n	8000314 <__aeabi_dmul+0x134>
 80002dc:	f104 0414 	add.w	r4, r4, #20
 80002e0:	f1c4 0520 	rsb	r5, r4, #32
 80002e4:	fa00 f305 	lsl.w	r3, r0, r5
 80002e8:	fa20 f004 	lsr.w	r0, r0, r4
 80002ec:	fa01 f205 	lsl.w	r2, r1, r5
 80002f0:	ea40 0002 	orr.w	r0, r0, r2
 80002f4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002f8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000300:	fa21 f604 	lsr.w	r6, r1, r4
 8000304:	eb42 0106 	adc.w	r1, r2, r6
 8000308:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800030c:	bf08      	it	eq
 800030e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000312:	bd70      	pop	{r4, r5, r6, pc}
 8000314:	f1c4 040c 	rsb	r4, r4, #12
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f304 	lsl.w	r3, r0, r4
 8000320:	fa20 f005 	lsr.w	r0, r0, r5
 8000324:	fa01 f204 	lsl.w	r2, r1, r4
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000330:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800033c:	bf08      	it	eq
 800033e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f1c4 0520 	rsb	r5, r4, #32
 8000348:	fa00 f205 	lsl.w	r2, r0, r5
 800034c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000350:	fa20 f304 	lsr.w	r3, r0, r4
 8000354:	fa01 f205 	lsl.w	r2, r1, r5
 8000358:	ea43 0302 	orr.w	r3, r3, r2
 800035c:	fa21 f004 	lsr.w	r0, r1, r4
 8000360:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000364:	fa21 f204 	lsr.w	r2, r1, r4
 8000368:	ea20 0002 	bic.w	r0, r0, r2
 800036c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f094 0f00 	teq	r4, #0
 8000380:	d10f      	bne.n	80003a2 <__aeabi_dmul+0x1c2>
 8000382:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000386:	0040      	lsls	r0, r0, #1
 8000388:	eb41 0101 	adc.w	r1, r1, r1
 800038c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000390:	bf08      	it	eq
 8000392:	3c01      	subeq	r4, #1
 8000394:	d0f7      	beq.n	8000386 <__aeabi_dmul+0x1a6>
 8000396:	ea41 0106 	orr.w	r1, r1, r6
 800039a:	f095 0f00 	teq	r5, #0
 800039e:	bf18      	it	ne
 80003a0:	4770      	bxne	lr
 80003a2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003a6:	0052      	lsls	r2, r2, #1
 80003a8:	eb43 0303 	adc.w	r3, r3, r3
 80003ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003b0:	bf08      	it	eq
 80003b2:	3d01      	subeq	r5, #1
 80003b4:	d0f7      	beq.n	80003a6 <__aeabi_dmul+0x1c6>
 80003b6:	ea43 0306 	orr.w	r3, r3, r6
 80003ba:	4770      	bx	lr
 80003bc:	ea94 0f0c 	teq	r4, ip
 80003c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003c4:	bf18      	it	ne
 80003c6:	ea95 0f0c 	teqne	r5, ip
 80003ca:	d00c      	beq.n	80003e6 <__aeabi_dmul+0x206>
 80003cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d0:	bf18      	it	ne
 80003d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003d6:	d1d1      	bne.n	800037c <__aeabi_dmul+0x19c>
 80003d8:	ea81 0103 	eor.w	r1, r1, r3
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003e0:	f04f 0000 	mov.w	r0, #0
 80003e4:	bd70      	pop	{r4, r5, r6, pc}
 80003e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003ea:	bf06      	itte	eq
 80003ec:	4610      	moveq	r0, r2
 80003ee:	4619      	moveq	r1, r3
 80003f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003f4:	d019      	beq.n	800042a <__aeabi_dmul+0x24a>
 80003f6:	ea94 0f0c 	teq	r4, ip
 80003fa:	d102      	bne.n	8000402 <__aeabi_dmul+0x222>
 80003fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000400:	d113      	bne.n	800042a <__aeabi_dmul+0x24a>
 8000402:	ea95 0f0c 	teq	r5, ip
 8000406:	d105      	bne.n	8000414 <__aeabi_dmul+0x234>
 8000408:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800040c:	bf1c      	itt	ne
 800040e:	4610      	movne	r0, r2
 8000410:	4619      	movne	r1, r3
 8000412:	d10a      	bne.n	800042a <__aeabi_dmul+0x24a>
 8000414:	ea81 0103 	eor.w	r1, r1, r3
 8000418:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800041c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd70      	pop	{r4, r5, r6, pc}
 800042a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800042e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000432:	bd70      	pop	{r4, r5, r6, pc}

08000434 <__aeabi_drsub>:
 8000434:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000438:	e002      	b.n	8000440 <__adddf3>
 800043a:	bf00      	nop

0800043c <__aeabi_dsub>:
 800043c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000440 <__adddf3>:
 8000440:	b530      	push	{r4, r5, lr}
 8000442:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000446:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800044a:	ea94 0f05 	teq	r4, r5
 800044e:	bf08      	it	eq
 8000450:	ea90 0f02 	teqeq	r0, r2
 8000454:	bf1f      	itttt	ne
 8000456:	ea54 0c00 	orrsne.w	ip, r4, r0
 800045a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800045e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000462:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000466:	f000 80e2 	beq.w	800062e <__adddf3+0x1ee>
 800046a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800046e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000472:	bfb8      	it	lt
 8000474:	426d      	neglt	r5, r5
 8000476:	dd0c      	ble.n	8000492 <__adddf3+0x52>
 8000478:	442c      	add	r4, r5
 800047a:	ea80 0202 	eor.w	r2, r0, r2
 800047e:	ea81 0303 	eor.w	r3, r1, r3
 8000482:	ea82 0000 	eor.w	r0, r2, r0
 8000486:	ea83 0101 	eor.w	r1, r3, r1
 800048a:	ea80 0202 	eor.w	r2, r0, r2
 800048e:	ea81 0303 	eor.w	r3, r1, r3
 8000492:	2d36      	cmp	r5, #54	@ 0x36
 8000494:	bf88      	it	hi
 8000496:	bd30      	pophi	{r4, r5, pc}
 8000498:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800049c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004a0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a8:	d002      	beq.n	80004b0 <__adddf3+0x70>
 80004aa:	4240      	negs	r0, r0
 80004ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004bc:	d002      	beq.n	80004c4 <__adddf3+0x84>
 80004be:	4252      	negs	r2, r2
 80004c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004c4:	ea94 0f05 	teq	r4, r5
 80004c8:	f000 80a7 	beq.w	800061a <__adddf3+0x1da>
 80004cc:	f1a4 0401 	sub.w	r4, r4, #1
 80004d0:	f1d5 0e20 	rsbs	lr, r5, #32
 80004d4:	db0d      	blt.n	80004f2 <__adddf3+0xb2>
 80004d6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004da:	fa22 f205 	lsr.w	r2, r2, r5
 80004de:	1880      	adds	r0, r0, r2
 80004e0:	f141 0100 	adc.w	r1, r1, #0
 80004e4:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e8:	1880      	adds	r0, r0, r2
 80004ea:	fa43 f305 	asr.w	r3, r3, r5
 80004ee:	4159      	adcs	r1, r3
 80004f0:	e00e      	b.n	8000510 <__adddf3+0xd0>
 80004f2:	f1a5 0520 	sub.w	r5, r5, #32
 80004f6:	f10e 0e20 	add.w	lr, lr, #32
 80004fa:	2a01      	cmp	r2, #1
 80004fc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000500:	bf28      	it	cs
 8000502:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000506:	fa43 f305 	asr.w	r3, r3, r5
 800050a:	18c0      	adds	r0, r0, r3
 800050c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	d507      	bpl.n	8000526 <__adddf3+0xe6>
 8000516:	f04f 0e00 	mov.w	lr, #0
 800051a:	f1dc 0c00 	rsbs	ip, ip, #0
 800051e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000522:	eb6e 0101 	sbc.w	r1, lr, r1
 8000526:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800052a:	d31b      	bcc.n	8000564 <__adddf3+0x124>
 800052c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000530:	d30c      	bcc.n	800054c <__adddf3+0x10c>
 8000532:	0849      	lsrs	r1, r1, #1
 8000534:	ea5f 0030 	movs.w	r0, r0, rrx
 8000538:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800053c:	f104 0401 	add.w	r4, r4, #1
 8000540:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000544:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000548:	f080 809a 	bcs.w	8000680 <__adddf3+0x240>
 800054c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000550:	bf08      	it	eq
 8000552:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000556:	f150 0000 	adcs.w	r0, r0, #0
 800055a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800055e:	ea41 0105 	orr.w	r1, r1, r5
 8000562:	bd30      	pop	{r4, r5, pc}
 8000564:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000568:	4140      	adcs	r0, r0
 800056a:	eb41 0101 	adc.w	r1, r1, r1
 800056e:	3c01      	subs	r4, #1
 8000570:	bf28      	it	cs
 8000572:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000576:	d2e9      	bcs.n	800054c <__adddf3+0x10c>
 8000578:	f091 0f00 	teq	r1, #0
 800057c:	bf04      	itt	eq
 800057e:	4601      	moveq	r1, r0
 8000580:	2000      	moveq	r0, #0
 8000582:	fab1 f381 	clz	r3, r1
 8000586:	bf08      	it	eq
 8000588:	3320      	addeq	r3, #32
 800058a:	f1a3 030b 	sub.w	r3, r3, #11
 800058e:	f1b3 0220 	subs.w	r2, r3, #32
 8000592:	da0c      	bge.n	80005ae <__adddf3+0x16e>
 8000594:	320c      	adds	r2, #12
 8000596:	dd08      	ble.n	80005aa <__adddf3+0x16a>
 8000598:	f102 0c14 	add.w	ip, r2, #20
 800059c:	f1c2 020c 	rsb	r2, r2, #12
 80005a0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005a4:	fa21 f102 	lsr.w	r1, r1, r2
 80005a8:	e00c      	b.n	80005c4 <__adddf3+0x184>
 80005aa:	f102 0214 	add.w	r2, r2, #20
 80005ae:	bfd8      	it	le
 80005b0:	f1c2 0c20 	rsble	ip, r2, #32
 80005b4:	fa01 f102 	lsl.w	r1, r1, r2
 80005b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005bc:	bfdc      	itt	le
 80005be:	ea41 010c 	orrle.w	r1, r1, ip
 80005c2:	4090      	lslle	r0, r2
 80005c4:	1ae4      	subs	r4, r4, r3
 80005c6:	bfa2      	ittt	ge
 80005c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005cc:	4329      	orrge	r1, r5
 80005ce:	bd30      	popge	{r4, r5, pc}
 80005d0:	ea6f 0404 	mvn.w	r4, r4
 80005d4:	3c1f      	subs	r4, #31
 80005d6:	da1c      	bge.n	8000612 <__adddf3+0x1d2>
 80005d8:	340c      	adds	r4, #12
 80005da:	dc0e      	bgt.n	80005fa <__adddf3+0x1ba>
 80005dc:	f104 0414 	add.w	r4, r4, #20
 80005e0:	f1c4 0220 	rsb	r2, r4, #32
 80005e4:	fa20 f004 	lsr.w	r0, r0, r4
 80005e8:	fa01 f302 	lsl.w	r3, r1, r2
 80005ec:	ea40 0003 	orr.w	r0, r0, r3
 80005f0:	fa21 f304 	lsr.w	r3, r1, r4
 80005f4:	ea45 0103 	orr.w	r1, r5, r3
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	f1c4 040c 	rsb	r4, r4, #12
 80005fe:	f1c4 0220 	rsb	r2, r4, #32
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 f304 	lsl.w	r3, r1, r4
 800060a:	ea40 0003 	orr.w	r0, r0, r3
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	fa21 f004 	lsr.w	r0, r1, r4
 8000616:	4629      	mov	r1, r5
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	f094 0f00 	teq	r4, #0
 800061e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000622:	bf06      	itte	eq
 8000624:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000628:	3401      	addeq	r4, #1
 800062a:	3d01      	subne	r5, #1
 800062c:	e74e      	b.n	80004cc <__adddf3+0x8c>
 800062e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000632:	bf18      	it	ne
 8000634:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000638:	d029      	beq.n	800068e <__adddf3+0x24e>
 800063a:	ea94 0f05 	teq	r4, r5
 800063e:	bf08      	it	eq
 8000640:	ea90 0f02 	teqeq	r0, r2
 8000644:	d005      	beq.n	8000652 <__adddf3+0x212>
 8000646:	ea54 0c00 	orrs.w	ip, r4, r0
 800064a:	bf04      	itt	eq
 800064c:	4619      	moveq	r1, r3
 800064e:	4610      	moveq	r0, r2
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	ea91 0f03 	teq	r1, r3
 8000656:	bf1e      	ittt	ne
 8000658:	2100      	movne	r1, #0
 800065a:	2000      	movne	r0, #0
 800065c:	bd30      	popne	{r4, r5, pc}
 800065e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000662:	d105      	bne.n	8000670 <__adddf3+0x230>
 8000664:	0040      	lsls	r0, r0, #1
 8000666:	4149      	adcs	r1, r1
 8000668:	bf28      	it	cs
 800066a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd30      	pop	{r4, r5, pc}
 8000670:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000674:	bf3c      	itt	cc
 8000676:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800067a:	bd30      	popcc	{r4, r5, pc}
 800067c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000680:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000684:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000688:	f04f 0000 	mov.w	r0, #0
 800068c:	bd30      	pop	{r4, r5, pc}
 800068e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000692:	bf1a      	itte	ne
 8000694:	4619      	movne	r1, r3
 8000696:	4610      	movne	r0, r2
 8000698:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800069c:	bf1c      	itt	ne
 800069e:	460b      	movne	r3, r1
 80006a0:	4602      	movne	r2, r0
 80006a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006a6:	bf06      	itte	eq
 80006a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006ac:	ea91 0f03 	teqeq	r1, r3
 80006b0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006b4:	bd30      	pop	{r4, r5, pc}
 80006b6:	bf00      	nop

080006b8 <__aeabi_ui2d>:
 80006b8:	f090 0f00 	teq	r0, #0
 80006bc:	bf04      	itt	eq
 80006be:	2100      	moveq	r1, #0
 80006c0:	4770      	bxeq	lr
 80006c2:	b530      	push	{r4, r5, lr}
 80006c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006cc:	f04f 0500 	mov.w	r5, #0
 80006d0:	f04f 0100 	mov.w	r1, #0
 80006d4:	e750      	b.n	8000578 <__adddf3+0x138>
 80006d6:	bf00      	nop

080006d8 <__aeabi_i2d>:
 80006d8:	f090 0f00 	teq	r0, #0
 80006dc:	bf04      	itt	eq
 80006de:	2100      	moveq	r1, #0
 80006e0:	4770      	bxeq	lr
 80006e2:	b530      	push	{r4, r5, lr}
 80006e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ec:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006f0:	bf48      	it	mi
 80006f2:	4240      	negmi	r0, r0
 80006f4:	f04f 0100 	mov.w	r1, #0
 80006f8:	e73e      	b.n	8000578 <__adddf3+0x138>
 80006fa:	bf00      	nop

080006fc <__aeabi_f2d>:
 80006fc:	0042      	lsls	r2, r0, #1
 80006fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000702:	ea4f 0131 	mov.w	r1, r1, rrx
 8000706:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800070a:	bf1f      	itttt	ne
 800070c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000710:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000714:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000718:	4770      	bxne	lr
 800071a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800071e:	bf08      	it	eq
 8000720:	4770      	bxeq	lr
 8000722:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000726:	bf04      	itt	eq
 8000728:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800072c:	4770      	bxeq	lr
 800072e:	b530      	push	{r4, r5, lr}
 8000730:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000734:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	e71c      	b.n	8000578 <__adddf3+0x138>
 800073e:	bf00      	nop

08000740 <__aeabi_ul2d>:
 8000740:	ea50 0201 	orrs.w	r2, r0, r1
 8000744:	bf08      	it	eq
 8000746:	4770      	bxeq	lr
 8000748:	b530      	push	{r4, r5, lr}
 800074a:	f04f 0500 	mov.w	r5, #0
 800074e:	e00a      	b.n	8000766 <__aeabi_l2d+0x16>

08000750 <__aeabi_l2d>:
 8000750:	ea50 0201 	orrs.w	r2, r0, r1
 8000754:	bf08      	it	eq
 8000756:	4770      	bxeq	lr
 8000758:	b530      	push	{r4, r5, lr}
 800075a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800075e:	d502      	bpl.n	8000766 <__aeabi_l2d+0x16>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800076a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800076e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000772:	f43f aed8 	beq.w	8000526 <__adddf3+0xe6>
 8000776:	f04f 0203 	mov.w	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000786:	bf18      	it	ne
 8000788:	3203      	addne	r2, #3
 800078a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800078e:	f1c2 0320 	rsb	r3, r2, #32
 8000792:	fa00 fc03 	lsl.w	ip, r0, r3
 8000796:	fa20 f002 	lsr.w	r0, r0, r2
 800079a:	fa01 fe03 	lsl.w	lr, r1, r3
 800079e:	ea40 000e 	orr.w	r0, r0, lr
 80007a2:	fa21 f102 	lsr.w	r1, r1, r2
 80007a6:	4414      	add	r4, r2
 80007a8:	e6bd      	b.n	8000526 <__adddf3+0xe6>
 80007aa:	bf00      	nop

080007ac <__aeabi_d2f>:
 80007ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007b4:	bf24      	itt	cs
 80007b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007be:	d90d      	bls.n	80007dc <__aeabi_d2f+0x30>
 80007c0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007cc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80007d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007d4:	bf08      	it	eq
 80007d6:	f020 0001 	biceq.w	r0, r0, #1
 80007da:	4770      	bx	lr
 80007dc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80007e0:	d121      	bne.n	8000826 <__aeabi_d2f+0x7a>
 80007e2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80007e6:	bfbc      	itt	lt
 80007e8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80007ec:	4770      	bxlt	lr
 80007ee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007f6:	f1c2 0218 	rsb	r2, r2, #24
 80007fa:	f1c2 0c20 	rsb	ip, r2, #32
 80007fe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000802:	fa20 f002 	lsr.w	r0, r0, r2
 8000806:	bf18      	it	ne
 8000808:	f040 0001 	orrne.w	r0, r0, #1
 800080c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000810:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000814:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000818:	ea40 000c 	orr.w	r0, r0, ip
 800081c:	fa23 f302 	lsr.w	r3, r3, r2
 8000820:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000824:	e7cc      	b.n	80007c0 <__aeabi_d2f+0x14>
 8000826:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800082a:	d107      	bne.n	800083c <__aeabi_d2f+0x90>
 800082c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000830:	bf1e      	ittt	ne
 8000832:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000836:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800083a:	4770      	bxne	lr
 800083c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000840:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000844:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop

0800084c <__aeabi_uldivmod>:
 800084c:	b953      	cbnz	r3, 8000864 <__aeabi_uldivmod+0x18>
 800084e:	b94a      	cbnz	r2, 8000864 <__aeabi_uldivmod+0x18>
 8000850:	2900      	cmp	r1, #0
 8000852:	bf08      	it	eq
 8000854:	2800      	cmpeq	r0, #0
 8000856:	bf1c      	itt	ne
 8000858:	f04f 31ff 	movne.w	r1, #4294967295
 800085c:	f04f 30ff 	movne.w	r0, #4294967295
 8000860:	f000 b988 	b.w	8000b74 <__aeabi_idiv0>
 8000864:	f1ad 0c08 	sub.w	ip, sp, #8
 8000868:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800086c:	f000 f806 	bl	800087c <__udivmoddi4>
 8000870:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000874:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000878:	b004      	add	sp, #16
 800087a:	4770      	bx	lr

0800087c <__udivmoddi4>:
 800087c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000880:	9d08      	ldr	r5, [sp, #32]
 8000882:	468e      	mov	lr, r1
 8000884:	4604      	mov	r4, r0
 8000886:	4688      	mov	r8, r1
 8000888:	2b00      	cmp	r3, #0
 800088a:	d14a      	bne.n	8000922 <__udivmoddi4+0xa6>
 800088c:	428a      	cmp	r2, r1
 800088e:	4617      	mov	r7, r2
 8000890:	d962      	bls.n	8000958 <__udivmoddi4+0xdc>
 8000892:	fab2 f682 	clz	r6, r2
 8000896:	b14e      	cbz	r6, 80008ac <__udivmoddi4+0x30>
 8000898:	f1c6 0320 	rsb	r3, r6, #32
 800089c:	fa01 f806 	lsl.w	r8, r1, r6
 80008a0:	fa20 f303 	lsr.w	r3, r0, r3
 80008a4:	40b7      	lsls	r7, r6
 80008a6:	ea43 0808 	orr.w	r8, r3, r8
 80008aa:	40b4      	lsls	r4, r6
 80008ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008b0:	fa1f fc87 	uxth.w	ip, r7
 80008b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008b8:	0c23      	lsrs	r3, r4, #16
 80008ba:	fb0e 8811 	mls	r8, lr, r1, r8
 80008be:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008c2:	fb01 f20c 	mul.w	r2, r1, ip
 80008c6:	429a      	cmp	r2, r3
 80008c8:	d909      	bls.n	80008de <__udivmoddi4+0x62>
 80008ca:	18fb      	adds	r3, r7, r3
 80008cc:	f101 30ff 	add.w	r0, r1, #4294967295
 80008d0:	f080 80ea 	bcs.w	8000aa8 <__udivmoddi4+0x22c>
 80008d4:	429a      	cmp	r2, r3
 80008d6:	f240 80e7 	bls.w	8000aa8 <__udivmoddi4+0x22c>
 80008da:	3902      	subs	r1, #2
 80008dc:	443b      	add	r3, r7
 80008de:	1a9a      	subs	r2, r3, r2
 80008e0:	b2a3      	uxth	r3, r4
 80008e2:	fbb2 f0fe 	udiv	r0, r2, lr
 80008e6:	fb0e 2210 	mls	r2, lr, r0, r2
 80008ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ee:	fb00 fc0c 	mul.w	ip, r0, ip
 80008f2:	459c      	cmp	ip, r3
 80008f4:	d909      	bls.n	800090a <__udivmoddi4+0x8e>
 80008f6:	18fb      	adds	r3, r7, r3
 80008f8:	f100 32ff 	add.w	r2, r0, #4294967295
 80008fc:	f080 80d6 	bcs.w	8000aac <__udivmoddi4+0x230>
 8000900:	459c      	cmp	ip, r3
 8000902:	f240 80d3 	bls.w	8000aac <__udivmoddi4+0x230>
 8000906:	443b      	add	r3, r7
 8000908:	3802      	subs	r0, #2
 800090a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800090e:	eba3 030c 	sub.w	r3, r3, ip
 8000912:	2100      	movs	r1, #0
 8000914:	b11d      	cbz	r5, 800091e <__udivmoddi4+0xa2>
 8000916:	40f3      	lsrs	r3, r6
 8000918:	2200      	movs	r2, #0
 800091a:	e9c5 3200 	strd	r3, r2, [r5]
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	428b      	cmp	r3, r1
 8000924:	d905      	bls.n	8000932 <__udivmoddi4+0xb6>
 8000926:	b10d      	cbz	r5, 800092c <__udivmoddi4+0xb0>
 8000928:	e9c5 0100 	strd	r0, r1, [r5]
 800092c:	2100      	movs	r1, #0
 800092e:	4608      	mov	r0, r1
 8000930:	e7f5      	b.n	800091e <__udivmoddi4+0xa2>
 8000932:	fab3 f183 	clz	r1, r3
 8000936:	2900      	cmp	r1, #0
 8000938:	d146      	bne.n	80009c8 <__udivmoddi4+0x14c>
 800093a:	4573      	cmp	r3, lr
 800093c:	d302      	bcc.n	8000944 <__udivmoddi4+0xc8>
 800093e:	4282      	cmp	r2, r0
 8000940:	f200 8105 	bhi.w	8000b4e <__udivmoddi4+0x2d2>
 8000944:	1a84      	subs	r4, r0, r2
 8000946:	eb6e 0203 	sbc.w	r2, lr, r3
 800094a:	2001      	movs	r0, #1
 800094c:	4690      	mov	r8, r2
 800094e:	2d00      	cmp	r5, #0
 8000950:	d0e5      	beq.n	800091e <__udivmoddi4+0xa2>
 8000952:	e9c5 4800 	strd	r4, r8, [r5]
 8000956:	e7e2      	b.n	800091e <__udivmoddi4+0xa2>
 8000958:	2a00      	cmp	r2, #0
 800095a:	f000 8090 	beq.w	8000a7e <__udivmoddi4+0x202>
 800095e:	fab2 f682 	clz	r6, r2
 8000962:	2e00      	cmp	r6, #0
 8000964:	f040 80a4 	bne.w	8000ab0 <__udivmoddi4+0x234>
 8000968:	1a8a      	subs	r2, r1, r2
 800096a:	0c03      	lsrs	r3, r0, #16
 800096c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000970:	b280      	uxth	r0, r0
 8000972:	b2bc      	uxth	r4, r7
 8000974:	2101      	movs	r1, #1
 8000976:	fbb2 fcfe 	udiv	ip, r2, lr
 800097a:	fb0e 221c 	mls	r2, lr, ip, r2
 800097e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000982:	fb04 f20c 	mul.w	r2, r4, ip
 8000986:	429a      	cmp	r2, r3
 8000988:	d907      	bls.n	800099a <__udivmoddi4+0x11e>
 800098a:	18fb      	adds	r3, r7, r3
 800098c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000990:	d202      	bcs.n	8000998 <__udivmoddi4+0x11c>
 8000992:	429a      	cmp	r2, r3
 8000994:	f200 80e0 	bhi.w	8000b58 <__udivmoddi4+0x2dc>
 8000998:	46c4      	mov	ip, r8
 800099a:	1a9b      	subs	r3, r3, r2
 800099c:	fbb3 f2fe 	udiv	r2, r3, lr
 80009a0:	fb0e 3312 	mls	r3, lr, r2, r3
 80009a4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80009a8:	fb02 f404 	mul.w	r4, r2, r4
 80009ac:	429c      	cmp	r4, r3
 80009ae:	d907      	bls.n	80009c0 <__udivmoddi4+0x144>
 80009b0:	18fb      	adds	r3, r7, r3
 80009b2:	f102 30ff 	add.w	r0, r2, #4294967295
 80009b6:	d202      	bcs.n	80009be <__udivmoddi4+0x142>
 80009b8:	429c      	cmp	r4, r3
 80009ba:	f200 80ca 	bhi.w	8000b52 <__udivmoddi4+0x2d6>
 80009be:	4602      	mov	r2, r0
 80009c0:	1b1b      	subs	r3, r3, r4
 80009c2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009c6:	e7a5      	b.n	8000914 <__udivmoddi4+0x98>
 80009c8:	f1c1 0620 	rsb	r6, r1, #32
 80009cc:	408b      	lsls	r3, r1
 80009ce:	fa22 f706 	lsr.w	r7, r2, r6
 80009d2:	431f      	orrs	r7, r3
 80009d4:	fa0e f401 	lsl.w	r4, lr, r1
 80009d8:	fa20 f306 	lsr.w	r3, r0, r6
 80009dc:	fa2e fe06 	lsr.w	lr, lr, r6
 80009e0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80009e4:	4323      	orrs	r3, r4
 80009e6:	fa00 f801 	lsl.w	r8, r0, r1
 80009ea:	fa1f fc87 	uxth.w	ip, r7
 80009ee:	fbbe f0f9 	udiv	r0, lr, r9
 80009f2:	0c1c      	lsrs	r4, r3, #16
 80009f4:	fb09 ee10 	mls	lr, r9, r0, lr
 80009f8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80009fc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a00:	45a6      	cmp	lr, r4
 8000a02:	fa02 f201 	lsl.w	r2, r2, r1
 8000a06:	d909      	bls.n	8000a1c <__udivmoddi4+0x1a0>
 8000a08:	193c      	adds	r4, r7, r4
 8000a0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a0e:	f080 809c 	bcs.w	8000b4a <__udivmoddi4+0x2ce>
 8000a12:	45a6      	cmp	lr, r4
 8000a14:	f240 8099 	bls.w	8000b4a <__udivmoddi4+0x2ce>
 8000a18:	3802      	subs	r0, #2
 8000a1a:	443c      	add	r4, r7
 8000a1c:	eba4 040e 	sub.w	r4, r4, lr
 8000a20:	fa1f fe83 	uxth.w	lr, r3
 8000a24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a28:	fb09 4413 	mls	r4, r9, r3, r4
 8000a2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a34:	45a4      	cmp	ip, r4
 8000a36:	d908      	bls.n	8000a4a <__udivmoddi4+0x1ce>
 8000a38:	193c      	adds	r4, r7, r4
 8000a3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a3e:	f080 8082 	bcs.w	8000b46 <__udivmoddi4+0x2ca>
 8000a42:	45a4      	cmp	ip, r4
 8000a44:	d97f      	bls.n	8000b46 <__udivmoddi4+0x2ca>
 8000a46:	3b02      	subs	r3, #2
 8000a48:	443c      	add	r4, r7
 8000a4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a4e:	eba4 040c 	sub.w	r4, r4, ip
 8000a52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a56:	4564      	cmp	r4, ip
 8000a58:	4673      	mov	r3, lr
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	d362      	bcc.n	8000b24 <__udivmoddi4+0x2a8>
 8000a5e:	d05f      	beq.n	8000b20 <__udivmoddi4+0x2a4>
 8000a60:	b15d      	cbz	r5, 8000a7a <__udivmoddi4+0x1fe>
 8000a62:	ebb8 0203 	subs.w	r2, r8, r3
 8000a66:	eb64 0409 	sbc.w	r4, r4, r9
 8000a6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000a72:	431e      	orrs	r6, r3
 8000a74:	40cc      	lsrs	r4, r1
 8000a76:	e9c5 6400 	strd	r6, r4, [r5]
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	e74f      	b.n	800091e <__udivmoddi4+0xa2>
 8000a7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a82:	0c01      	lsrs	r1, r0, #16
 8000a84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a88:	b280      	uxth	r0, r0
 8000a8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a8e:	463b      	mov	r3, r7
 8000a90:	4638      	mov	r0, r7
 8000a92:	463c      	mov	r4, r7
 8000a94:	46b8      	mov	r8, r7
 8000a96:	46be      	mov	lr, r7
 8000a98:	2620      	movs	r6, #32
 8000a9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a9e:	eba2 0208 	sub.w	r2, r2, r8
 8000aa2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000aa6:	e766      	b.n	8000976 <__udivmoddi4+0xfa>
 8000aa8:	4601      	mov	r1, r0
 8000aaa:	e718      	b.n	80008de <__udivmoddi4+0x62>
 8000aac:	4610      	mov	r0, r2
 8000aae:	e72c      	b.n	800090a <__udivmoddi4+0x8e>
 8000ab0:	f1c6 0220 	rsb	r2, r6, #32
 8000ab4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ab8:	40b7      	lsls	r7, r6
 8000aba:	40b1      	lsls	r1, r6
 8000abc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ac0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000aca:	b2bc      	uxth	r4, r7
 8000acc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ad0:	0c11      	lsrs	r1, r2, #16
 8000ad2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ad6:	fb08 f904 	mul.w	r9, r8, r4
 8000ada:	40b0      	lsls	r0, r6
 8000adc:	4589      	cmp	r9, r1
 8000ade:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ae2:	b280      	uxth	r0, r0
 8000ae4:	d93e      	bls.n	8000b64 <__udivmoddi4+0x2e8>
 8000ae6:	1879      	adds	r1, r7, r1
 8000ae8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000aec:	d201      	bcs.n	8000af2 <__udivmoddi4+0x276>
 8000aee:	4589      	cmp	r9, r1
 8000af0:	d81f      	bhi.n	8000b32 <__udivmoddi4+0x2b6>
 8000af2:	eba1 0109 	sub.w	r1, r1, r9
 8000af6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000afa:	fb09 f804 	mul.w	r8, r9, r4
 8000afe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b02:	b292      	uxth	r2, r2
 8000b04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b08:	4542      	cmp	r2, r8
 8000b0a:	d229      	bcs.n	8000b60 <__udivmoddi4+0x2e4>
 8000b0c:	18ba      	adds	r2, r7, r2
 8000b0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b12:	d2c4      	bcs.n	8000a9e <__udivmoddi4+0x222>
 8000b14:	4542      	cmp	r2, r8
 8000b16:	d2c2      	bcs.n	8000a9e <__udivmoddi4+0x222>
 8000b18:	f1a9 0102 	sub.w	r1, r9, #2
 8000b1c:	443a      	add	r2, r7
 8000b1e:	e7be      	b.n	8000a9e <__udivmoddi4+0x222>
 8000b20:	45f0      	cmp	r8, lr
 8000b22:	d29d      	bcs.n	8000a60 <__udivmoddi4+0x1e4>
 8000b24:	ebbe 0302 	subs.w	r3, lr, r2
 8000b28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b2c:	3801      	subs	r0, #1
 8000b2e:	46e1      	mov	r9, ip
 8000b30:	e796      	b.n	8000a60 <__udivmoddi4+0x1e4>
 8000b32:	eba7 0909 	sub.w	r9, r7, r9
 8000b36:	4449      	add	r1, r9
 8000b38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b40:	fb09 f804 	mul.w	r8, r9, r4
 8000b44:	e7db      	b.n	8000afe <__udivmoddi4+0x282>
 8000b46:	4673      	mov	r3, lr
 8000b48:	e77f      	b.n	8000a4a <__udivmoddi4+0x1ce>
 8000b4a:	4650      	mov	r0, sl
 8000b4c:	e766      	b.n	8000a1c <__udivmoddi4+0x1a0>
 8000b4e:	4608      	mov	r0, r1
 8000b50:	e6fd      	b.n	800094e <__udivmoddi4+0xd2>
 8000b52:	443b      	add	r3, r7
 8000b54:	3a02      	subs	r2, #2
 8000b56:	e733      	b.n	80009c0 <__udivmoddi4+0x144>
 8000b58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b5c:	443b      	add	r3, r7
 8000b5e:	e71c      	b.n	800099a <__udivmoddi4+0x11e>
 8000b60:	4649      	mov	r1, r9
 8000b62:	e79c      	b.n	8000a9e <__udivmoddi4+0x222>
 8000b64:	eba1 0109 	sub.w	r1, r1, r9
 8000b68:	46c4      	mov	ip, r8
 8000b6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b6e:	fb09 f804 	mul.w	r8, r9, r4
 8000b72:	e7c4      	b.n	8000afe <__udivmoddi4+0x282>

08000b74 <__aeabi_idiv0>:
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b7e:	f001 fba1 	bl	80022c4 <HAL_Init>

  /* USER CODE BEGIN Init */

  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000b82:	4b53      	ldr	r3, [pc, #332]	@ (8000cd0 <main+0x158>)
 8000b84:	68db      	ldr	r3, [r3, #12]
 8000b86:	4a52      	ldr	r2, [pc, #328]	@ (8000cd0 <main+0x158>)
 8000b88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b8c:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 8000b8e:	4b51      	ldr	r3, [pc, #324]	@ (8000cd4 <main+0x15c>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000b94:	4b4f      	ldr	r3, [pc, #316]	@ (8000cd4 <main+0x15c>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a4e      	ldr	r2, [pc, #312]	@ (8000cd4 <main+0x15c>)
 8000b9a:	f043 0301 	orr.w	r3, r3, #1
 8000b9e:	6013      	str	r3, [r2, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba0:	f000 f8c2 	bl	8000d28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ba4:	f000 fb94 	bl	80012d0 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000ba8:	f000 f910 	bl	8000dcc <MX_TIM1_Init>
  MX_UART4_Init();
 8000bac:	f000 fb60 	bl	8001270 <MX_UART4_Init>
  MX_TIM2_Init();
 8000bb0:	f000 f9dc 	bl	8000f6c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000bb4:	f000 fa6c 	bl	8001090 <MX_TIM3_Init>
  MX_TIM15_Init();
 8000bb8:	f000 fab8 	bl	800112c <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000bbc:	4b46      	ldr	r3, [pc, #280]	@ (8000cd8 <main+0x160>)
 8000bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bc0:	4a45      	ldr	r2, [pc, #276]	@ (8000cd8 <main+0x160>)
 8000bc2:	f043 0301 	orr.w	r3, r3, #1
 8000bc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bc8:	4b43      	ldr	r3, [pc, #268]	@ (8000cd8 <main+0x160>)
 8000bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bcc:	f003 0301 	and.w	r3, r3, #1
 8000bd0:	607b      	str	r3, [r7, #4]
 8000bd2:	687b      	ldr	r3, [r7, #4]

  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000bd4:	4b3e      	ldr	r3, [pc, #248]	@ (8000cd0 <main+0x158>)
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	4a3d      	ldr	r2, [pc, #244]	@ (8000cd0 <main+0x158>)
 8000bda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000bde:	60d3      	str	r3, [r2, #12]
  ITM->LAR = 0xC5ACCE55;
 8000be0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000be4:	4a3d      	ldr	r2, [pc, #244]	@ (8000cdc <main+0x164>)
 8000be6:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
  ITM->TCR = ITM_TCR_ITMENA_Msk | ITM_TCR_TSENA_Msk;
 8000bea:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bee:	2203      	movs	r2, #3
 8000bf0:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
  ITM->TER = 1;
 8000bf4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00

  InitializeMotorAtts();
 8000bfe:	f000 fc2d 	bl	800145c <InitializeMotorAtts>
  InitializeServo();
 8000c02:	f000 fc19 	bl	8001438 <InitializeServo>

	__HAL_RCC_TIM2_CLK_ENABLE();
 8000c06:	4b34      	ldr	r3, [pc, #208]	@ (8000cd8 <main+0x160>)
 8000c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c0a:	4a33      	ldr	r2, [pc, #204]	@ (8000cd8 <main+0x160>)
 8000c0c:	f043 0301 	orr.w	r3, r3, #1
 8000c10:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c12:	4b31      	ldr	r3, [pc, #196]	@ (8000cd8 <main+0x160>)
 8000c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c16:	f003 0301 	and.w	r3, r3, #1
 8000c1a:	603b      	str	r3, [r7, #0]
 8000c1c:	683b      	ldr	r3, [r7, #0]
	HAL_TIM_Base_Start(&htim2);
 8000c1e:	4830      	ldr	r0, [pc, #192]	@ (8000ce0 <main+0x168>)
 8000c20:	f003 f96c 	bl	8003efc <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000c24:	2100      	movs	r1, #0
 8000c26:	482e      	ldr	r0, [pc, #184]	@ (8000ce0 <main+0x168>)
 8000c28:	f003 fbda 	bl	80043e0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8000c2c:	2104      	movs	r1, #4
 8000c2e:	482c      	ldr	r0, [pc, #176]	@ (8000ce0 <main+0x168>)
 8000c30:	f003 fbd6 	bl	80043e0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 8000c34:	2108      	movs	r1, #8
 8000c36:	482a      	ldr	r0, [pc, #168]	@ (8000ce0 <main+0x168>)
 8000c38:	f003 fbd2 	bl	80043e0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 8000c3c:	210c      	movs	r1, #12
 8000c3e:	4828      	ldr	r0, [pc, #160]	@ (8000ce0 <main+0x168>)
 8000c40:	f003 fbce 	bl	80043e0 <HAL_TIM_IC_Start_IT>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000c44:	2100      	movs	r1, #0
 8000c46:	4827      	ldr	r0, [pc, #156]	@ (8000ce4 <main+0x16c>)
 8000c48:	f003 fa76 	bl	8004138 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c4c:	2104      	movs	r1, #4
 8000c4e:	4825      	ldr	r0, [pc, #148]	@ (8000ce4 <main+0x16c>)
 8000c50:	f003 fa72 	bl	8004138 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000c54:	2108      	movs	r1, #8
 8000c56:	4823      	ldr	r0, [pc, #140]	@ (8000ce4 <main+0x16c>)
 8000c58:	f003 fa6e 	bl	8004138 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000c5c:	210c      	movs	r1, #12
 8000c5e:	4821      	ldr	r0, [pc, #132]	@ (8000ce4 <main+0x16c>)
 8000c60:	f003 fa6a 	bl	8004138 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8000c64:	2100      	movs	r1, #0
 8000c66:	4820      	ldr	r0, [pc, #128]	@ (8000ce8 <main+0x170>)
 8000c68:	f003 fa66 	bl	8004138 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000c6c:	f006 fc04 	bl	8007478 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of uartFree */
  uartFreeHandle = osSemaphoreNew(1, 1, &uartFree_attributes);
 8000c70:	4a1e      	ldr	r2, [pc, #120]	@ (8000cec <main+0x174>)
 8000c72:	2101      	movs	r1, #1
 8000c74:	2001      	movs	r0, #1
 8000c76:	f006 fdc9 	bl	800780c <osSemaphoreNew>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8000cf0 <main+0x178>)
 8000c7e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c80:	4a1c      	ldr	r2, [pc, #112]	@ (8000cf4 <main+0x17c>)
 8000c82:	2100      	movs	r1, #0
 8000c84:	481c      	ldr	r0, [pc, #112]	@ (8000cf8 <main+0x180>)
 8000c86:	f006 fc41 	bl	800750c <osThreadNew>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cfc <main+0x184>)
 8000c8e:	6013      	str	r3, [r2, #0]

  /* creation of transmitTask */
  transmitTaskHandle = osThreadNew(TransmitTask, NULL, &transmitTask_attributes);
 8000c90:	4a1b      	ldr	r2, [pc, #108]	@ (8000d00 <main+0x188>)
 8000c92:	2100      	movs	r1, #0
 8000c94:	481b      	ldr	r0, [pc, #108]	@ (8000d04 <main+0x18c>)
 8000c96:	f006 fc39 	bl	800750c <osThreadNew>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	4a1a      	ldr	r2, [pc, #104]	@ (8000d08 <main+0x190>)
 8000c9e:	6013      	str	r3, [r2, #0]

  /* creation of readDistanceTas */
  readDistanceTasHandle = osThreadNew(ReadDistanceTask, NULL, &readDistanceTas_attributes);
 8000ca0:	4a1a      	ldr	r2, [pc, #104]	@ (8000d0c <main+0x194>)
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	481a      	ldr	r0, [pc, #104]	@ (8000d10 <main+0x198>)
 8000ca6:	f006 fc31 	bl	800750c <osThreadNew>
 8000caa:	4603      	mov	r3, r0
 8000cac:	4a19      	ldr	r2, [pc, #100]	@ (8000d14 <main+0x19c>)
 8000cae:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of distanceFlag */
  distanceFlagHandle = osEventFlagsNew(&distanceFlag_attributes);
 8000cb0:	4819      	ldr	r0, [pc, #100]	@ (8000d18 <main+0x1a0>)
 8000cb2:	f006 fcd8 	bl	8007666 <osEventFlagsNew>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	4a18      	ldr	r2, [pc, #96]	@ (8000d1c <main+0x1a4>)
 8000cba:	6013      	str	r3, [r2, #0]

  /* creation of passedSecond */
  passedSecondHandle = osEventFlagsNew(&passedSecond_attributes);
 8000cbc:	4818      	ldr	r0, [pc, #96]	@ (8000d20 <main+0x1a8>)
 8000cbe:	f006 fcd2 	bl	8007666 <osEventFlagsNew>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	4a17      	ldr	r2, [pc, #92]	@ (8000d24 <main+0x1ac>)
 8000cc6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000cc8:	f006 fbfa 	bl	80074c0 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <main+0x154>
 8000cd0:	e000edf0 	.word	0xe000edf0
 8000cd4:	e0001000 	.word	0xe0001000
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	c5acce55 	.word	0xc5acce55
 8000ce0:	2000014c 	.word	0x2000014c
 8000ce4:	20000090 	.word	0x20000090
 8000ce8:	200002c4 	.word	0x200002c4
 8000cec:	0800b2fc 	.word	0x0800b2fc
 8000cf0:	20000444 	.word	0x20000444
 8000cf4:	0800b290 	.word	0x0800b290
 8000cf8:	08001a31 	.word	0x08001a31
 8000cfc:	20000438 	.word	0x20000438
 8000d00:	0800b2b4 	.word	0x0800b2b4
 8000d04:	08001a95 	.word	0x08001a95
 8000d08:	2000043c 	.word	0x2000043c
 8000d0c:	0800b2d8 	.word	0x0800b2d8
 8000d10:	08001c11 	.word	0x08001c11
 8000d14:	20000440 	.word	0x20000440
 8000d18:	0800b30c 	.word	0x0800b30c
 8000d1c:	20000448 	.word	0x20000448
 8000d20:	0800b31c 	.word	0x0800b31c
 8000d24:	2000044c 	.word	0x2000044c

08000d28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b096      	sub	sp, #88	@ 0x58
 8000d2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d2e:	f107 0314 	add.w	r3, r7, #20
 8000d32:	2244      	movs	r2, #68	@ 0x44
 8000d34:	2100      	movs	r1, #0
 8000d36:	4618      	mov	r0, r3
 8000d38:	f00a f976 	bl	800b028 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d3c:	463b      	mov	r3, r7
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]
 8000d44:	609a      	str	r2, [r3, #8]
 8000d46:	60da      	str	r2, [r3, #12]
 8000d48:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d4a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d4e:	f001 fe53 	bl	80029f8 <HAL_PWREx_ControlVoltageScaling>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000d58:	f001 f816 	bl	8001d88 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d64:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000d66:	2340      	movs	r3, #64	@ 0x40
 8000d68:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d72:	2301      	movs	r3, #1
 8000d74:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000d76:	230a      	movs	r3, #10
 8000d78:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000d7a:	2307      	movs	r3, #7
 8000d7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d82:	2302      	movs	r3, #2
 8000d84:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d86:	f107 0314 	add.w	r3, r7, #20
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f001 fe8a 	bl	8002aa4 <HAL_RCC_OscConfig>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000d96:	f000 fff7 	bl	8001d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d9a:	230f      	movs	r3, #15
 8000d9c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000da2:	2300      	movs	r3, #0
 8000da4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000da6:	2300      	movs	r3, #0
 8000da8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000daa:	2300      	movs	r3, #0
 8000dac:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000dae:	463b      	mov	r3, r7
 8000db0:	2104      	movs	r1, #4
 8000db2:	4618      	mov	r0, r3
 8000db4:	f002 fa8a 	bl	80032cc <HAL_RCC_ClockConfig>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000dbe:	f000 ffe3 	bl	8001d88 <Error_Handler>
  }
}
 8000dc2:	bf00      	nop
 8000dc4:	3758      	adds	r7, #88	@ 0x58
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
	...

08000dcc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b09a      	sub	sp, #104	@ 0x68
 8000dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dd2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	605a      	str	r2, [r3, #4]
 8000ddc:	609a      	str	r2, [r3, #8]
 8000dde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000de0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]
 8000dfc:	615a      	str	r2, [r3, #20]
 8000dfe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	222c      	movs	r2, #44	@ 0x2c
 8000e04:	2100      	movs	r1, #0
 8000e06:	4618      	mov	r0, r3
 8000e08:	f00a f90e 	bl	800b028 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e0c:	4b55      	ldr	r3, [pc, #340]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000e0e:	4a56      	ldr	r2, [pc, #344]	@ (8000f68 <MX_TIM1_Init+0x19c>)
 8000e10:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000e12:	4b54      	ldr	r3, [pc, #336]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e18:	4b52      	ldr	r3, [pc, #328]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000e1e:	4b51      	ldr	r3, [pc, #324]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000e20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e24:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e26:	4b4f      	ldr	r3, [pc, #316]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e2c:	4b4d      	ldr	r3, [pc, #308]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e32:	4b4c      	ldr	r3, [pc, #304]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000e34:	2280      	movs	r2, #128	@ 0x80
 8000e36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e38:	484a      	ldr	r0, [pc, #296]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000e3a:	f002 fffb 	bl	8003e34 <HAL_TIM_Base_Init>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000e44:	f000 ffa0 	bl	8001d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e4c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e4e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000e52:	4619      	mov	r1, r3
 8000e54:	4843      	ldr	r0, [pc, #268]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000e56:	f003 fed1 	bl	8004bfc <HAL_TIM_ConfigClockSource>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000e60:	f000 ff92 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e64:	483f      	ldr	r0, [pc, #252]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000e66:	f003 f8f9 	bl	800405c <HAL_TIM_PWM_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000e70:	f000 ff8a 	bl	8001d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e74:	2300      	movs	r3, #0
 8000e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e80:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000e84:	4619      	mov	r1, r3
 8000e86:	4837      	ldr	r0, [pc, #220]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000e88:	f004 fd4c 	bl	8005924 <HAL_TIMEx_MasterConfigSynchronization>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000e92:	f000 ff79 	bl	8001d88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e96:	2360      	movs	r3, #96	@ 0x60
 8000e98:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000eb2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	4619      	mov	r1, r3
 8000eba:	482a      	ldr	r0, [pc, #168]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000ebc:	f003 fd8a 	bl	80049d4 <HAL_TIM_PWM_ConfigChannel>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000ec6:	f000 ff5f 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000eca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ece:	2204      	movs	r2, #4
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4824      	ldr	r0, [pc, #144]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000ed4:	f003 fd7e 	bl	80049d4 <HAL_TIM_PWM_ConfigChannel>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000ede:	f000 ff53 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ee2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ee6:	2208      	movs	r2, #8
 8000ee8:	4619      	mov	r1, r3
 8000eea:	481e      	ldr	r0, [pc, #120]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000eec:	f003 fd72 	bl	80049d4 <HAL_TIM_PWM_ConfigChannel>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8000ef6:	f000 ff47 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000efa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000efe:	220c      	movs	r2, #12
 8000f00:	4619      	mov	r1, r3
 8000f02:	4818      	ldr	r0, [pc, #96]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000f04:	f003 fd66 	bl	80049d4 <HAL_TIM_PWM_ConfigChannel>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8000f0e:	f000 ff3b 	bl	8001d88 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f12:	2300      	movs	r3, #0
 8000f14:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f16:	2300      	movs	r3, #0
 8000f18:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f22:	2300      	movs	r3, #0
 8000f24:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f2a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000f30:	2300      	movs	r3, #0
 8000f32:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000f34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000f38:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	4619      	mov	r1, r3
 8000f46:	4807      	ldr	r0, [pc, #28]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000f48:	f004 fd5a 	bl	8005a00 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 8000f52:	f000 ff19 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000f56:	4803      	ldr	r0, [pc, #12]	@ (8000f64 <MX_TIM1_Init+0x198>)
 8000f58:	f000 fff0 	bl	8001f3c <HAL_TIM_MspPostInit>

}
 8000f5c:	bf00      	nop
 8000f5e:	3768      	adds	r7, #104	@ 0x68
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20000090 	.word	0x20000090
 8000f68:	40012c00 	.word	0x40012c00

08000f6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b08c      	sub	sp, #48	@ 0x30
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f72:	f107 0320 	add.w	r3, r7, #32
 8000f76:	2200      	movs	r2, #0
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	605a      	str	r2, [r3, #4]
 8000f7c:	609a      	str	r2, [r3, #8]
 8000f7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f98:	4b3c      	ldr	r3, [pc, #240]	@ (800108c <MX_TIM2_Init+0x120>)
 8000f9a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8000fa0:	4b3a      	ldr	r3, [pc, #232]	@ (800108c <MX_TIM2_Init+0x120>)
 8000fa2:	224f      	movs	r2, #79	@ 0x4f
 8000fa4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fa6:	4b39      	ldr	r3, [pc, #228]	@ (800108c <MX_TIM2_Init+0x120>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 8000fac:	4b37      	ldr	r3, [pc, #220]	@ (800108c <MX_TIM2_Init+0x120>)
 8000fae:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fb4:	4b35      	ldr	r3, [pc, #212]	@ (800108c <MX_TIM2_Init+0x120>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fba:	4b34      	ldr	r3, [pc, #208]	@ (800108c <MX_TIM2_Init+0x120>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fc0:	4832      	ldr	r0, [pc, #200]	@ (800108c <MX_TIM2_Init+0x120>)
 8000fc2:	f002 ff37 	bl	8003e34 <HAL_TIM_Base_Init>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8000fcc:	f000 fedc 	bl	8001d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fd4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fd6:	f107 0320 	add.w	r3, r7, #32
 8000fda:	4619      	mov	r1, r3
 8000fdc:	482b      	ldr	r0, [pc, #172]	@ (800108c <MX_TIM2_Init+0x120>)
 8000fde:	f003 fe0d 	bl	8004bfc <HAL_TIM_ConfigClockSource>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8000fe8:	f000 fece 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000fec:	4827      	ldr	r0, [pc, #156]	@ (800108c <MX_TIM2_Init+0x120>)
 8000fee:	f003 f989 	bl	8004304 <HAL_TIM_IC_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000ff8:	f000 fec6 	bl	8001d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001000:	2300      	movs	r3, #0
 8001002:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	4619      	mov	r1, r3
 800100a:	4820      	ldr	r0, [pc, #128]	@ (800108c <MX_TIM2_Init+0x120>)
 800100c:	f004 fc8a 	bl	8005924 <HAL_TIMEx_MasterConfigSynchronization>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8001016:	f000 feb7 	bl	8001d88 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800101a:	2300      	movs	r3, #0
 800101c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800101e:	2301      	movs	r3, #1
 8001020:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001022:	2300      	movs	r3, #0
 8001024:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001026:	2300      	movs	r3, #0
 8001028:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800102a:	1d3b      	adds	r3, r7, #4
 800102c:	2200      	movs	r2, #0
 800102e:	4619      	mov	r1, r3
 8001030:	4816      	ldr	r0, [pc, #88]	@ (800108c <MX_TIM2_Init+0x120>)
 8001032:	f003 fc32 	bl	800489a <HAL_TIM_IC_ConfigChannel>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 800103c:	f000 fea4 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	2204      	movs	r2, #4
 8001044:	4619      	mov	r1, r3
 8001046:	4811      	ldr	r0, [pc, #68]	@ (800108c <MX_TIM2_Init+0x120>)
 8001048:	f003 fc27 	bl	800489a <HAL_TIM_IC_ConfigChannel>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 8001052:	f000 fe99 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	2208      	movs	r2, #8
 800105a:	4619      	mov	r1, r3
 800105c:	480b      	ldr	r0, [pc, #44]	@ (800108c <MX_TIM2_Init+0x120>)
 800105e:	f003 fc1c 	bl	800489a <HAL_TIM_IC_ConfigChannel>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_TIM2_Init+0x100>
  {
    Error_Handler();
 8001068:	f000 fe8e 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	220c      	movs	r2, #12
 8001070:	4619      	mov	r1, r3
 8001072:	4806      	ldr	r0, [pc, #24]	@ (800108c <MX_TIM2_Init+0x120>)
 8001074:	f003 fc11 	bl	800489a <HAL_TIM_IC_ConfigChannel>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_TIM2_Init+0x116>
  {
    Error_Handler();
 800107e:	f000 fe83 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001082:	bf00      	nop
 8001084:	3730      	adds	r7, #48	@ 0x30
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	2000014c 	.word	0x2000014c

08001090 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001096:	f107 0310 	add.w	r3, r7, #16
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010a4:	1d3b      	adds	r3, r7, #4
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001124 <MX_TIM3_Init+0x94>)
 80010b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001128 <MX_TIM3_Init+0x98>)
 80010b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80010b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001124 <MX_TIM3_Init+0x94>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001124 <MX_TIM3_Init+0x94>)
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80010c0:	4b18      	ldr	r3, [pc, #96]	@ (8001124 <MX_TIM3_Init+0x94>)
 80010c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010c8:	4b16      	ldr	r3, [pc, #88]	@ (8001124 <MX_TIM3_Init+0x94>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ce:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <MX_TIM3_Init+0x94>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80010d4:	4813      	ldr	r0, [pc, #76]	@ (8001124 <MX_TIM3_Init+0x94>)
 80010d6:	f002 fead 	bl	8003e34 <HAL_TIM_Base_Init>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80010e0:	f000 fe52 	bl	8001d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80010ea:	f107 0310 	add.w	r3, r7, #16
 80010ee:	4619      	mov	r1, r3
 80010f0:	480c      	ldr	r0, [pc, #48]	@ (8001124 <MX_TIM3_Init+0x94>)
 80010f2:	f003 fd83 	bl	8004bfc <HAL_TIM_ConfigClockSource>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80010fc:	f000 fe44 	bl	8001d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001100:	2300      	movs	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001108:	1d3b      	adds	r3, r7, #4
 800110a:	4619      	mov	r1, r3
 800110c:	4805      	ldr	r0, [pc, #20]	@ (8001124 <MX_TIM3_Init+0x94>)
 800110e:	f004 fc09 	bl	8005924 <HAL_TIMEx_MasterConfigSynchronization>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001118:	f000 fe36 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800111c:	bf00      	nop
 800111e:	3720      	adds	r7, #32
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000208 	.word	0x20000208
 8001128:	40000400 	.word	0x40000400

0800112c <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b09a      	sub	sp, #104	@ 0x68
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001132:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001140:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800114c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
 800115c:	615a      	str	r2, [r3, #20]
 800115e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001160:	1d3b      	adds	r3, r7, #4
 8001162:	222c      	movs	r2, #44	@ 0x2c
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f009 ff5e 	bl	800b028 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800116c:	4b3e      	ldr	r3, [pc, #248]	@ (8001268 <MX_TIM15_Init+0x13c>)
 800116e:	4a3f      	ldr	r2, [pc, #252]	@ (800126c <MX_TIM15_Init+0x140>)
 8001170:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 79;
 8001172:	4b3d      	ldr	r3, [pc, #244]	@ (8001268 <MX_TIM15_Init+0x13c>)
 8001174:	224f      	movs	r2, #79	@ 0x4f
 8001176:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001178:	4b3b      	ldr	r3, [pc, #236]	@ (8001268 <MX_TIM15_Init+0x13c>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 20000;
 800117e:	4b3a      	ldr	r3, [pc, #232]	@ (8001268 <MX_TIM15_Init+0x13c>)
 8001180:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001184:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001186:	4b38      	ldr	r3, [pc, #224]	@ (8001268 <MX_TIM15_Init+0x13c>)
 8001188:	2200      	movs	r2, #0
 800118a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800118c:	4b36      	ldr	r3, [pc, #216]	@ (8001268 <MX_TIM15_Init+0x13c>)
 800118e:	2200      	movs	r2, #0
 8001190:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001192:	4b35      	ldr	r3, [pc, #212]	@ (8001268 <MX_TIM15_Init+0x13c>)
 8001194:	2200      	movs	r2, #0
 8001196:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001198:	4833      	ldr	r0, [pc, #204]	@ (8001268 <MX_TIM15_Init+0x13c>)
 800119a:	f002 fe4b 	bl	8003e34 <HAL_TIM_Base_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 80011a4:	f000 fdf0 	bl	8001d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011ac:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80011ae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80011b2:	4619      	mov	r1, r3
 80011b4:	482c      	ldr	r0, [pc, #176]	@ (8001268 <MX_TIM15_Init+0x13c>)
 80011b6:	f003 fd21 	bl	8004bfc <HAL_TIM_ConfigClockSource>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 80011c0:	f000 fde2 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80011c4:	4828      	ldr	r0, [pc, #160]	@ (8001268 <MX_TIM15_Init+0x13c>)
 80011c6:	f002 ff49 	bl	800405c <HAL_TIM_PWM_Init>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 80011d0:	f000 fdda 	bl	8001d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011d4:	2300      	movs	r3, #0
 80011d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80011dc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80011e0:	4619      	mov	r1, r3
 80011e2:	4821      	ldr	r0, [pc, #132]	@ (8001268 <MX_TIM15_Init+0x13c>)
 80011e4:	f004 fb9e 	bl	8005924 <HAL_TIMEx_MasterConfigSynchronization>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 80011ee:	f000 fdcb 	bl	8001d88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011f2:	2360      	movs	r3, #96	@ 0x60
 80011f4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011fa:	2300      	movs	r3, #0
 80011fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011fe:	2300      	movs	r3, #0
 8001200:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001202:	2300      	movs	r3, #0
 8001204:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001206:	2300      	movs	r3, #0
 8001208:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800120a:	2300      	movs	r3, #0
 800120c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800120e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001212:	2200      	movs	r2, #0
 8001214:	4619      	mov	r1, r3
 8001216:	4814      	ldr	r0, [pc, #80]	@ (8001268 <MX_TIM15_Init+0x13c>)
 8001218:	f003 fbdc 	bl	80049d4 <HAL_TIM_PWM_ConfigChannel>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 8001222:	f000 fdb1 	bl	8001d88 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800122a:	2300      	movs	r3, #0
 800122c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001236:	2300      	movs	r3, #0
 8001238:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800123a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800123e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001240:	2300      	movs	r3, #0
 8001242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	4619      	mov	r1, r3
 8001248:	4807      	ldr	r0, [pc, #28]	@ (8001268 <MX_TIM15_Init+0x13c>)
 800124a:	f004 fbd9 	bl	8005a00 <HAL_TIMEx_ConfigBreakDeadTime>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_TIM15_Init+0x12c>
  {
    Error_Handler();
 8001254:	f000 fd98 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001258:	4803      	ldr	r0, [pc, #12]	@ (8001268 <MX_TIM15_Init+0x13c>)
 800125a:	f000 fe6f 	bl	8001f3c <HAL_TIM_MspPostInit>

}
 800125e:	bf00      	nop
 8001260:	3768      	adds	r7, #104	@ 0x68
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	200002c4 	.word	0x200002c4
 800126c:	40014000 	.word	0x40014000

08001270 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001274:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <MX_UART4_Init+0x58>)
 8001276:	4a15      	ldr	r2, [pc, #84]	@ (80012cc <MX_UART4_Init+0x5c>)
 8001278:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800127a:	4b13      	ldr	r3, [pc, #76]	@ (80012c8 <MX_UART4_Init+0x58>)
 800127c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001280:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001282:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <MX_UART4_Init+0x58>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001288:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <MX_UART4_Init+0x58>)
 800128a:	2200      	movs	r2, #0
 800128c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800128e:	4b0e      	ldr	r3, [pc, #56]	@ (80012c8 <MX_UART4_Init+0x58>)
 8001290:	2200      	movs	r2, #0
 8001292:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001294:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <MX_UART4_Init+0x58>)
 8001296:	220c      	movs	r2, #12
 8001298:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800129a:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <MX_UART4_Init+0x58>)
 800129c:	2200      	movs	r2, #0
 800129e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80012a0:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <MX_UART4_Init+0x58>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012a6:	4b08      	ldr	r3, [pc, #32]	@ (80012c8 <MX_UART4_Init+0x58>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012ac:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <MX_UART4_Init+0x58>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80012b2:	4805      	ldr	r0, [pc, #20]	@ (80012c8 <MX_UART4_Init+0x58>)
 80012b4:	f004 fc44 	bl	8005b40 <HAL_UART_Init>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80012be:	f000 fd63 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20000380 	.word	0x20000380
 80012cc:	40004c00 	.word	0x40004c00

080012d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08a      	sub	sp, #40	@ 0x28
 80012d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
 80012e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012e6:	4b51      	ldr	r3, [pc, #324]	@ (800142c <MX_GPIO_Init+0x15c>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ea:	4a50      	ldr	r2, [pc, #320]	@ (800142c <MX_GPIO_Init+0x15c>)
 80012ec:	f043 0304 	orr.w	r3, r3, #4
 80012f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012f2:	4b4e      	ldr	r3, [pc, #312]	@ (800142c <MX_GPIO_Init+0x15c>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	f003 0304 	and.w	r3, r3, #4
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012fe:	4b4b      	ldr	r3, [pc, #300]	@ (800142c <MX_GPIO_Init+0x15c>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	4a4a      	ldr	r2, [pc, #296]	@ (800142c <MX_GPIO_Init+0x15c>)
 8001304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001308:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800130a:	4b48      	ldr	r3, [pc, #288]	@ (800142c <MX_GPIO_Init+0x15c>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001316:	4b45      	ldr	r3, [pc, #276]	@ (800142c <MX_GPIO_Init+0x15c>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131a:	4a44      	ldr	r2, [pc, #272]	@ (800142c <MX_GPIO_Init+0x15c>)
 800131c:	f043 0301 	orr.w	r3, r3, #1
 8001320:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001322:	4b42      	ldr	r3, [pc, #264]	@ (800142c <MX_GPIO_Init+0x15c>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	60bb      	str	r3, [r7, #8]
 800132c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800132e:	4b3f      	ldr	r3, [pc, #252]	@ (800142c <MX_GPIO_Init+0x15c>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	4a3e      	ldr	r2, [pc, #248]	@ (800142c <MX_GPIO_Init+0x15c>)
 8001334:	f043 0302 	orr.w	r3, r3, #2
 8001338:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800133a:	4b3c      	ldr	r3, [pc, #240]	@ (800142c <MX_GPIO_Init+0x15c>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M3_IN1_Pin|M3_IN2_Pin|M4_IN3_Pin|M4_IN4_Pin
 8001346:	2200      	movs	r2, #0
 8001348:	f240 31cf 	movw	r1, #975	@ 0x3cf
 800134c:	4838      	ldr	r0, [pc, #224]	@ (8001430 <MX_GPIO_Init+0x160>)
 800134e:	f001 faef 	bl	8002930 <HAL_GPIO_WritePin>
                          |M2_IN4_Pin|M2_IN3_Pin|M1_IN2_Pin|M1_IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	21b0      	movs	r1, #176	@ 0xb0
 8001356:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800135a:	f001 fae9 	bl	8002930 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|HC_Trig_Pin, GPIO_PIN_RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	f44f 5108 	mov.w	r1, #8704	@ 0x2200
 8001364:	4833      	ldr	r0, [pc, #204]	@ (8001434 <MX_GPIO_Init+0x164>)
 8001366:	f001 fae3 	bl	8002930 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800136a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800136e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001370:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001374:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4619      	mov	r1, r3
 8001380:	482b      	ldr	r0, [pc, #172]	@ (8001430 <MX_GPIO_Init+0x160>)
 8001382:	f001 f943 	bl	800260c <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN1_Pin M3_IN2_Pin M4_IN3_Pin M4_IN4_Pin
                           M2_IN4_Pin M2_IN3_Pin M1_IN2_Pin M1_IN1_Pin */
  GPIO_InitStruct.Pin = M3_IN1_Pin|M3_IN2_Pin|M4_IN3_Pin|M4_IN4_Pin
 8001386:	f240 33cf 	movw	r3, #975	@ 0x3cf
 800138a:	617b      	str	r3, [r7, #20]
                          |M2_IN4_Pin|M2_IN3_Pin|M1_IN2_Pin|M1_IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138c:	2301      	movs	r3, #1
 800138e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001398:	f107 0314 	add.w	r3, r7, #20
 800139c:	4619      	mov	r1, r3
 800139e:	4824      	ldr	r0, [pc, #144]	@ (8001430 <MX_GPIO_Init+0x160>)
 80013a0:	f001 f934 	bl	800260c <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 80013a4:	23b0      	movs	r3, #176	@ 0xb0
 80013a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a8:	2301      	movs	r3, #1
 80013aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b0:	2300      	movs	r3, #0
 80013b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	4619      	mov	r1, r3
 80013ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013be:	f001 f925 	bl	800260c <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 80013c2:	2340      	movs	r3, #64	@ 0x40
 80013c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013ca:	2301      	movs	r3, #1
 80013cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80013ce:	f107 0314 	add.w	r3, r7, #20
 80013d2:	4619      	mov	r1, r3
 80013d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013d8:	f001 f918 	bl	800260c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin HC_Trig_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|HC_Trig_Pin;
 80013dc:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 80013e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e2:	2301      	movs	r3, #1
 80013e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ea:	2300      	movs	r3, #0
 80013ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ee:	f107 0314 	add.w	r3, r7, #20
 80013f2:	4619      	mov	r1, r3
 80013f4:	480f      	ldr	r0, [pc, #60]	@ (8001434 <MX_GPIO_Init+0x164>)
 80013f6:	f001 f909 	bl	800260c <HAL_GPIO_Init>

  /*Configure GPIO pin : HC_Echo_Pin */
  GPIO_InitStruct.Pin = HC_Echo_Pin;
 80013fa:	2310      	movs	r3, #16
 80013fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013fe:	2300      	movs	r3, #0
 8001400:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001402:	2300      	movs	r3, #0
 8001404:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HC_Echo_GPIO_Port, &GPIO_InitStruct);
 8001406:	f107 0314 	add.w	r3, r7, #20
 800140a:	4619      	mov	r1, r3
 800140c:	4809      	ldr	r0, [pc, #36]	@ (8001434 <MX_GPIO_Init+0x164>)
 800140e:	f001 f8fd 	bl	800260c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8001412:	2200      	movs	r2, #0
 8001414:	2106      	movs	r1, #6
 8001416:	2028      	movs	r0, #40	@ 0x28
 8001418:	f001 f84c 	bl	80024b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800141c:	2028      	movs	r0, #40	@ 0x28
 800141e:	f001 f865 	bl	80024ec <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001422:	bf00      	nop
 8001424:	3728      	adds	r7, #40	@ 0x28
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40021000 	.word	0x40021000
 8001430:	48000800 	.word	0x48000800
 8001434:	48000400 	.word	0x48000400

08001438 <InitializeServo>:
} MOTOR;

MOTOR M1, M2, M3, M4;

void InitializeServo()
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
	servo.SERVO_PIN = SERVO_PWM_Pin;
 800143c:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <InitializeServo+0x1c>)
 800143e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001442:	801a      	strh	r2, [r3, #0]
	servo.SERVO_PIN_PORT = SERVO_PWM_GPIO_Port;
 8001444:	4b03      	ldr	r3, [pc, #12]	@ (8001454 <InitializeServo+0x1c>)
 8001446:	4a04      	ldr	r2, [pc, #16]	@ (8001458 <InitializeServo+0x20>)
 8001448:	605a      	str	r2, [r3, #4]
}
 800144a:	bf00      	nop
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	20000454 	.word	0x20000454
 8001458:	48000400 	.word	0x48000400

0800145c <InitializeMotorAtts>:

void InitializeMotorAtts()
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
	M1.MOTOR_PIN1 = M1_IN1_Pin;
 8001460:	4b39      	ldr	r3, [pc, #228]	@ (8001548 <InitializeMotorAtts+0xec>)
 8001462:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001466:	801a      	strh	r2, [r3, #0]
	M1.MOTOR_PIN2 = M1_IN2_Pin;
 8001468:	4b37      	ldr	r3, [pc, #220]	@ (8001548 <InitializeMotorAtts+0xec>)
 800146a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800146e:	805a      	strh	r2, [r3, #2]
	M1.MOTOR_PIN_PORT = M1_IN1_GPIO_Port;
 8001470:	4b35      	ldr	r3, [pc, #212]	@ (8001548 <InitializeMotorAtts+0xec>)
 8001472:	4a36      	ldr	r2, [pc, #216]	@ (800154c <InitializeMotorAtts+0xf0>)
 8001474:	605a      	str	r2, [r3, #4]
	M1.MOTOR_PIN_ENC = M1_ENC_Pin;
 8001476:	4b34      	ldr	r3, [pc, #208]	@ (8001548 <InitializeMotorAtts+0xec>)
 8001478:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800147c:	811a      	strh	r2, [r3, #8]
	M1.MOTOR_PIN_ENC_PORT = M1_ENC_GPIO_Port;
 800147e:	4b32      	ldr	r3, [pc, #200]	@ (8001548 <InitializeMotorAtts+0xec>)
 8001480:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001484:	60da      	str	r2, [r3, #12]
	M1.MOTOR_PIN_PWM = M1_PWM_GEN_Pin;
 8001486:	4b30      	ldr	r3, [pc, #192]	@ (8001548 <InitializeMotorAtts+0xec>)
 8001488:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800148c:	821a      	strh	r2, [r3, #16]
	M1.MOTOR_PIN_PWM_PORT = M1_PWM_GEN_GPIO_Port;
 800148e:	4b2e      	ldr	r3, [pc, #184]	@ (8001548 <InitializeMotorAtts+0xec>)
 8001490:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001494:	615a      	str	r2, [r3, #20]
	M1.MOTOR_ROTATIONS = 0;
 8001496:	4b2c      	ldr	r3, [pc, #176]	@ (8001548 <InitializeMotorAtts+0xec>)
 8001498:	2200      	movs	r2, #0
 800149a:	831a      	strh	r2, [r3, #24]

	M2.MOTOR_PIN1 = M2_IN3_Pin;
 800149c:	4b2c      	ldr	r3, [pc, #176]	@ (8001550 <InitializeMotorAtts+0xf4>)
 800149e:	2280      	movs	r2, #128	@ 0x80
 80014a0:	801a      	strh	r2, [r3, #0]
	M2.MOTOR_PIN2 = M2_IN4_Pin;
 80014a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001550 <InitializeMotorAtts+0xf4>)
 80014a4:	2240      	movs	r2, #64	@ 0x40
 80014a6:	805a      	strh	r2, [r3, #2]
	M2.MOTOR_PIN_PORT = M2_IN3_GPIO_Port;
 80014a8:	4b29      	ldr	r3, [pc, #164]	@ (8001550 <InitializeMotorAtts+0xf4>)
 80014aa:	4a28      	ldr	r2, [pc, #160]	@ (800154c <InitializeMotorAtts+0xf0>)
 80014ac:	605a      	str	r2, [r3, #4]
	M2.MOTOR_PIN_ENC = M2_ENC_Pin;
 80014ae:	4b28      	ldr	r3, [pc, #160]	@ (8001550 <InitializeMotorAtts+0xf4>)
 80014b0:	2208      	movs	r2, #8
 80014b2:	811a      	strh	r2, [r3, #8]
	M2.MOTOR_PIN_ENC_PORT = M2_ENC_GPIO_Port;
 80014b4:	4b26      	ldr	r3, [pc, #152]	@ (8001550 <InitializeMotorAtts+0xf4>)
 80014b6:	4a27      	ldr	r2, [pc, #156]	@ (8001554 <InitializeMotorAtts+0xf8>)
 80014b8:	60da      	str	r2, [r3, #12]
	M2.MOTOR_PIN_PWM = M2_PWM_GEN_Pin;
 80014ba:	4b25      	ldr	r3, [pc, #148]	@ (8001550 <InitializeMotorAtts+0xf4>)
 80014bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014c0:	821a      	strh	r2, [r3, #16]
	M2.MOTOR_PIN_PWM_PORT = M2_PWM_GEN_GPIO_Port;
 80014c2:	4b23      	ldr	r3, [pc, #140]	@ (8001550 <InitializeMotorAtts+0xf4>)
 80014c4:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80014c8:	615a      	str	r2, [r3, #20]
	M2.MOTOR_ROTATIONS = 0;
 80014ca:	4b21      	ldr	r3, [pc, #132]	@ (8001550 <InitializeMotorAtts+0xf4>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	831a      	strh	r2, [r3, #24]

	M3.MOTOR_PIN1 = M3_IN1_Pin;
 80014d0:	4b21      	ldr	r3, [pc, #132]	@ (8001558 <InitializeMotorAtts+0xfc>)
 80014d2:	2201      	movs	r2, #1
 80014d4:	801a      	strh	r2, [r3, #0]
	M3.MOTOR_PIN2 = M3_IN2_Pin;
 80014d6:	4b20      	ldr	r3, [pc, #128]	@ (8001558 <InitializeMotorAtts+0xfc>)
 80014d8:	2202      	movs	r2, #2
 80014da:	805a      	strh	r2, [r3, #2]
	M3.MOTOR_PIN_PORT = M3_IN1_GPIO_Port;
 80014dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001558 <InitializeMotorAtts+0xfc>)
 80014de:	4a1b      	ldr	r2, [pc, #108]	@ (800154c <InitializeMotorAtts+0xf0>)
 80014e0:	605a      	str	r2, [r3, #4]
	M3.MOTOR_PIN_ENC = M3_ENC_Pin;
 80014e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001558 <InitializeMotorAtts+0xfc>)
 80014e4:	2204      	movs	r2, #4
 80014e6:	811a      	strh	r2, [r3, #8]
	M3.MOTOR_PIN_ENC_PORT = M3_ENC_GPIO_Port;
 80014e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001558 <InitializeMotorAtts+0xfc>)
 80014ea:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80014ee:	60da      	str	r2, [r3, #12]
	M3.MOTOR_PIN_PWM = M3_PWM_GEN_Pin;
 80014f0:	4b19      	ldr	r3, [pc, #100]	@ (8001558 <InitializeMotorAtts+0xfc>)
 80014f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014f6:	821a      	strh	r2, [r3, #16]
	M3.MOTOR_PIN_PWM_PORT = M3_PWM_GEN_GPIO_Port;
 80014f8:	4b17      	ldr	r3, [pc, #92]	@ (8001558 <InitializeMotorAtts+0xfc>)
 80014fa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80014fe:	615a      	str	r2, [r3, #20]
	M3.MOTOR_ROTATIONS = 0;
 8001500:	4b15      	ldr	r3, [pc, #84]	@ (8001558 <InitializeMotorAtts+0xfc>)
 8001502:	2200      	movs	r2, #0
 8001504:	831a      	strh	r2, [r3, #24]

	M4.MOTOR_PIN1 = M4_IN3_Pin;
 8001506:	4b15      	ldr	r3, [pc, #84]	@ (800155c <InitializeMotorAtts+0x100>)
 8001508:	2204      	movs	r2, #4
 800150a:	801a      	strh	r2, [r3, #0]
	M4.MOTOR_PIN2 = M4_IN4_Pin;
 800150c:	4b13      	ldr	r3, [pc, #76]	@ (800155c <InitializeMotorAtts+0x100>)
 800150e:	2208      	movs	r2, #8
 8001510:	805a      	strh	r2, [r3, #2]
	M4.MOTOR_PIN_PORT = M4_IN3_GPIO_Port;
 8001512:	4b12      	ldr	r3, [pc, #72]	@ (800155c <InitializeMotorAtts+0x100>)
 8001514:	4a0d      	ldr	r2, [pc, #52]	@ (800154c <InitializeMotorAtts+0xf0>)
 8001516:	605a      	str	r2, [r3, #4]
	M4.MOTOR_PIN_ENC = M4_ENC_Pin;
 8001518:	4b10      	ldr	r3, [pc, #64]	@ (800155c <InitializeMotorAtts+0x100>)
 800151a:	2208      	movs	r2, #8
 800151c:	811a      	strh	r2, [r3, #8]
	M4.MOTOR_PIN_ENC_PORT = M4_ENC_GPIO_Port;
 800151e:	4b0f      	ldr	r3, [pc, #60]	@ (800155c <InitializeMotorAtts+0x100>)
 8001520:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001524:	60da      	str	r2, [r3, #12]
	M4.MOTOR_PIN_PWM = M4_PWM_GEN_Pin;
 8001526:	4b0d      	ldr	r3, [pc, #52]	@ (800155c <InitializeMotorAtts+0x100>)
 8001528:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800152c:	821a      	strh	r2, [r3, #16]
	M4.MOTOR_PIN_PWM_PORT = M4_PWM_GEN_GPIO_Port;
 800152e:	4b0b      	ldr	r3, [pc, #44]	@ (800155c <InitializeMotorAtts+0x100>)
 8001530:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001534:	615a      	str	r2, [r3, #20]
	M4.MOTOR_ROTATIONS = 0;
 8001536:	4b09      	ldr	r3, [pc, #36]	@ (800155c <InitializeMotorAtts+0x100>)
 8001538:	2200      	movs	r2, #0
 800153a:	831a      	strh	r2, [r3, #24]
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	20000464 	.word	0x20000464
 800154c:	48000800 	.word	0x48000800
 8001550:	20000480 	.word	0x20000480
 8001554:	48000400 	.word	0x48000400
 8001558:	2000049c 	.word	0x2000049c
 800155c:	200004b8 	.word	0x200004b8

08001560 <HAL_TIM_IC_CaptureCallback>:
uint32_t last_tick_ch4 = 0;

#define DEBOUNCE_TIME 1000

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001570:	d16d      	bne.n	800164e <HAL_TIM_IC_CaptureCallback+0xee>
	{
		uint32_t current_time = __HAL_TIM_GET_COUNTER(&htim2);
 8001572:	4b3a      	ldr	r3, [pc, #232]	@ (800165c <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001578:	60fb      	str	r3, [r7, #12]
		switch(htim->Channel)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	7f1b      	ldrb	r3, [r3, #28]
 800157e:	3b01      	subs	r3, #1
 8001580:	2b07      	cmp	r3, #7
 8001582:	d85b      	bhi.n	800163c <HAL_TIM_IC_CaptureCallback+0xdc>
 8001584:	a201      	add	r2, pc, #4	@ (adr r2, 800158c <HAL_TIM_IC_CaptureCallback+0x2c>)
 8001586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158a:	bf00      	nop
 800158c:	080015ad 	.word	0x080015ad
 8001590:	080015d1 	.word	0x080015d1
 8001594:	0800163d 	.word	0x0800163d
 8001598:	080015f5 	.word	0x080015f5
 800159c:	0800163d 	.word	0x0800163d
 80015a0:	0800163d 	.word	0x0800163d
 80015a4:	0800163d 	.word	0x0800163d
 80015a8:	08001619 	.word	0x08001619
		{
		case HAL_TIM_ACTIVE_CHANNEL_1:
			if(current_time - last_tick_ch1 >= DEBOUNCE_TIME){
 80015ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001660 <HAL_TIM_IC_CaptureCallback+0x100>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	68fa      	ldr	r2, [r7, #12]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80015b8:	d342      	bcc.n	8001640 <HAL_TIM_IC_CaptureCallback+0xe0>
				M1.MOTOR_ROTATIONS++;
 80015ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001664 <HAL_TIM_IC_CaptureCallback+0x104>)
 80015bc:	8b1b      	ldrh	r3, [r3, #24]
 80015be:	b29b      	uxth	r3, r3
 80015c0:	3301      	adds	r3, #1
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	4b27      	ldr	r3, [pc, #156]	@ (8001664 <HAL_TIM_IC_CaptureCallback+0x104>)
 80015c6:	831a      	strh	r2, [r3, #24]
				last_tick_ch1 = current_time;
 80015c8:	4a25      	ldr	r2, [pc, #148]	@ (8001660 <HAL_TIM_IC_CaptureCallback+0x100>)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6013      	str	r3, [r2, #0]
			}
			break;
 80015ce:	e037      	b.n	8001640 <HAL_TIM_IC_CaptureCallback+0xe0>
		case HAL_TIM_ACTIVE_CHANNEL_2:
			if(current_time - last_tick_ch2 >= DEBOUNCE_TIME){
 80015d0:	4b25      	ldr	r3, [pc, #148]	@ (8001668 <HAL_TIM_IC_CaptureCallback+0x108>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	68fa      	ldr	r2, [r7, #12]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80015dc:	d332      	bcc.n	8001644 <HAL_TIM_IC_CaptureCallback+0xe4>
				M2.MOTOR_ROTATIONS++;
 80015de:	4b23      	ldr	r3, [pc, #140]	@ (800166c <HAL_TIM_IC_CaptureCallback+0x10c>)
 80015e0:	8b1b      	ldrh	r3, [r3, #24]
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	3301      	adds	r3, #1
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	4b20      	ldr	r3, [pc, #128]	@ (800166c <HAL_TIM_IC_CaptureCallback+0x10c>)
 80015ea:	831a      	strh	r2, [r3, #24]
				last_tick_ch2 = current_time;
 80015ec:	4a1e      	ldr	r2, [pc, #120]	@ (8001668 <HAL_TIM_IC_CaptureCallback+0x108>)
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6013      	str	r3, [r2, #0]
			}
			break;
 80015f2:	e027      	b.n	8001644 <HAL_TIM_IC_CaptureCallback+0xe4>
		case HAL_TIM_ACTIVE_CHANNEL_3:
			if(current_time - last_tick_ch3 >= DEBOUNCE_TIME){
 80015f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001670 <HAL_TIM_IC_CaptureCallback+0x110>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	68fa      	ldr	r2, [r7, #12]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001600:	d322      	bcc.n	8001648 <HAL_TIM_IC_CaptureCallback+0xe8>
				M3.MOTOR_ROTATIONS++;
 8001602:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <HAL_TIM_IC_CaptureCallback+0x114>)
 8001604:	8b1b      	ldrh	r3, [r3, #24]
 8001606:	b29b      	uxth	r3, r3
 8001608:	3301      	adds	r3, #1
 800160a:	b29a      	uxth	r2, r3
 800160c:	4b19      	ldr	r3, [pc, #100]	@ (8001674 <HAL_TIM_IC_CaptureCallback+0x114>)
 800160e:	831a      	strh	r2, [r3, #24]
				last_tick_ch3 = current_time;
 8001610:	4a17      	ldr	r2, [pc, #92]	@ (8001670 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	6013      	str	r3, [r2, #0]
			}
			break;
 8001616:	e017      	b.n	8001648 <HAL_TIM_IC_CaptureCallback+0xe8>
		case HAL_TIM_ACTIVE_CHANNEL_4:
			if(current_time - last_tick_ch4 >= DEBOUNCE_TIME){
 8001618:	4b17      	ldr	r3, [pc, #92]	@ (8001678 <HAL_TIM_IC_CaptureCallback+0x118>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	68fa      	ldr	r2, [r7, #12]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001624:	d312      	bcc.n	800164c <HAL_TIM_IC_CaptureCallback+0xec>
				M4.MOTOR_ROTATIONS++;
 8001626:	4b15      	ldr	r3, [pc, #84]	@ (800167c <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001628:	8b1b      	ldrh	r3, [r3, #24]
 800162a:	b29b      	uxth	r3, r3
 800162c:	3301      	adds	r3, #1
 800162e:	b29a      	uxth	r2, r3
 8001630:	4b12      	ldr	r3, [pc, #72]	@ (800167c <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001632:	831a      	strh	r2, [r3, #24]
				last_tick_ch4 = current_time;
 8001634:	4a10      	ldr	r2, [pc, #64]	@ (8001678 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	6013      	str	r3, [r2, #0]
			}
			break;
 800163a:	e007      	b.n	800164c <HAL_TIM_IC_CaptureCallback+0xec>
		default: break;
 800163c:	bf00      	nop
 800163e:	e006      	b.n	800164e <HAL_TIM_IC_CaptureCallback+0xee>
			break;
 8001640:	bf00      	nop
 8001642:	e004      	b.n	800164e <HAL_TIM_IC_CaptureCallback+0xee>
			break;
 8001644:	bf00      	nop
 8001646:	e002      	b.n	800164e <HAL_TIM_IC_CaptureCallback+0xee>
			break;
 8001648:	bf00      	nop
 800164a:	e000      	b.n	800164e <HAL_TIM_IC_CaptureCallback+0xee>
			break;
 800164c:	bf00      	nop
		}
	}
}
 800164e:	bf00      	nop
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	2000014c 	.word	0x2000014c
 8001660:	200004d4 	.word	0x200004d4
 8001664:	20000464 	.word	0x20000464
 8001668:	200004d8 	.word	0x200004d8
 800166c:	20000480 	.word	0x20000480
 8001670:	200004dc 	.word	0x200004dc
 8001674:	2000049c 	.word	0x2000049c
 8001678:	200004e0 	.word	0x200004e0
 800167c:	200004b8 	.word	0x200004b8

08001680 <HAL_UART_RxCpltCallback>:

uint8_t received_select[2] = {0, 0};

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  if (huart->Instance == UART4)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a8f      	ldr	r2, [pc, #572]	@ (80018cc <HAL_UART_RxCpltCallback+0x24c>)
 800168e:	4293      	cmp	r3, r2
 8001690:	f040 81ba 	bne.w	8001a08 <HAL_UART_RxCpltCallback+0x388>
  {
	osSemaphoreAcquire(uartFreeHandle, 1);
 8001694:	4b8e      	ldr	r3, [pc, #568]	@ (80018d0 <HAL_UART_RxCpltCallback+0x250>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2101      	movs	r1, #1
 800169a:	4618      	mov	r0, r3
 800169c:	f006 f940 	bl	8007920 <osSemaphoreAcquire>

	if (message == 0xAA)
 80016a0:	4b8c      	ldr	r3, [pc, #560]	@ (80018d4 <HAL_UART_RxCpltCallback+0x254>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	2baa      	cmp	r3, #170	@ 0xaa
 80016a6:	d103      	bne.n	80016b0 <HAL_UART_RxCpltCallback+0x30>
	{
		received_select[0] = 1;
 80016a8:	4b8b      	ldr	r3, [pc, #556]	@ (80018d8 <HAL_UART_RxCpltCallback+0x258>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	701a      	strb	r2, [r3, #0]
 80016ae:	e16e      	b.n	800198e <HAL_UART_RxCpltCallback+0x30e>
	}
	else if(received_select[0])
 80016b0:	4b89      	ldr	r3, [pc, #548]	@ (80018d8 <HAL_UART_RxCpltCallback+0x258>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f000 816a 	beq.w	800198e <HAL_UART_RxCpltCallback+0x30e>
	{
    	HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80016ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016be:	4887      	ldr	r0, [pc, #540]	@ (80018dc <HAL_UART_RxCpltCallback+0x25c>)
 80016c0:	f001 f94e 	bl	8002960 <HAL_GPIO_TogglePin>

    	    M1.MOTOR_ROTATIONS = 0;
 80016c4:	4b86      	ldr	r3, [pc, #536]	@ (80018e0 <HAL_UART_RxCpltCallback+0x260>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	831a      	strh	r2, [r3, #24]
    	    M2.MOTOR_ROTATIONS = 0;
 80016ca:	4b86      	ldr	r3, [pc, #536]	@ (80018e4 <HAL_UART_RxCpltCallback+0x264>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	831a      	strh	r2, [r3, #24]
    	    M3.MOTOR_ROTATIONS = 0;
 80016d0:	4b85      	ldr	r3, [pc, #532]	@ (80018e8 <HAL_UART_RxCpltCallback+0x268>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	831a      	strh	r2, [r3, #24]
    	    M4.MOTOR_ROTATIONS = 0;
 80016d6:	4b85      	ldr	r3, [pc, #532]	@ (80018ec <HAL_UART_RxCpltCallback+0x26c>)
 80016d8:	2200      	movs	r2, #0
 80016da:	831a      	strh	r2, [r3, #24]

    	    uint8_t PWM_DC_VAL = 0 |
    	    		(message & (1 << 1)) |
    				(message & (1 << 2)) |
 80016dc:	4b7d      	ldr	r3, [pc, #500]	@ (80018d4 <HAL_UART_RxCpltCallback+0x254>)
 80016de:	781b      	ldrb	r3, [r3, #0]
    	    uint8_t PWM_DC_VAL = 0 |
 80016e0:	f003 030e 	and.w	r3, r3, #14
 80016e4:	72fb      	strb	r3, [r7, #11]
    				(message & (1 << 3));
    	    PWM_DC_VAL = PWM_DC_VAL >> 1;
 80016e6:	7afb      	ldrb	r3, [r7, #11]
 80016e8:	085b      	lsrs	r3, r3, #1
 80016ea:	72fb      	strb	r3, [r7, #11]
    	    uint16_t pwm_value;
    	    switch(PWM_DC_VAL) {
 80016ec:	7afb      	ldrb	r3, [r7, #11]
 80016ee:	2b04      	cmp	r3, #4
 80016f0:	d81f      	bhi.n	8001732 <HAL_UART_RxCpltCallback+0xb2>
 80016f2:	a201      	add	r2, pc, #4	@ (adr r2, 80016f8 <HAL_UART_RxCpltCallback+0x78>)
 80016f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016f8:	0800170d 	.word	0x0800170d
 80016fc:	08001713 	.word	0x08001713
 8001700:	0800171b 	.word	0x0800171b
 8001704:	08001723 	.word	0x08001723
 8001708:	0800172b 	.word	0x0800172b
    			case 0: pwm_value = 0; break;
 800170c:	2300      	movs	r3, #0
 800170e:	81fb      	strh	r3, [r7, #14]
 8001710:	e010      	b.n	8001734 <HAL_UART_RxCpltCallback+0xb4>
    	    	case 1: pwm_value = (uint16_t) 65535 * 0.4; break;
 8001712:	f246 6366 	movw	r3, #26214	@ 0x6666
 8001716:	81fb      	strh	r3, [r7, #14]
 8001718:	e00c      	b.n	8001734 <HAL_UART_RxCpltCallback+0xb4>
    	    	case 2: pwm_value = (uint16_t) 65535 * 0.6; break;
 800171a:	f649 1399 	movw	r3, #39321	@ 0x9999
 800171e:	81fb      	strh	r3, [r7, #14]
 8001720:	e008      	b.n	8001734 <HAL_UART_RxCpltCallback+0xb4>
    	    	case 3: pwm_value = (uint16_t) 65535 * 0.8; break;
 8001722:	f64c 43cc 	movw	r3, #52428	@ 0xcccc
 8001726:	81fb      	strh	r3, [r7, #14]
 8001728:	e004      	b.n	8001734 <HAL_UART_RxCpltCallback+0xb4>
    	    	case 4: pwm_value = 65535; break;
 800172a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800172e:	81fb      	strh	r3, [r7, #14]
 8001730:	e000      	b.n	8001734 <HAL_UART_RxCpltCallback+0xb4>
    	    	default: break;
 8001732:	bf00      	nop
    	    }

    	    uint8_t MOVE_FORWARD = !(message & (1 << 0));
 8001734:	4b67      	ldr	r3, [pc, #412]	@ (80018d4 <HAL_UART_RxCpltCallback+0x254>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	f003 0301 	and.w	r3, r3, #1
 800173c:	2b00      	cmp	r3, #0
 800173e:	bf0c      	ite	eq
 8001740:	2301      	moveq	r3, #1
 8001742:	2300      	movne	r3, #0
 8001744:	b2db      	uxtb	r3, r3
 8001746:	72bb      	strb	r3, [r7, #10]

    	    if (message & (1 << 4)) {
 8001748:	4b62      	ldr	r3, [pc, #392]	@ (80018d4 <HAL_UART_RxCpltCallback+0x254>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	f003 0310 	and.w	r3, r3, #16
 8001750:	2b00      	cmp	r3, #0
 8001752:	d034      	beq.n	80017be <HAL_UART_RxCpltCallback+0x13e>
    	    	if (MOVE_FORWARD) {
 8001754:	7abb      	ldrb	r3, [r7, #10]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d018      	beq.n	800178c <HAL_UART_RxCpltCallback+0x10c>
    	    		HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_RESET);
 800175a:	4b61      	ldr	r3, [pc, #388]	@ (80018e0 <HAL_UART_RxCpltCallback+0x260>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	4a60      	ldr	r2, [pc, #384]	@ (80018e0 <HAL_UART_RxCpltCallback+0x260>)
 8001760:	8811      	ldrh	r1, [r2, #0]
 8001762:	2200      	movs	r2, #0
 8001764:	4618      	mov	r0, r3
 8001766:	f001 f8e3 	bl	8002930 <HAL_GPIO_WritePin>
    				HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_SET);
 800176a:	4b5d      	ldr	r3, [pc, #372]	@ (80018e0 <HAL_UART_RxCpltCallback+0x260>)
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	4a5c      	ldr	r2, [pc, #368]	@ (80018e0 <HAL_UART_RxCpltCallback+0x260>)
 8001770:	8851      	ldrh	r1, [r2, #2]
 8001772:	2201      	movs	r2, #1
 8001774:	4618      	mov	r0, r3
 8001776:	f001 f8db 	bl	8002930 <HAL_GPIO_WritePin>
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_value);
 800177a:	4b5d      	ldr	r3, [pc, #372]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	89fa      	ldrh	r2, [r7, #14]
 8001780:	635a      	str	r2, [r3, #52]	@ 0x34
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm_value);
 8001782:	4b5b      	ldr	r3, [pc, #364]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	89fa      	ldrh	r2, [r7, #14]
 8001788:	639a      	str	r2, [r3, #56]	@ 0x38
 800178a:	e020      	b.n	80017ce <HAL_UART_RxCpltCallback+0x14e>
    	    	}
    	    	else {
    	    		HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_SET);
 800178c:	4b54      	ldr	r3, [pc, #336]	@ (80018e0 <HAL_UART_RxCpltCallback+0x260>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	4a53      	ldr	r2, [pc, #332]	@ (80018e0 <HAL_UART_RxCpltCallback+0x260>)
 8001792:	8811      	ldrh	r1, [r2, #0]
 8001794:	2201      	movs	r2, #1
 8001796:	4618      	mov	r0, r3
 8001798:	f001 f8ca 	bl	8002930 <HAL_GPIO_WritePin>
    				HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_RESET);
 800179c:	4b50      	ldr	r3, [pc, #320]	@ (80018e0 <HAL_UART_RxCpltCallback+0x260>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	4a4f      	ldr	r2, [pc, #316]	@ (80018e0 <HAL_UART_RxCpltCallback+0x260>)
 80017a2:	8851      	ldrh	r1, [r2, #2]
 80017a4:	2200      	movs	r2, #0
 80017a6:	4618      	mov	r0, r3
 80017a8:	f001 f8c2 	bl	8002930 <HAL_GPIO_WritePin>
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_value);
 80017ac:	4b50      	ldr	r3, [pc, #320]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	89fa      	ldrh	r2, [r7, #14]
 80017b2:	635a      	str	r2, [r3, #52]	@ 0x34
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm_value);
 80017b4:	4b4e      	ldr	r3, [pc, #312]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	89fa      	ldrh	r2, [r7, #14]
 80017ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80017bc:	e007      	b.n	80017ce <HAL_UART_RxCpltCallback+0x14e>
    	    	}
    	    }
    	    else {
    			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80017be:	4b4c      	ldr	r3, [pc, #304]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2200      	movs	r2, #0
 80017c4:	635a      	str	r2, [r3, #52]	@ 0x34
    			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80017c6:	4b4a      	ldr	r3, [pc, #296]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2200      	movs	r2, #0
 80017cc:	639a      	str	r2, [r3, #56]	@ 0x38
    	    }

    	    if (message & (1 << 5)) {
 80017ce:	4b41      	ldr	r3, [pc, #260]	@ (80018d4 <HAL_UART_RxCpltCallback+0x254>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	f003 0320 	and.w	r3, r3, #32
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d034      	beq.n	8001844 <HAL_UART_RxCpltCallback+0x1c4>
    			if (MOVE_FORWARD) {
 80017da:	7abb      	ldrb	r3, [r7, #10]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d018      	beq.n	8001812 <HAL_UART_RxCpltCallback+0x192>
    				HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_RESET);
 80017e0:	4b40      	ldr	r3, [pc, #256]	@ (80018e4 <HAL_UART_RxCpltCallback+0x264>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	4a3f      	ldr	r2, [pc, #252]	@ (80018e4 <HAL_UART_RxCpltCallback+0x264>)
 80017e6:	8811      	ldrh	r1, [r2, #0]
 80017e8:	2200      	movs	r2, #0
 80017ea:	4618      	mov	r0, r3
 80017ec:	f001 f8a0 	bl	8002930 <HAL_GPIO_WritePin>
    				HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_SET);
 80017f0:	4b3c      	ldr	r3, [pc, #240]	@ (80018e4 <HAL_UART_RxCpltCallback+0x264>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	4a3b      	ldr	r2, [pc, #236]	@ (80018e4 <HAL_UART_RxCpltCallback+0x264>)
 80017f6:	8851      	ldrh	r1, [r2, #2]
 80017f8:	2201      	movs	r2, #1
 80017fa:	4618      	mov	r0, r3
 80017fc:	f001 f898 	bl	8002930 <HAL_GPIO_WritePin>
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_value);
 8001800:	4b3b      	ldr	r3, [pc, #236]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	89fa      	ldrh	r2, [r7, #14]
 8001806:	635a      	str	r2, [r3, #52]	@ 0x34
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm_value);
 8001808:	4b39      	ldr	r3, [pc, #228]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	89fa      	ldrh	r2, [r7, #14]
 800180e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001810:	e020      	b.n	8001854 <HAL_UART_RxCpltCallback+0x1d4>
    			}
    			else {
    				HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_SET);
 8001812:	4b34      	ldr	r3, [pc, #208]	@ (80018e4 <HAL_UART_RxCpltCallback+0x264>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	4a33      	ldr	r2, [pc, #204]	@ (80018e4 <HAL_UART_RxCpltCallback+0x264>)
 8001818:	8811      	ldrh	r1, [r2, #0]
 800181a:	2201      	movs	r2, #1
 800181c:	4618      	mov	r0, r3
 800181e:	f001 f887 	bl	8002930 <HAL_GPIO_WritePin>
    				HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_RESET);
 8001822:	4b30      	ldr	r3, [pc, #192]	@ (80018e4 <HAL_UART_RxCpltCallback+0x264>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	4a2f      	ldr	r2, [pc, #188]	@ (80018e4 <HAL_UART_RxCpltCallback+0x264>)
 8001828:	8851      	ldrh	r1, [r2, #2]
 800182a:	2200      	movs	r2, #0
 800182c:	4618      	mov	r0, r3
 800182e:	f001 f87f 	bl	8002930 <HAL_GPIO_WritePin>
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_value);
 8001832:	4b2f      	ldr	r3, [pc, #188]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	89fa      	ldrh	r2, [r7, #14]
 8001838:	635a      	str	r2, [r3, #52]	@ 0x34
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm_value);
 800183a:	4b2d      	ldr	r3, [pc, #180]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	89fa      	ldrh	r2, [r7, #14]
 8001840:	639a      	str	r2, [r3, #56]	@ 0x38
 8001842:	e007      	b.n	8001854 <HAL_UART_RxCpltCallback+0x1d4>
    			}
    		}
    		else {
    			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001844:	4b2a      	ldr	r3, [pc, #168]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2200      	movs	r2, #0
 800184a:	635a      	str	r2, [r3, #52]	@ 0x34
    			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 800184c:	4b28      	ldr	r3, [pc, #160]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2200      	movs	r2, #0
 8001852:	639a      	str	r2, [r3, #56]	@ 0x38
    		}

    		if (message & (1 << 6)) {
 8001854:	4b1f      	ldr	r3, [pc, #124]	@ (80018d4 <HAL_UART_RxCpltCallback+0x254>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800185c:	2b00      	cmp	r3, #0
 800185e:	d049      	beq.n	80018f4 <HAL_UART_RxCpltCallback+0x274>
    			if (MOVE_FORWARD) {
 8001860:	7abb      	ldrb	r3, [r7, #10]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d018      	beq.n	8001898 <HAL_UART_RxCpltCallback+0x218>
    				HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_RESET);
 8001866:	4b20      	ldr	r3, [pc, #128]	@ (80018e8 <HAL_UART_RxCpltCallback+0x268>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	4a1f      	ldr	r2, [pc, #124]	@ (80018e8 <HAL_UART_RxCpltCallback+0x268>)
 800186c:	8811      	ldrh	r1, [r2, #0]
 800186e:	2200      	movs	r2, #0
 8001870:	4618      	mov	r0, r3
 8001872:	f001 f85d 	bl	8002930 <HAL_GPIO_WritePin>
    				HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_SET);
 8001876:	4b1c      	ldr	r3, [pc, #112]	@ (80018e8 <HAL_UART_RxCpltCallback+0x268>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	4a1b      	ldr	r2, [pc, #108]	@ (80018e8 <HAL_UART_RxCpltCallback+0x268>)
 800187c:	8851      	ldrh	r1, [r2, #2]
 800187e:	2201      	movs	r2, #1
 8001880:	4618      	mov	r0, r3
 8001882:	f001 f855 	bl	8002930 <HAL_GPIO_WritePin>
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_value);
 8001886:	4b1a      	ldr	r3, [pc, #104]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	89fa      	ldrh	r2, [r7, #14]
 800188c:	63da      	str	r2, [r3, #60]	@ 0x3c
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_value);
 800188e:	4b18      	ldr	r3, [pc, #96]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	89fa      	ldrh	r2, [r7, #14]
 8001894:	641a      	str	r2, [r3, #64]	@ 0x40
 8001896:	e035      	b.n	8001904 <HAL_UART_RxCpltCallback+0x284>
    			}
    			else {
    				HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_SET);
 8001898:	4b13      	ldr	r3, [pc, #76]	@ (80018e8 <HAL_UART_RxCpltCallback+0x268>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	4a12      	ldr	r2, [pc, #72]	@ (80018e8 <HAL_UART_RxCpltCallback+0x268>)
 800189e:	8811      	ldrh	r1, [r2, #0]
 80018a0:	2201      	movs	r2, #1
 80018a2:	4618      	mov	r0, r3
 80018a4:	f001 f844 	bl	8002930 <HAL_GPIO_WritePin>
    				HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_RESET);
 80018a8:	4b0f      	ldr	r3, [pc, #60]	@ (80018e8 <HAL_UART_RxCpltCallback+0x268>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	4a0e      	ldr	r2, [pc, #56]	@ (80018e8 <HAL_UART_RxCpltCallback+0x268>)
 80018ae:	8851      	ldrh	r1, [r2, #2]
 80018b0:	2200      	movs	r2, #0
 80018b2:	4618      	mov	r0, r3
 80018b4:	f001 f83c 	bl	8002930 <HAL_GPIO_WritePin>
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_value);
 80018b8:	4b0d      	ldr	r3, [pc, #52]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	89fa      	ldrh	r2, [r7, #14]
 80018be:	63da      	str	r2, [r3, #60]	@ 0x3c
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_value);
 80018c0:	4b0b      	ldr	r3, [pc, #44]	@ (80018f0 <HAL_UART_RxCpltCallback+0x270>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	89fa      	ldrh	r2, [r7, #14]
 80018c6:	641a      	str	r2, [r3, #64]	@ 0x40
 80018c8:	e01c      	b.n	8001904 <HAL_UART_RxCpltCallback+0x284>
 80018ca:	bf00      	nop
 80018cc:	40004c00 	.word	0x40004c00
 80018d0:	20000444 	.word	0x20000444
 80018d4:	20000450 	.word	0x20000450
 80018d8:	200004e4 	.word	0x200004e4
 80018dc:	48000400 	.word	0x48000400
 80018e0:	20000464 	.word	0x20000464
 80018e4:	20000480 	.word	0x20000480
 80018e8:	2000049c 	.word	0x2000049c
 80018ec:	200004b8 	.word	0x200004b8
 80018f0:	20000090 	.word	0x20000090
    			}
    		}
    		else {
    			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80018f4:	4b46      	ldr	r3, [pc, #280]	@ (8001a10 <HAL_UART_RxCpltCallback+0x390>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2200      	movs	r2, #0
 80018fa:	63da      	str	r2, [r3, #60]	@ 0x3c
    			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 80018fc:	4b44      	ldr	r3, [pc, #272]	@ (8001a10 <HAL_UART_RxCpltCallback+0x390>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2200      	movs	r2, #0
 8001902:	641a      	str	r2, [r3, #64]	@ 0x40
    		}

    		if (message & (1 << 7)) {
 8001904:	4b43      	ldr	r3, [pc, #268]	@ (8001a14 <HAL_UART_RxCpltCallback+0x394>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	b25b      	sxtb	r3, r3
 800190a:	2b00      	cmp	r3, #0
 800190c:	da34      	bge.n	8001978 <HAL_UART_RxCpltCallback+0x2f8>
    			if (MOVE_FORWARD) {
 800190e:	7abb      	ldrb	r3, [r7, #10]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d018      	beq.n	8001946 <HAL_UART_RxCpltCallback+0x2c6>
    				HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
 8001914:	4b40      	ldr	r3, [pc, #256]	@ (8001a18 <HAL_UART_RxCpltCallback+0x398>)
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	4a3f      	ldr	r2, [pc, #252]	@ (8001a18 <HAL_UART_RxCpltCallback+0x398>)
 800191a:	8811      	ldrh	r1, [r2, #0]
 800191c:	2200      	movs	r2, #0
 800191e:	4618      	mov	r0, r3
 8001920:	f001 f806 	bl	8002930 <HAL_GPIO_WritePin>
    				HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_SET);
 8001924:	4b3c      	ldr	r3, [pc, #240]	@ (8001a18 <HAL_UART_RxCpltCallback+0x398>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	4a3b      	ldr	r2, [pc, #236]	@ (8001a18 <HAL_UART_RxCpltCallback+0x398>)
 800192a:	8851      	ldrh	r1, [r2, #2]
 800192c:	2201      	movs	r2, #1
 800192e:	4618      	mov	r0, r3
 8001930:	f000 fffe 	bl	8002930 <HAL_GPIO_WritePin>
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_value);
 8001934:	4b36      	ldr	r3, [pc, #216]	@ (8001a10 <HAL_UART_RxCpltCallback+0x390>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	89fa      	ldrh	r2, [r7, #14]
 800193a:	63da      	str	r2, [r3, #60]	@ 0x3c
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_value);
 800193c:	4b34      	ldr	r3, [pc, #208]	@ (8001a10 <HAL_UART_RxCpltCallback+0x390>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	89fa      	ldrh	r2, [r7, #14]
 8001942:	641a      	str	r2, [r3, #64]	@ 0x40
 8001944:	e020      	b.n	8001988 <HAL_UART_RxCpltCallback+0x308>
    			}
    			else {
    				HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_SET);
 8001946:	4b34      	ldr	r3, [pc, #208]	@ (8001a18 <HAL_UART_RxCpltCallback+0x398>)
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	4a33      	ldr	r2, [pc, #204]	@ (8001a18 <HAL_UART_RxCpltCallback+0x398>)
 800194c:	8811      	ldrh	r1, [r2, #0]
 800194e:	2201      	movs	r2, #1
 8001950:	4618      	mov	r0, r3
 8001952:	f000 ffed 	bl	8002930 <HAL_GPIO_WritePin>
    				HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
 8001956:	4b30      	ldr	r3, [pc, #192]	@ (8001a18 <HAL_UART_RxCpltCallback+0x398>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	4a2f      	ldr	r2, [pc, #188]	@ (8001a18 <HAL_UART_RxCpltCallback+0x398>)
 800195c:	8851      	ldrh	r1, [r2, #2]
 800195e:	2200      	movs	r2, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f000 ffe5 	bl	8002930 <HAL_GPIO_WritePin>
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_value);
 8001966:	4b2a      	ldr	r3, [pc, #168]	@ (8001a10 <HAL_UART_RxCpltCallback+0x390>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	89fa      	ldrh	r2, [r7, #14]
 800196c:	63da      	str	r2, [r3, #60]	@ 0x3c
    				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_value);
 800196e:	4b28      	ldr	r3, [pc, #160]	@ (8001a10 <HAL_UART_RxCpltCallback+0x390>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	89fa      	ldrh	r2, [r7, #14]
 8001974:	641a      	str	r2, [r3, #64]	@ 0x40
 8001976:	e007      	b.n	8001988 <HAL_UART_RxCpltCallback+0x308>
    			}
    		}
    		else {
    			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001978:	4b25      	ldr	r3, [pc, #148]	@ (8001a10 <HAL_UART_RxCpltCallback+0x390>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2200      	movs	r2, #0
 800197e:	63da      	str	r2, [r3, #60]	@ 0x3c
    			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8001980:	4b23      	ldr	r3, [pc, #140]	@ (8001a10 <HAL_UART_RxCpltCallback+0x390>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2200      	movs	r2, #0
 8001986:	641a      	str	r2, [r3, #64]	@ 0x40
    		}

    		received_select[0] = 0;
 8001988:	4b24      	ldr	r3, [pc, #144]	@ (8001a1c <HAL_UART_RxCpltCallback+0x39c>)
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
    	}

	if (message == 0xAB)
 800198e:	4b21      	ldr	r3, [pc, #132]	@ (8001a14 <HAL_UART_RxCpltCallback+0x394>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2bab      	cmp	r3, #171	@ 0xab
 8001994:	d103      	bne.n	800199e <HAL_UART_RxCpltCallback+0x31e>
	{
		received_select[1] = 1;
 8001996:	4b21      	ldr	r3, [pc, #132]	@ (8001a1c <HAL_UART_RxCpltCallback+0x39c>)
 8001998:	2201      	movs	r2, #1
 800199a:	705a      	strb	r2, [r3, #1]
 800199c:	e02a      	b.n	80019f4 <HAL_UART_RxCpltCallback+0x374>
	}
	else if(received_select[1])
 800199e:	4b1f      	ldr	r3, [pc, #124]	@ (8001a1c <HAL_UART_RxCpltCallback+0x39c>)
 80019a0:	785b      	ldrb	r3, [r3, #1]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d026      	beq.n	80019f4 <HAL_UART_RxCpltCallback+0x374>
	{
		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80019a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019aa:	481d      	ldr	r0, [pc, #116]	@ (8001a20 <HAL_UART_RxCpltCallback+0x3a0>)
 80019ac:	f000 ffd8 	bl	8002960 <HAL_GPIO_TogglePin>

			uint8_t PWM_DC_VAL = 0 |
					(message & (1 << 0)) |
					(message & (1 << 1)) |
					(message & (1 << 2)) |
 80019b0:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <HAL_UART_RxCpltCallback+0x394>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
			uint8_t PWM_DC_VAL = 0 |
 80019b4:	f003 030f 	and.w	r3, r3, #15
 80019b8:	727b      	strb	r3, [r7, #9]
					(message & (1 << 3));

			uint16_t pwm_value;
			if(PWM_DC_VAL == 0) pwm_value = 1000;
 80019ba:	7a7b      	ldrb	r3, [r7, #9]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d103      	bne.n	80019c8 <HAL_UART_RxCpltCallback+0x348>
 80019c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019c4:	81bb      	strh	r3, [r7, #12]
 80019c6:	e00e      	b.n	80019e6 <HAL_UART_RxCpltCallback+0x366>
			else pwm_value = 1000 + 100 * PWM_DC_VAL;
 80019c8:	7a7b      	ldrb	r3, [r7, #9]
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	461a      	mov	r2, r3
 80019ce:	0092      	lsls	r2, r2, #2
 80019d0:	4413      	add	r3, r2
 80019d2:	461a      	mov	r2, r3
 80019d4:	0091      	lsls	r1, r2, #2
 80019d6:	461a      	mov	r2, r3
 80019d8:	460b      	mov	r3, r1
 80019da:	4413      	add	r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	b29b      	uxth	r3, r3
 80019e0:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80019e4:	81bb      	strh	r3, [r7, #12]
			__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pwm_value);
 80019e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a24 <HAL_UART_RxCpltCallback+0x3a4>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	89ba      	ldrh	r2, [r7, #12]
 80019ec:	635a      	str	r2, [r3, #52]	@ 0x34

    		received_select[1] = 0;
 80019ee:	4b0b      	ldr	r3, [pc, #44]	@ (8001a1c <HAL_UART_RxCpltCallback+0x39c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	705a      	strb	r2, [r3, #1]
    	}

    	HAL_UART_Receive_IT(&huart4, &message, 1);
 80019f4:	2201      	movs	r2, #1
 80019f6:	4907      	ldr	r1, [pc, #28]	@ (8001a14 <HAL_UART_RxCpltCallback+0x394>)
 80019f8:	480b      	ldr	r0, [pc, #44]	@ (8001a28 <HAL_UART_RxCpltCallback+0x3a8>)
 80019fa:	f004 f993 	bl	8005d24 <HAL_UART_Receive_IT>
    	osSemaphoreRelease(uartFreeHandle);
 80019fe:	4b0b      	ldr	r3, [pc, #44]	@ (8001a2c <HAL_UART_RxCpltCallback+0x3ac>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f005 ffde 	bl	80079c4 <osSemaphoreRelease>
  }
}
 8001a08:	bf00      	nop
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	20000090 	.word	0x20000090
 8001a14:	20000450 	.word	0x20000450
 8001a18:	200004b8 	.word	0x200004b8
 8001a1c:	200004e4 	.word	0x200004e4
 8001a20:	48000400 	.word	0x48000400
 8001a24:	200002c4 	.word	0x200002c4
 8001a28:	20000380 	.word	0x20000380
 8001a2c:	20000444 	.word	0x20000444

08001a30 <StartDefaultTask>:

static TickType_t last_time = 0;

/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	HAL_UART_Receive_IT(&huart4, &message, 1);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	4911      	ldr	r1, [pc, #68]	@ (8001a80 <StartDefaultTask+0x50>)
 8001a3c:	4811      	ldr	r0, [pc, #68]	@ (8001a84 <StartDefaultTask+0x54>)
 8001a3e:	f004 f971 	bl	8005d24 <HAL_UART_Receive_IT>

  /* Infinite loop */
	  for(;;)
	  {

		  if(xTaskGetTickCount() - last_time >= 1000)
 8001a42:	f007 fda5 	bl	8009590 <xTaskGetTickCount>
 8001a46:	4602      	mov	r2, r0
 8001a48:	4b0f      	ldr	r3, [pc, #60]	@ (8001a88 <StartDefaultTask+0x58>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001a52:	d310      	bcc.n	8001a76 <StartDefaultTask+0x46>
		  {
			  last_time += 1000;
 8001a54:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <StartDefaultTask+0x58>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001a5c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a88 <StartDefaultTask+0x58>)
 8001a5e:	6013      	str	r3, [r2, #0]
			  osEventFlagsSet(passedSecondHandle, PASSED_SECOND);
 8001a60:	4b0a      	ldr	r3, [pc, #40]	@ (8001a8c <StartDefaultTask+0x5c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2101      	movs	r1, #1
 8001a66:	4618      	mov	r0, r3
 8001a68:	f005 fe3c 	bl	80076e4 <osEventFlagsSet>

			  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001a6c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a70:	4807      	ldr	r0, [pc, #28]	@ (8001a90 <StartDefaultTask+0x60>)
 8001a72:	f000 ff75 	bl	8002960 <HAL_GPIO_TogglePin>
		  }

		  osDelay(1);
 8001a76:	2001      	movs	r0, #1
 8001a78:	f005 fdda 	bl	8007630 <osDelay>
		  if(xTaskGetTickCount() - last_time >= 1000)
 8001a7c:	e7e1      	b.n	8001a42 <StartDefaultTask+0x12>
 8001a7e:	bf00      	nop
 8001a80:	20000450 	.word	0x20000450
 8001a84:	20000380 	.word	0x20000380
 8001a88:	200004e8 	.word	0x200004e8
 8001a8c:	2000044c 	.word	0x2000044c
 8001a90:	48000400 	.word	0x48000400

08001a94 <TransmitTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TransmitTask */
void TransmitTask(void *argument)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b088      	sub	sp, #32
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TransmitTask */
  /* Infinite loop */
	for(;;)
	{
		osSemaphoreAcquire(uartFreeHandle, 10);
 8001a9c:	4b4e      	ldr	r3, [pc, #312]	@ (8001bd8 <TransmitTask+0x144>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	210a      	movs	r1, #10
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f005 ff3c 	bl	8007920 <osSemaphoreAcquire>

		rotationsM1 = M1.MOTOR_ROTATIONS;
 8001aa8:	4b4c      	ldr	r3, [pc, #304]	@ (8001bdc <TransmitTask+0x148>)
 8001aaa:	8b1b      	ldrh	r3, [r3, #24]
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	4b4c      	ldr	r3, [pc, #304]	@ (8001be0 <TransmitTask+0x14c>)
 8001ab0:	801a      	strh	r2, [r3, #0]
		rotationsM2 = M2.MOTOR_ROTATIONS;
 8001ab2:	4b4c      	ldr	r3, [pc, #304]	@ (8001be4 <TransmitTask+0x150>)
 8001ab4:	8b1b      	ldrh	r3, [r3, #24]
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	4b4b      	ldr	r3, [pc, #300]	@ (8001be8 <TransmitTask+0x154>)
 8001aba:	801a      	strh	r2, [r3, #0]
		rotationsM3 = M3.MOTOR_ROTATIONS;
 8001abc:	4b4b      	ldr	r3, [pc, #300]	@ (8001bec <TransmitTask+0x158>)
 8001abe:	8b1b      	ldrh	r3, [r3, #24]
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	4b4b      	ldr	r3, [pc, #300]	@ (8001bf0 <TransmitTask+0x15c>)
 8001ac4:	801a      	strh	r2, [r3, #0]
		rotationsM4 = M4.MOTOR_ROTATIONS;
 8001ac6:	4b4b      	ldr	r3, [pc, #300]	@ (8001bf4 <TransmitTask+0x160>)
 8001ac8:	8b1b      	ldrh	r3, [r3, #24]
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	4b4a      	ldr	r3, [pc, #296]	@ (8001bf8 <TransmitTask+0x164>)
 8001ace:	801a      	strh	r2, [r3, #0]

		uint32_t flagDistance = osEventFlagsGet(distanceFlagHandle);
 8001ad0:	4b4a      	ldr	r3, [pc, #296]	@ (8001bfc <TransmitTask+0x168>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f005 fe78 	bl	80077ca <osEventFlagsGet>
 8001ada:	61f8      	str	r0, [r7, #28]
		uint32_t flagSecond = osEventFlagsGet(passedSecondHandle);
 8001adc:	4b48      	ldr	r3, [pc, #288]	@ (8001c00 <TransmitTask+0x16c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f005 fe72 	bl	80077ca <osEventFlagsGet>
 8001ae6:	61b8      	str	r0, [r7, #24]

		if(flagDistance & DISTANCE_TOO_CLOSE)
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d00e      	beq.n	8001b10 <TransmitTask+0x7c>
		{
			uint8_t tx[1];
			tx[0] = 0xFA;
 8001af2:	23fa      	movs	r3, #250	@ 0xfa
 8001af4:	753b      	strb	r3, [r7, #20]
			HAL_UART_Transmit(&huart4, tx, 1, 10);
 8001af6:	f107 0114 	add.w	r1, r7, #20
 8001afa:	230a      	movs	r3, #10
 8001afc:	2201      	movs	r2, #1
 8001afe:	4841      	ldr	r0, [pc, #260]	@ (8001c04 <TransmitTask+0x170>)
 8001b00:	f004 f87c 	bl	8005bfc <HAL_UART_Transmit>
			HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001b04:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b08:	483f      	ldr	r0, [pc, #252]	@ (8001c08 <TransmitTask+0x174>)
 8001b0a:	f000 ff29 	bl	8002960 <HAL_GPIO_TogglePin>
 8001b0e:	e05a      	b.n	8001bc6 <TransmitTask+0x132>
		}
		else if(flagSecond & PASSED_SECOND){
 8001b10:	69bb      	ldr	r3, [r7, #24]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d055      	beq.n	8001bc6 <TransmitTask+0x132>
			uint8_t tx[12];
			tx[0] = 0xAA;
 8001b1a:	23aa      	movs	r3, #170	@ 0xaa
 8001b1c:	723b      	strb	r3, [r7, #8]
			tx[1] = rotationsM1 & 0xFF;
 8001b1e:	4b30      	ldr	r3, [pc, #192]	@ (8001be0 <TransmitTask+0x14c>)
 8001b20:	881b      	ldrh	r3, [r3, #0]
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	727b      	strb	r3, [r7, #9]
			tx[2] = (rotationsM1 >> 8) & 0xFF;
 8001b28:	4b2d      	ldr	r3, [pc, #180]	@ (8001be0 <TransmitTask+0x14c>)
 8001b2a:	881b      	ldrh	r3, [r3, #0]
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	0a1b      	lsrs	r3, r3, #8
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	72bb      	strb	r3, [r7, #10]
			tx[3] = 0xAB;
 8001b36:	23ab      	movs	r3, #171	@ 0xab
 8001b38:	72fb      	strb	r3, [r7, #11]
			tx[4] = rotationsM2 & 0xFF;
 8001b3a:	4b2b      	ldr	r3, [pc, #172]	@ (8001be8 <TransmitTask+0x154>)
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	733b      	strb	r3, [r7, #12]
			tx[5] = (rotationsM2 >> 8) & 0xFF;
 8001b44:	4b28      	ldr	r3, [pc, #160]	@ (8001be8 <TransmitTask+0x154>)
 8001b46:	881b      	ldrh	r3, [r3, #0]
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	0a1b      	lsrs	r3, r3, #8
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	737b      	strb	r3, [r7, #13]
			tx[6] = 0xAC;
 8001b52:	23ac      	movs	r3, #172	@ 0xac
 8001b54:	73bb      	strb	r3, [r7, #14]
			tx[7] = rotationsM3 & 0xFF;
 8001b56:	4b26      	ldr	r3, [pc, #152]	@ (8001bf0 <TransmitTask+0x15c>)
 8001b58:	881b      	ldrh	r3, [r3, #0]
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	73fb      	strb	r3, [r7, #15]
			tx[8] = (rotationsM3 >> 8) & 0xFF;
 8001b60:	4b23      	ldr	r3, [pc, #140]	@ (8001bf0 <TransmitTask+0x15c>)
 8001b62:	881b      	ldrh	r3, [r3, #0]
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	0a1b      	lsrs	r3, r3, #8
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	743b      	strb	r3, [r7, #16]
			tx[9] = 0xAD;
 8001b6e:	23ad      	movs	r3, #173	@ 0xad
 8001b70:	747b      	strb	r3, [r7, #17]
			tx[10] = rotationsM4 & 0xFF;
 8001b72:	4b21      	ldr	r3, [pc, #132]	@ (8001bf8 <TransmitTask+0x164>)
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	74bb      	strb	r3, [r7, #18]
			tx[11] = (rotationsM4 >> 8) & 0xFF;
 8001b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf8 <TransmitTask+0x164>)
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	0a1b      	lsrs	r3, r3, #8
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	74fb      	strb	r3, [r7, #19]
			HAL_UART_Transmit(&huart4, tx, 12, 10);
 8001b8a:	f107 0108 	add.w	r1, r7, #8
 8001b8e:	230a      	movs	r3, #10
 8001b90:	220c      	movs	r2, #12
 8001b92:	481c      	ldr	r0, [pc, #112]	@ (8001c04 <TransmitTask+0x170>)
 8001b94:	f004 f832 	bl	8005bfc <HAL_UART_Transmit>

			osEventFlagsClear(passedSecondHandle, PASSED_SECOND);
 8001b98:	4b19      	ldr	r3, [pc, #100]	@ (8001c00 <TransmitTask+0x16c>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2101      	movs	r1, #1
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f005 fde2 	bl	8007768 <osEventFlagsClear>
			M1.MOTOR_ROTATIONS = 0;
 8001ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8001bdc <TransmitTask+0x148>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	831a      	strh	r2, [r3, #24]
			M2.MOTOR_ROTATIONS = 0;
 8001baa:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <TransmitTask+0x150>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	831a      	strh	r2, [r3, #24]
			M3.MOTOR_ROTATIONS = 0;
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	@ (8001bec <TransmitTask+0x158>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	831a      	strh	r2, [r3, #24]
			M4.MOTOR_ROTATIONS = 0;
 8001bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf4 <TransmitTask+0x160>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	831a      	strh	r2, [r3, #24]

			HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001bbc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bc0:	4811      	ldr	r0, [pc, #68]	@ (8001c08 <TransmitTask+0x174>)
 8001bc2:	f000 fecd 	bl	8002960 <HAL_GPIO_TogglePin>
		}

		osDelay(100);
 8001bc6:	2064      	movs	r0, #100	@ 0x64
 8001bc8:	f005 fd32 	bl	8007630 <osDelay>
		osSemaphoreRelease(uartFreeHandle);
 8001bcc:	4b02      	ldr	r3, [pc, #8]	@ (8001bd8 <TransmitTask+0x144>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f005 fef7 	bl	80079c4 <osSemaphoreRelease>
	{
 8001bd6:	e761      	b.n	8001a9c <TransmitTask+0x8>
 8001bd8:	20000444 	.word	0x20000444
 8001bdc:	20000464 	.word	0x20000464
 8001be0:	2000045c 	.word	0x2000045c
 8001be4:	20000480 	.word	0x20000480
 8001be8:	2000045e 	.word	0x2000045e
 8001bec:	2000049c 	.word	0x2000049c
 8001bf0:	20000460 	.word	0x20000460
 8001bf4:	200004b8 	.word	0x200004b8
 8001bf8:	20000462 	.word	0x20000462
 8001bfc:	20000448 	.word	0x20000448
 8001c00:	2000044c 	.word	0x2000044c
 8001c04:	20000380 	.word	0x20000380
 8001c08:	48000400 	.word	0x48000400
 8001c0c:	00000000 	.word	0x00000000

08001c10 <ReadDistanceTask>:

HC_SR_04 sensor = {HC_Echo_Pin, HC_Echo_GPIO_Port, HC_Trig_Pin, HC_Trig_GPIO_Port, 0};

/* USER CODE END Header_ReadDistanceTask */
void ReadDistanceTask(void *argument)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ReadDistanceTask */
	uint32_t cnt;
	__HAL_RCC_TIM3_CLK_ENABLE();
 8001c18:	4b4d      	ldr	r3, [pc, #308]	@ (8001d50 <ReadDistanceTask+0x140>)
 8001c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1c:	4a4c      	ldr	r2, [pc, #304]	@ (8001d50 <ReadDistanceTask+0x140>)
 8001c1e:	f043 0302 	orr.w	r3, r3, #2
 8001c22:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c24:	4b4a      	ldr	r3, [pc, #296]	@ (8001d50 <ReadDistanceTask+0x140>)
 8001c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c28:	f003 0302 	and.w	r3, r3, #2
 8001c2c:	60fb      	str	r3, [r7, #12]
 8001c2e:	68fb      	ldr	r3, [r7, #12]
	HAL_TIM_Base_Start(&htim3);
 8001c30:	4848      	ldr	r0, [pc, #288]	@ (8001d54 <ReadDistanceTask+0x144>)
 8001c32:	f002 f963 	bl	8003efc <HAL_TIM_Base_Start>
  /* Infinite loop */
	for(;;)
	{
		HAL_GPIO_WritePin(sensor.Trig_Pin_PORT, sensor.Trig_Pin, GPIO_PIN_RESET);
 8001c36:	4b48      	ldr	r3, [pc, #288]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	4a47      	ldr	r2, [pc, #284]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001c3c:	8911      	ldrh	r1, [r2, #8]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	4618      	mov	r0, r3
 8001c42:	f000 fe75 	bl	8002930 <HAL_GPIO_WritePin>
		osDelay(2);
 8001c46:	2002      	movs	r0, #2
 8001c48:	f005 fcf2 	bl	8007630 <osDelay>
		HAL_GPIO_WritePin(sensor.Trig_Pin_PORT, sensor.Trig_Pin, GPIO_PIN_SET);
 8001c4c:	4b42      	ldr	r3, [pc, #264]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	4a41      	ldr	r2, [pc, #260]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001c52:	8911      	ldrh	r1, [r2, #8]
 8001c54:	2201      	movs	r2, #1
 8001c56:	4618      	mov	r0, r3
 8001c58:	f000 fe6a 	bl	8002930 <HAL_GPIO_WritePin>
		osDelay(10);
 8001c5c:	200a      	movs	r0, #10
 8001c5e:	f005 fce7 	bl	8007630 <osDelay>
		HAL_GPIO_WritePin(sensor.Trig_Pin_PORT, sensor.Trig_Pin, GPIO_PIN_RESET);
 8001c62:	4b3d      	ldr	r3, [pc, #244]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	4a3c      	ldr	r2, [pc, #240]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001c68:	8911      	ldrh	r1, [r2, #8]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f000 fe5f 	bl	8002930 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001c72:	4b38      	ldr	r3, [pc, #224]	@ (8001d54 <ReadDistanceTask+0x144>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2200      	movs	r2, #0
 8001c78:	625a      	str	r2, [r3, #36]	@ 0x24

		uint32_t t0 = __HAL_TIM_GET_COUNTER(&htim3);
 8001c7a:	4b36      	ldr	r3, [pc, #216]	@ (8001d54 <ReadDistanceTask+0x144>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c80:	617b      	str	r3, [r7, #20]
		while(HAL_GPIO_ReadPin(sensor.Echo_Pin_PORT, sensor.Echo_Pin) == GPIO_PIN_RESET)
 8001c82:	e008      	b.n	8001c96 <ReadDistanceTask+0x86>
		{
			if((__HAL_TIM_GET_COUNTER(&htim3) - t0) > 30000)
 8001c84:	4b33      	ldr	r3, [pc, #204]	@ (8001d54 <ReadDistanceTask+0x144>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d852      	bhi.n	8001d3c <ReadDistanceTask+0x12c>
		while(HAL_GPIO_ReadPin(sensor.Echo_Pin_PORT, sensor.Echo_Pin) == GPIO_PIN_RESET)
 8001c96:	4b30      	ldr	r3, [pc, #192]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	4a2f      	ldr	r2, [pc, #188]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001c9c:	8812      	ldrh	r2, [r2, #0]
 8001c9e:	4611      	mov	r1, r2
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f000 fe2d 	bl	8002900 <HAL_GPIO_ReadPin>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d0eb      	beq.n	8001c84 <ReadDistanceTask+0x74>
				goto end;
		}

		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001cac:	4b29      	ldr	r3, [pc, #164]	@ (8001d54 <ReadDistanceTask+0x144>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	625a      	str	r2, [r3, #36]	@ 0x24
		while(HAL_GPIO_ReadPin(sensor.Echo_Pin_PORT, sensor.Echo_Pin) == GPIO_PIN_SET);
 8001cb4:	bf00      	nop
 8001cb6:	4b28      	ldr	r3, [pc, #160]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	4a27      	ldr	r2, [pc, #156]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001cbc:	8812      	ldrh	r2, [r2, #0]
 8001cbe:	4611      	mov	r1, r2
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f000 fe1d 	bl	8002900 <HAL_GPIO_ReadPin>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d0f4      	beq.n	8001cb6 <ReadDistanceTask+0xa6>

		cnt = __HAL_TIM_GET_COUNTER(&htim3);
 8001ccc:	4b21      	ldr	r3, [pc, #132]	@ (8001d54 <ReadDistanceTask+0x144>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd2:	613b      	str	r3, [r7, #16]
		sensor.LAST_DISTANCE_MEASURED = CONVERT_TO_DISTANCE(cnt);
 8001cd4:	6938      	ldr	r0, [r7, #16]
 8001cd6:	f7fe fcef 	bl	80006b8 <__aeabi_ui2d>
 8001cda:	a31b      	add	r3, pc, #108	@ (adr r3, 8001d48 <ReadDistanceTask+0x138>)
 8001cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce0:	f7fe fa7e 	bl	80001e0 <__aeabi_dmul>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	4610      	mov	r0, r2
 8001cea:	4619      	mov	r1, r3
 8001cec:	f7fe fd5e 	bl	80007ac <__aeabi_d2f>
 8001cf0:	ee06 0a90 	vmov	s13, r0
 8001cf4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001cf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cfc:	4b16      	ldr	r3, [pc, #88]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001cfe:	edc3 7a04 	vstr	s15, [r3, #16]

		if(sensor.LAST_DISTANCE_MEASURED < 20)
 8001d02:	4b15      	ldr	r3, [pc, #84]	@ (8001d58 <ReadDistanceTask+0x148>)
 8001d04:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d08:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001d0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d14:	d506      	bpl.n	8001d24 <ReadDistanceTask+0x114>
		{
			osEventFlagsSet(distanceFlagHandle, DISTANCE_TOO_CLOSE);
 8001d16:	4b11      	ldr	r3, [pc, #68]	@ (8001d5c <ReadDistanceTask+0x14c>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2101      	movs	r1, #1
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f005 fce1 	bl	80076e4 <osEventFlagsSet>
 8001d22:	e005      	b.n	8001d30 <ReadDistanceTask+0x120>
		}
		else
		{
			osEventFlagsClear(distanceFlagHandle, DISTANCE_TOO_CLOSE);
 8001d24:	4b0d      	ldr	r3, [pc, #52]	@ (8001d5c <ReadDistanceTask+0x14c>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2101      	movs	r1, #1
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f005 fd1c 	bl	8007768 <osEventFlagsClear>
		}

		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001d30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d34:	480a      	ldr	r0, [pc, #40]	@ (8001d60 <ReadDistanceTask+0x150>)
 8001d36:	f000 fe13 	bl	8002960 <HAL_GPIO_TogglePin>
 8001d3a:	e000      	b.n	8001d3e <ReadDistanceTask+0x12e>
				goto end;
 8001d3c:	bf00      	nop

		end:
			osDelay(60);
 8001d3e:	203c      	movs	r0, #60	@ 0x3c
 8001d40:	f005 fc76 	bl	8007630 <osDelay>
	{
 8001d44:	e777      	b.n	8001c36 <ReadDistanceTask+0x26>
 8001d46:	bf00      	nop
 8001d48:	04816f00 	.word	0x04816f00
 8001d4c:	3fa18fc5 	.word	0x3fa18fc5
 8001d50:	40021000 	.word	0x40021000
 8001d54:	20000208 	.word	0x20000208
 8001d58:	20000000 	.word	0x20000000
 8001d5c:	20000448 	.word	0x20000448
 8001d60:	48000400 	.word	0x48000400

08001d64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a04      	ldr	r2, [pc, #16]	@ (8001d84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d101      	bne.n	8001d7a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001d76:	f000 fac5 	bl	8002304 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40001000 	.word	0x40001000

08001d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d8c:	b672      	cpsid	i
}
 8001d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <Error_Handler+0x8>

08001d94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9a:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001d9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d9e:	4a10      	ldr	r2, [pc, #64]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001da6:	4b0e      	ldr	r3, [pc, #56]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001da8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	607b      	str	r3, [r7, #4]
 8001db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	4b0b      	ldr	r3, [pc, #44]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001db6:	4a0a      	ldr	r2, [pc, #40]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dbe:	4b08      	ldr	r3, [pc, #32]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc6:	603b      	str	r3, [r7, #0]
 8001dc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	210f      	movs	r1, #15
 8001dce:	f06f 0001 	mvn.w	r0, #1
 8001dd2:	f000 fb6f 	bl	80024b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40021000 	.word	0x40021000

08001de4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b08e      	sub	sp, #56	@ 0x38
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a49      	ldr	r2, [pc, #292]	@ (8001f28 <HAL_TIM_Base_MspInit+0x144>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d114      	bne.n	8001e30 <HAL_TIM_Base_MspInit+0x4c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e06:	4b49      	ldr	r3, [pc, #292]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e0a:	4a48      	ldr	r2, [pc, #288]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e0c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e10:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e12:	4b46      	ldr	r3, [pc, #280]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e1a:	623b      	str	r3, [r7, #32]
 8001e1c:	6a3b      	ldr	r3, [r7, #32]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2105      	movs	r1, #5
 8001e22:	201b      	movs	r0, #27
 8001e24:	f000 fb46 	bl	80024b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001e28:	201b      	movs	r0, #27
 8001e2a:	f000 fb5f 	bl	80024ec <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 8001e2e:	e076      	b.n	8001f1e <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM2)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e38:	d14e      	bne.n	8001ed8 <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e3a:	4b3c      	ldr	r3, [pc, #240]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e3e:	4a3b      	ldr	r2, [pc, #236]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e40:	f043 0301 	orr.w	r3, r3, #1
 8001e44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e46:	4b39      	ldr	r3, [pc, #228]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	61fb      	str	r3, [r7, #28]
 8001e50:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e52:	4b36      	ldr	r3, [pc, #216]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e56:	4a35      	ldr	r2, [pc, #212]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e5e:	4b33      	ldr	r3, [pc, #204]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	61bb      	str	r3, [r7, #24]
 8001e68:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6a:	4b30      	ldr	r3, [pc, #192]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e6e:	4a2f      	ldr	r2, [pc, #188]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e70:	f043 0302 	orr.w	r3, r3, #2
 8001e74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e76:	4b2d      	ldr	r3, [pc, #180]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	617b      	str	r3, [r7, #20]
 8001e80:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = M3_ENC_Pin|M4_ENC_Pin|M1_ENC_Pin;
 8001e82:	f248 030c 	movw	r3, #32780	@ 0x800c
 8001e86:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e90:	2300      	movs	r3, #0
 8001e92:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e94:	2301      	movs	r3, #1
 8001e96:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ea2:	f000 fbb3 	bl	800260c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M2_ENC_Pin;
 8001ea6:	2308      	movs	r3, #8
 8001ea8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(M2_ENC_GPIO_Port, &GPIO_InitStruct);
 8001eba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	481b      	ldr	r0, [pc, #108]	@ (8001f30 <HAL_TIM_Base_MspInit+0x14c>)
 8001ec2:	f000 fba3 	bl	800260c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2106      	movs	r1, #6
 8001eca:	201c      	movs	r0, #28
 8001ecc:	f000 faf2 	bl	80024b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ed0:	201c      	movs	r0, #28
 8001ed2:	f000 fb0b 	bl	80024ec <HAL_NVIC_EnableIRQ>
}
 8001ed6:	e022      	b.n	8001f1e <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM3)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a15      	ldr	r2, [pc, #84]	@ (8001f34 <HAL_TIM_Base_MspInit+0x150>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d10c      	bne.n	8001efc <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ee2:	4b12      	ldr	r3, [pc, #72]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee6:	4a11      	ldr	r2, [pc, #68]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001ee8:	f043 0302 	orr.w	r3, r3, #2
 8001eec:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eee:	4b0f      	ldr	r3, [pc, #60]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	693b      	ldr	r3, [r7, #16]
}
 8001efa:	e010      	b.n	8001f1e <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM15)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a0d      	ldr	r2, [pc, #52]	@ (8001f38 <HAL_TIM_Base_MspInit+0x154>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d10b      	bne.n	8001f1e <HAL_TIM_Base_MspInit+0x13a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f0a:	4a08      	ldr	r2, [pc, #32]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001f0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f10:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f12:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <HAL_TIM_Base_MspInit+0x148>)
 8001f14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
}
 8001f1e:	bf00      	nop
 8001f20:	3738      	adds	r7, #56	@ 0x38
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40012c00 	.word	0x40012c00
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	48000400 	.word	0x48000400
 8001f34:	40000400 	.word	0x40000400
 8001f38:	40014000 	.word	0x40014000

08001f3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08a      	sub	sp, #40	@ 0x28
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a23      	ldr	r2, [pc, #140]	@ (8001fe8 <HAL_TIM_MspPostInit+0xac>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d11e      	bne.n	8001f9c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f5e:	4b23      	ldr	r3, [pc, #140]	@ (8001fec <HAL_TIM_MspPostInit+0xb0>)
 8001f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f62:	4a22      	ldr	r2, [pc, #136]	@ (8001fec <HAL_TIM_MspPostInit+0xb0>)
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f6a:	4b20      	ldr	r3, [pc, #128]	@ (8001fec <HAL_TIM_MspPostInit+0xb0>)
 8001f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = M4_PWM_GEN_Pin|M3_PWM_GEN_Pin|M2_PWM_GEN_Pin|M1_PWM_GEN_Pin;
 8001f76:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001f7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f80:	2300      	movs	r3, #0
 8001f82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f84:	2300      	movs	r3, #0
 8001f86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8c:	f107 0314 	add.w	r3, r7, #20
 8001f90:	4619      	mov	r1, r3
 8001f92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f96:	f000 fb39 	bl	800260c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM15_MspPostInit 1 */

    /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8001f9a:	e021      	b.n	8001fe0 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM15)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a13      	ldr	r2, [pc, #76]	@ (8001ff0 <HAL_TIM_MspPostInit+0xb4>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d11c      	bne.n	8001fe0 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fa6:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <HAL_TIM_MspPostInit+0xb0>)
 8001fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001faa:	4a10      	ldr	r2, [pc, #64]	@ (8001fec <HAL_TIM_MspPostInit+0xb0>)
 8001fac:	f043 0302 	orr.w	r3, r3, #2
 8001fb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001fec <HAL_TIM_MspPostInit+0xb0>)
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_PWM_Pin;
 8001fbe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001fc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001fd0:	230e      	movs	r3, #14
 8001fd2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_PWM_GPIO_Port, &GPIO_InitStruct);
 8001fd4:	f107 0314 	add.w	r3, r7, #20
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4806      	ldr	r0, [pc, #24]	@ (8001ff4 <HAL_TIM_MspPostInit+0xb8>)
 8001fdc:	f000 fb16 	bl	800260c <HAL_GPIO_Init>
}
 8001fe0:	bf00      	nop
 8001fe2:	3728      	adds	r7, #40	@ 0x28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40012c00 	.word	0x40012c00
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40014000 	.word	0x40014000
 8001ff4:	48000400 	.word	0x48000400

08001ff8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b0a4      	sub	sp, #144	@ 0x90
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002000:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
 800200e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002010:	f107 0314 	add.w	r3, r7, #20
 8002014:	2268      	movs	r2, #104	@ 0x68
 8002016:	2100      	movs	r1, #0
 8002018:	4618      	mov	r0, r3
 800201a:	f009 f805 	bl	800b028 <memset>
  if(huart->Instance==UART4)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a25      	ldr	r2, [pc, #148]	@ (80020b8 <HAL_UART_MspInit+0xc0>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d142      	bne.n	80020ae <HAL_UART_MspInit+0xb6>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002028:	2308      	movs	r3, #8
 800202a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800202c:	2300      	movs	r3, #0
 800202e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	4618      	mov	r0, r3
 8002036:	f001 fb9f 	bl	8003778 <HAL_RCCEx_PeriphCLKConfig>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002040:	f7ff fea2 	bl	8001d88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002044:	4b1d      	ldr	r3, [pc, #116]	@ (80020bc <HAL_UART_MspInit+0xc4>)
 8002046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002048:	4a1c      	ldr	r2, [pc, #112]	@ (80020bc <HAL_UART_MspInit+0xc4>)
 800204a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800204e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002050:	4b1a      	ldr	r3, [pc, #104]	@ (80020bc <HAL_UART_MspInit+0xc4>)
 8002052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002054:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002058:	613b      	str	r3, [r7, #16]
 800205a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800205c:	4b17      	ldr	r3, [pc, #92]	@ (80020bc <HAL_UART_MspInit+0xc4>)
 800205e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002060:	4a16      	ldr	r2, [pc, #88]	@ (80020bc <HAL_UART_MspInit+0xc4>)
 8002062:	f043 0301 	orr.w	r3, r3, #1
 8002066:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002068:	4b14      	ldr	r3, [pc, #80]	@ (80020bc <HAL_UART_MspInit+0xc4>)
 800206a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002074:	2303      	movs	r3, #3
 8002076:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002078:	2302      	movs	r3, #2
 800207a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207e:	2300      	movs	r3, #0
 8002080:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002084:	2303      	movs	r3, #3
 8002086:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800208a:	2308      	movs	r3, #8
 800208c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002090:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002094:	4619      	mov	r1, r3
 8002096:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800209a:	f000 fab7 	bl	800260c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 8, 0);
 800209e:	2200      	movs	r2, #0
 80020a0:	2108      	movs	r1, #8
 80020a2:	2034      	movs	r0, #52	@ 0x34
 80020a4:	f000 fa06 	bl	80024b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80020a8:	2034      	movs	r0, #52	@ 0x34
 80020aa:	f000 fa1f 	bl	80024ec <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 80020ae:	bf00      	nop
 80020b0:	3790      	adds	r7, #144	@ 0x90
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40004c00 	.word	0x40004c00
 80020bc:	40021000 	.word	0x40021000

080020c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08e      	sub	sp, #56	@ 0x38
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80020c8:	2300      	movs	r3, #0
 80020ca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80020ce:	4b34      	ldr	r3, [pc, #208]	@ (80021a0 <HAL_InitTick+0xe0>)
 80020d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d2:	4a33      	ldr	r2, [pc, #204]	@ (80021a0 <HAL_InitTick+0xe0>)
 80020d4:	f043 0310 	orr.w	r3, r3, #16
 80020d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80020da:	4b31      	ldr	r3, [pc, #196]	@ (80021a0 <HAL_InitTick+0xe0>)
 80020dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020de:	f003 0310 	and.w	r3, r3, #16
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020e6:	f107 0210 	add.w	r2, r7, #16
 80020ea:	f107 0314 	add.w	r3, r7, #20
 80020ee:	4611      	mov	r1, r2
 80020f0:	4618      	mov	r0, r3
 80020f2:	f001 faaf 	bl	8003654 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80020f6:	6a3b      	ldr	r3, [r7, #32]
 80020f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80020fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d103      	bne.n	8002108 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002100:	f001 fa7c 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 8002104:	6378      	str	r0, [r7, #52]	@ 0x34
 8002106:	e004      	b.n	8002112 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002108:	f001 fa78 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 800210c:	4603      	mov	r3, r0
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002114:	4a23      	ldr	r2, [pc, #140]	@ (80021a4 <HAL_InitTick+0xe4>)
 8002116:	fba2 2303 	umull	r2, r3, r2, r3
 800211a:	0c9b      	lsrs	r3, r3, #18
 800211c:	3b01      	subs	r3, #1
 800211e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002120:	4b21      	ldr	r3, [pc, #132]	@ (80021a8 <HAL_InitTick+0xe8>)
 8002122:	4a22      	ldr	r2, [pc, #136]	@ (80021ac <HAL_InitTick+0xec>)
 8002124:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002126:	4b20      	ldr	r3, [pc, #128]	@ (80021a8 <HAL_InitTick+0xe8>)
 8002128:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800212c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800212e:	4a1e      	ldr	r2, [pc, #120]	@ (80021a8 <HAL_InitTick+0xe8>)
 8002130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002132:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002134:	4b1c      	ldr	r3, [pc, #112]	@ (80021a8 <HAL_InitTick+0xe8>)
 8002136:	2200      	movs	r2, #0
 8002138:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800213a:	4b1b      	ldr	r3, [pc, #108]	@ (80021a8 <HAL_InitTick+0xe8>)
 800213c:	2200      	movs	r2, #0
 800213e:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002140:	4b19      	ldr	r3, [pc, #100]	@ (80021a8 <HAL_InitTick+0xe8>)
 8002142:	2200      	movs	r2, #0
 8002144:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002146:	4818      	ldr	r0, [pc, #96]	@ (80021a8 <HAL_InitTick+0xe8>)
 8002148:	f001 fe74 	bl	8003e34 <HAL_TIM_Base_Init>
 800214c:	4603      	mov	r3, r0
 800214e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002152:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002156:	2b00      	cmp	r3, #0
 8002158:	d11b      	bne.n	8002192 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800215a:	4813      	ldr	r0, [pc, #76]	@ (80021a8 <HAL_InitTick+0xe8>)
 800215c:	f001 ff22 	bl	8003fa4 <HAL_TIM_Base_Start_IT>
 8002160:	4603      	mov	r3, r0
 8002162:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002166:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800216a:	2b00      	cmp	r3, #0
 800216c:	d111      	bne.n	8002192 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800216e:	2036      	movs	r0, #54	@ 0x36
 8002170:	f000 f9bc 	bl	80024ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b0f      	cmp	r3, #15
 8002178:	d808      	bhi.n	800218c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800217a:	2200      	movs	r2, #0
 800217c:	6879      	ldr	r1, [r7, #4]
 800217e:	2036      	movs	r0, #54	@ 0x36
 8002180:	f000 f998 	bl	80024b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002184:	4a0a      	ldr	r2, [pc, #40]	@ (80021b0 <HAL_InitTick+0xf0>)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6013      	str	r3, [r2, #0]
 800218a:	e002      	b.n	8002192 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002192:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002196:	4618      	mov	r0, r3
 8002198:	3738      	adds	r7, #56	@ 0x38
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000
 80021a4:	431bde83 	.word	0x431bde83
 80021a8:	200004ec 	.word	0x200004ec
 80021ac:	40001000 	.word	0x40001000
 80021b0:	20000018 	.word	0x20000018

080021b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021b8:	bf00      	nop
 80021ba:	e7fd      	b.n	80021b8 <NMI_Handler+0x4>

080021bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021c0:	bf00      	nop
 80021c2:	e7fd      	b.n	80021c0 <HardFault_Handler+0x4>

080021c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021c8:	bf00      	nop
 80021ca:	e7fd      	b.n	80021c8 <MemManage_Handler+0x4>

080021cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021d0:	bf00      	nop
 80021d2:	e7fd      	b.n	80021d0 <BusFault_Handler+0x4>

080021d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021d8:	bf00      	nop
 80021da:	e7fd      	b.n	80021d8 <UsageFault_Handler+0x4>

080021dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
	...

080021ec <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021f0:	4802      	ldr	r0, [pc, #8]	@ (80021fc <TIM1_CC_IRQHandler+0x10>)
 80021f2:	f002 fa29 	bl	8004648 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80021f6:	bf00      	nop
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000090 	.word	0x20000090

08002200 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002204:	4802      	ldr	r0, [pc, #8]	@ (8002210 <TIM2_IRQHandler+0x10>)
 8002206:	f002 fa1f 	bl	8004648 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	2000014c 	.word	0x2000014c

08002214 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002218:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800221c:	f000 fbba 	bl	8002994 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002220:	bf00      	nop
 8002222:	bd80      	pop	{r7, pc}

08002224 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002228:	4802      	ldr	r0, [pc, #8]	@ (8002234 <UART4_IRQHandler+0x10>)
 800222a:	f003 fdc7 	bl	8005dbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20000380 	.word	0x20000380

08002238 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 underrun error interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800223c:	4802      	ldr	r0, [pc, #8]	@ (8002248 <TIM6_DAC_IRQHandler+0x10>)
 800223e:	f002 fa03 	bl	8004648 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	200004ec 	.word	0x200004ec

0800224c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002250:	4b06      	ldr	r3, [pc, #24]	@ (800226c <SystemInit+0x20>)
 8002252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002256:	4a05      	ldr	r2, [pc, #20]	@ (800226c <SystemInit+0x20>)
 8002258:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800225c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002260:	bf00      	nop
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	e000ed00 	.word	0xe000ed00

08002270 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002270:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002274:	f7ff ffea 	bl	800224c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002278:	480c      	ldr	r0, [pc, #48]	@ (80022ac <LoopForever+0x6>)
  ldr r1, =_edata
 800227a:	490d      	ldr	r1, [pc, #52]	@ (80022b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800227c:	4a0d      	ldr	r2, [pc, #52]	@ (80022b4 <LoopForever+0xe>)
  movs r3, #0
 800227e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002280:	e002      	b.n	8002288 <LoopCopyDataInit>

08002282 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002282:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002284:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002286:	3304      	adds	r3, #4

08002288 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002288:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800228a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800228c:	d3f9      	bcc.n	8002282 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800228e:	4a0a      	ldr	r2, [pc, #40]	@ (80022b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002290:	4c0a      	ldr	r4, [pc, #40]	@ (80022bc <LoopForever+0x16>)
  movs r3, #0
 8002292:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002294:	e001      	b.n	800229a <LoopFillZerobss>

08002296 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002296:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002298:	3204      	adds	r2, #4

0800229a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800229a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800229c:	d3fb      	bcc.n	8002296 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800229e:	f008 ff29 	bl	800b0f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022a2:	f7fe fc69 	bl	8000b78 <main>

080022a6 <LoopForever>:

LoopForever:
    b LoopForever
 80022a6:	e7fe      	b.n	80022a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80022a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022b0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80022b4:	0800b384 	.word	0x0800b384
  ldr r2, =_sbss
 80022b8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80022bc:	2000208c 	.word	0x2000208c

080022c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022c0:	e7fe      	b.n	80022c0 <ADC1_IRQHandler>
	...

080022c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022ca:	2300      	movs	r3, #0
 80022cc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002300 <HAL_Init+0x3c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a0b      	ldr	r2, [pc, #44]	@ (8002300 <HAL_Init+0x3c>)
 80022d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022d8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022da:	2003      	movs	r0, #3
 80022dc:	f000 f8df 	bl	800249e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022e0:	200f      	movs	r0, #15
 80022e2:	f7ff feed 	bl	80020c0 <HAL_InitTick>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d002      	beq.n	80022f2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	71fb      	strb	r3, [r7, #7]
 80022f0:	e001      	b.n	80022f6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022f2:	f7ff fd4f 	bl	8001d94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022f6:	79fb      	ldrb	r3, [r7, #7]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40022000 	.word	0x40022000

08002304 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <HAL_IncTick+0x20>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	461a      	mov	r2, r3
 800230e:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <HAL_IncTick+0x24>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4413      	add	r3, r2
 8002314:	4a04      	ldr	r2, [pc, #16]	@ (8002328 <HAL_IncTick+0x24>)
 8002316:	6013      	str	r3, [r2, #0]
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	2000001c 	.word	0x2000001c
 8002328:	200005a8 	.word	0x200005a8

0800232c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  return uwTick;
 8002330:	4b03      	ldr	r3, [pc, #12]	@ (8002340 <HAL_GetTick+0x14>)
 8002332:	681b      	ldr	r3, [r3, #0]
}
 8002334:	4618      	mov	r0, r3
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	200005a8 	.word	0x200005a8

08002344 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002354:	4b0c      	ldr	r3, [pc, #48]	@ (8002388 <__NVIC_SetPriorityGrouping+0x44>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800235a:	68ba      	ldr	r2, [r7, #8]
 800235c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002360:	4013      	ands	r3, r2
 8002362:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800236c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002370:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002374:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002376:	4a04      	ldr	r2, [pc, #16]	@ (8002388 <__NVIC_SetPriorityGrouping+0x44>)
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	60d3      	str	r3, [r2, #12]
}
 800237c:	bf00      	nop
 800237e:	3714      	adds	r7, #20
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002390:	4b04      	ldr	r3, [pc, #16]	@ (80023a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	0a1b      	lsrs	r3, r3, #8
 8002396:	f003 0307 	and.w	r3, r3, #7
}
 800239a:	4618      	mov	r0, r3
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	db0b      	blt.n	80023d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	f003 021f 	and.w	r2, r3, #31
 80023c0:	4907      	ldr	r1, [pc, #28]	@ (80023e0 <__NVIC_EnableIRQ+0x38>)
 80023c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c6:	095b      	lsrs	r3, r3, #5
 80023c8:	2001      	movs	r0, #1
 80023ca:	fa00 f202 	lsl.w	r2, r0, r2
 80023ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023d2:	bf00      	nop
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	e000e100 	.word	0xe000e100

080023e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	6039      	str	r1, [r7, #0]
 80023ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	db0a      	blt.n	800240e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	b2da      	uxtb	r2, r3
 80023fc:	490c      	ldr	r1, [pc, #48]	@ (8002430 <__NVIC_SetPriority+0x4c>)
 80023fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002402:	0112      	lsls	r2, r2, #4
 8002404:	b2d2      	uxtb	r2, r2
 8002406:	440b      	add	r3, r1
 8002408:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800240c:	e00a      	b.n	8002424 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4908      	ldr	r1, [pc, #32]	@ (8002434 <__NVIC_SetPriority+0x50>)
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	f003 030f 	and.w	r3, r3, #15
 800241a:	3b04      	subs	r3, #4
 800241c:	0112      	lsls	r2, r2, #4
 800241e:	b2d2      	uxtb	r2, r2
 8002420:	440b      	add	r3, r1
 8002422:	761a      	strb	r2, [r3, #24]
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	e000e100 	.word	0xe000e100
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002438:	b480      	push	{r7}
 800243a:	b089      	sub	sp, #36	@ 0x24
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f1c3 0307 	rsb	r3, r3, #7
 8002452:	2b04      	cmp	r3, #4
 8002454:	bf28      	it	cs
 8002456:	2304      	movcs	r3, #4
 8002458:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	3304      	adds	r3, #4
 800245e:	2b06      	cmp	r3, #6
 8002460:	d902      	bls.n	8002468 <NVIC_EncodePriority+0x30>
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	3b03      	subs	r3, #3
 8002466:	e000      	b.n	800246a <NVIC_EncodePriority+0x32>
 8002468:	2300      	movs	r3, #0
 800246a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800246c:	f04f 32ff 	mov.w	r2, #4294967295
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43da      	mvns	r2, r3
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	401a      	ands	r2, r3
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002480:	f04f 31ff 	mov.w	r1, #4294967295
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	fa01 f303 	lsl.w	r3, r1, r3
 800248a:	43d9      	mvns	r1, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002490:	4313      	orrs	r3, r2
         );
}
 8002492:	4618      	mov	r0, r3
 8002494:	3724      	adds	r7, #36	@ 0x24
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr

0800249e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b082      	sub	sp, #8
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f7ff ff4c 	bl	8002344 <__NVIC_SetPriorityGrouping>
}
 80024ac:	bf00      	nop
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
 80024c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024c6:	f7ff ff61 	bl	800238c <__NVIC_GetPriorityGrouping>
 80024ca:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	68b9      	ldr	r1, [r7, #8]
 80024d0:	6978      	ldr	r0, [r7, #20]
 80024d2:	f7ff ffb1 	bl	8002438 <NVIC_EncodePriority>
 80024d6:	4602      	mov	r2, r0
 80024d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024dc:	4611      	mov	r1, r2
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff ff80 	bl	80023e4 <__NVIC_SetPriority>
}
 80024e4:	bf00      	nop
 80024e6:	3718      	adds	r7, #24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7ff ff54 	bl	80023a8 <__NVIC_EnableIRQ>
}
 8002500:	bf00      	nop
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e031      	b.n	800257e <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d008      	beq.n	8002538 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2204      	movs	r2, #4
 800252a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e022      	b.n	800257e <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f022 0201 	bic.w	r2, r2, #1
 8002546:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 020e 	bic.w	r2, r2, #14
 8002556:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255c:	f003 021c 	and.w	r2, r3, #28
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002564:	2101      	movs	r1, #1
 8002566:	fa01 f202 	lsl.w	r2, r1, r2
 800256a:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b084      	sub	sp, #16
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002592:	2300      	movs	r3, #0
 8002594:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d005      	beq.n	80025ae <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2204      	movs	r2, #4
 80025a6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	73fb      	strb	r3, [r7, #15]
 80025ac:	e029      	b.n	8002602 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f022 0201 	bic.w	r2, r2, #1
 80025bc:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f022 020e 	bic.w	r2, r2, #14
 80025cc:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d2:	f003 021c 	and.w	r2, r3, #28
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	2101      	movs	r1, #1
 80025dc:	fa01 f202 	lsl.w	r2, r1, r2
 80025e0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d003      	beq.n	8002602 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	4798      	blx	r3
    }
  }
  return status;
 8002602:	7bfb      	ldrb	r3, [r7, #15]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800260c:	b480      	push	{r7}
 800260e:	b087      	sub	sp, #28
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002616:	2300      	movs	r3, #0
 8002618:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800261a:	e154      	b.n	80028c6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	2101      	movs	r1, #1
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	fa01 f303 	lsl.w	r3, r1, r3
 8002628:	4013      	ands	r3, r2
 800262a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2b00      	cmp	r3, #0
 8002630:	f000 8146 	beq.w	80028c0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f003 0303 	and.w	r3, r3, #3
 800263c:	2b01      	cmp	r3, #1
 800263e:	d005      	beq.n	800264c <HAL_GPIO_Init+0x40>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f003 0303 	and.w	r3, r3, #3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d130      	bne.n	80026ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	2203      	movs	r2, #3
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	43db      	mvns	r3, r3
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	4013      	ands	r3, r2
 8002662:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	68da      	ldr	r2, [r3, #12]
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	4313      	orrs	r3, r2
 8002674:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002682:	2201      	movs	r2, #1
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	fa02 f303 	lsl.w	r3, r2, r3
 800268a:	43db      	mvns	r3, r3
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	4013      	ands	r3, r2
 8002690:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	091b      	lsrs	r3, r3, #4
 8002698:	f003 0201 	and.w	r2, r3, #1
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f003 0303 	and.w	r3, r3, #3
 80026b6:	2b03      	cmp	r3, #3
 80026b8:	d017      	beq.n	80026ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	2203      	movs	r2, #3
 80026c6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ca:	43db      	mvns	r3, r3
 80026cc:	693a      	ldr	r2, [r7, #16]
 80026ce:	4013      	ands	r3, r2
 80026d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	689a      	ldr	r2, [r3, #8]
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	fa02 f303 	lsl.w	r3, r2, r3
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d123      	bne.n	800273e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	08da      	lsrs	r2, r3, #3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	3208      	adds	r2, #8
 80026fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002702:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	f003 0307 	and.w	r3, r3, #7
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	220f      	movs	r2, #15
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	43db      	mvns	r3, r3
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	4013      	ands	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	691a      	ldr	r2, [r3, #16]
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	f003 0307 	and.w	r3, r3, #7
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	4313      	orrs	r3, r2
 800272e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	08da      	lsrs	r2, r3, #3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	3208      	adds	r2, #8
 8002738:	6939      	ldr	r1, [r7, #16]
 800273a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	2203      	movs	r2, #3
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	43db      	mvns	r3, r3
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	4013      	ands	r3, r2
 8002754:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f003 0203 	and.w	r2, r3, #3
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	fa02 f303 	lsl.w	r3, r2, r3
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	4313      	orrs	r3, r2
 800276a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800277a:	2b00      	cmp	r3, #0
 800277c:	f000 80a0 	beq.w	80028c0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002780:	4b58      	ldr	r3, [pc, #352]	@ (80028e4 <HAL_GPIO_Init+0x2d8>)
 8002782:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002784:	4a57      	ldr	r2, [pc, #348]	@ (80028e4 <HAL_GPIO_Init+0x2d8>)
 8002786:	f043 0301 	orr.w	r3, r3, #1
 800278a:	6613      	str	r3, [r2, #96]	@ 0x60
 800278c:	4b55      	ldr	r3, [pc, #340]	@ (80028e4 <HAL_GPIO_Init+0x2d8>)
 800278e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	60bb      	str	r3, [r7, #8]
 8002796:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002798:	4a53      	ldr	r2, [pc, #332]	@ (80028e8 <HAL_GPIO_Init+0x2dc>)
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	089b      	lsrs	r3, r3, #2
 800279e:	3302      	adds	r3, #2
 80027a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	f003 0303 	and.w	r3, r3, #3
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	220f      	movs	r2, #15
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	43db      	mvns	r3, r3
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	4013      	ands	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80027c2:	d019      	beq.n	80027f8 <HAL_GPIO_Init+0x1ec>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a49      	ldr	r2, [pc, #292]	@ (80028ec <HAL_GPIO_Init+0x2e0>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d013      	beq.n	80027f4 <HAL_GPIO_Init+0x1e8>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	4a48      	ldr	r2, [pc, #288]	@ (80028f0 <HAL_GPIO_Init+0x2e4>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d00d      	beq.n	80027f0 <HAL_GPIO_Init+0x1e4>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4a47      	ldr	r2, [pc, #284]	@ (80028f4 <HAL_GPIO_Init+0x2e8>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d007      	beq.n	80027ec <HAL_GPIO_Init+0x1e0>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a46      	ldr	r2, [pc, #280]	@ (80028f8 <HAL_GPIO_Init+0x2ec>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d101      	bne.n	80027e8 <HAL_GPIO_Init+0x1dc>
 80027e4:	2304      	movs	r3, #4
 80027e6:	e008      	b.n	80027fa <HAL_GPIO_Init+0x1ee>
 80027e8:	2307      	movs	r3, #7
 80027ea:	e006      	b.n	80027fa <HAL_GPIO_Init+0x1ee>
 80027ec:	2303      	movs	r3, #3
 80027ee:	e004      	b.n	80027fa <HAL_GPIO_Init+0x1ee>
 80027f0:	2302      	movs	r3, #2
 80027f2:	e002      	b.n	80027fa <HAL_GPIO_Init+0x1ee>
 80027f4:	2301      	movs	r3, #1
 80027f6:	e000      	b.n	80027fa <HAL_GPIO_Init+0x1ee>
 80027f8:	2300      	movs	r3, #0
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	f002 0203 	and.w	r2, r2, #3
 8002800:	0092      	lsls	r2, r2, #2
 8002802:	4093      	lsls	r3, r2
 8002804:	693a      	ldr	r2, [r7, #16]
 8002806:	4313      	orrs	r3, r2
 8002808:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800280a:	4937      	ldr	r1, [pc, #220]	@ (80028e8 <HAL_GPIO_Init+0x2dc>)
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	089b      	lsrs	r3, r3, #2
 8002810:	3302      	adds	r3, #2
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002818:	4b38      	ldr	r3, [pc, #224]	@ (80028fc <HAL_GPIO_Init+0x2f0>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	43db      	mvns	r3, r3
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	4013      	ands	r3, r2
 8002826:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d003      	beq.n	800283c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	4313      	orrs	r3, r2
 800283a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800283c:	4a2f      	ldr	r2, [pc, #188]	@ (80028fc <HAL_GPIO_Init+0x2f0>)
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002842:	4b2e      	ldr	r3, [pc, #184]	@ (80028fc <HAL_GPIO_Init+0x2f0>)
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	43db      	mvns	r3, r3
 800284c:	693a      	ldr	r2, [r7, #16]
 800284e:	4013      	ands	r3, r2
 8002850:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	4313      	orrs	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002866:	4a25      	ldr	r2, [pc, #148]	@ (80028fc <HAL_GPIO_Init+0x2f0>)
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800286c:	4b23      	ldr	r3, [pc, #140]	@ (80028fc <HAL_GPIO_Init+0x2f0>)
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	43db      	mvns	r3, r3
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	4013      	ands	r3, r2
 800287a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d003      	beq.n	8002890 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	4313      	orrs	r3, r2
 800288e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002890:	4a1a      	ldr	r2, [pc, #104]	@ (80028fc <HAL_GPIO_Init+0x2f0>)
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002896:	4b19      	ldr	r3, [pc, #100]	@ (80028fc <HAL_GPIO_Init+0x2f0>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	43db      	mvns	r3, r3
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	4013      	ands	r3, r2
 80028a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d003      	beq.n	80028ba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80028ba:	4a10      	ldr	r2, [pc, #64]	@ (80028fc <HAL_GPIO_Init+0x2f0>)
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	3301      	adds	r3, #1
 80028c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	fa22 f303 	lsr.w	r3, r2, r3
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f47f aea3 	bne.w	800261c <HAL_GPIO_Init+0x10>
  }
}
 80028d6:	bf00      	nop
 80028d8:	bf00      	nop
 80028da:	371c      	adds	r7, #28
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	40021000 	.word	0x40021000
 80028e8:	40010000 	.word	0x40010000
 80028ec:	48000400 	.word	0x48000400
 80028f0:	48000800 	.word	0x48000800
 80028f4:	48000c00 	.word	0x48000c00
 80028f8:	48001000 	.word	0x48001000
 80028fc:	40010400 	.word	0x40010400

08002900 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	460b      	mov	r3, r1
 800290a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	691a      	ldr	r2, [r3, #16]
 8002910:	887b      	ldrh	r3, [r7, #2]
 8002912:	4013      	ands	r3, r2
 8002914:	2b00      	cmp	r3, #0
 8002916:	d002      	beq.n	800291e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002918:	2301      	movs	r3, #1
 800291a:	73fb      	strb	r3, [r7, #15]
 800291c:	e001      	b.n	8002922 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800291e:	2300      	movs	r3, #0
 8002920:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002922:	7bfb      	ldrb	r3, [r7, #15]
}
 8002924:	4618      	mov	r0, r3
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	460b      	mov	r3, r1
 800293a:	807b      	strh	r3, [r7, #2]
 800293c:	4613      	mov	r3, r2
 800293e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002940:	787b      	ldrb	r3, [r7, #1]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002946:	887a      	ldrh	r2, [r7, #2]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800294c:	e002      	b.n	8002954 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800294e:	887a      	ldrh	r2, [r7, #2]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	460b      	mov	r3, r1
 800296a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002972:	887a      	ldrh	r2, [r7, #2]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	4013      	ands	r3, r2
 8002978:	041a      	lsls	r2, r3, #16
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	43d9      	mvns	r1, r3
 800297e:	887b      	ldrh	r3, [r7, #2]
 8002980:	400b      	ands	r3, r1
 8002982:	431a      	orrs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	619a      	str	r2, [r3, #24]
}
 8002988:	bf00      	nop
 800298a:	3714      	adds	r7, #20
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800299e:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029a0:	695a      	ldr	r2, [r3, #20]
 80029a2:	88fb      	ldrh	r3, [r7, #6]
 80029a4:	4013      	ands	r3, r2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d006      	beq.n	80029b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80029aa:	4a05      	ldr	r2, [pc, #20]	@ (80029c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029ac:	88fb      	ldrh	r3, [r7, #6]
 80029ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80029b0:	88fb      	ldrh	r3, [r7, #6]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f000 f806 	bl	80029c4 <HAL_GPIO_EXTI_Callback>
  }
}
 80029b8:	bf00      	nop
 80029ba:	3708      	adds	r7, #8
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40010400 	.word	0x40010400

080029c4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	4603      	mov	r3, r0
 80029cc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
	...

080029dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80029e0:	4b04      	ldr	r3, [pc, #16]	@ (80029f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	40007000 	.word	0x40007000

080029f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a06:	d130      	bne.n	8002a6a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a08:	4b23      	ldr	r3, [pc, #140]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a14:	d038      	beq.n	8002a88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a16:	4b20      	ldr	r3, [pc, #128]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a20:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a24:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a26:	4b1d      	ldr	r3, [pc, #116]	@ (8002a9c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2232      	movs	r2, #50	@ 0x32
 8002a2c:	fb02 f303 	mul.w	r3, r2, r3
 8002a30:	4a1b      	ldr	r2, [pc, #108]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002a32:	fba2 2303 	umull	r2, r3, r2, r3
 8002a36:	0c9b      	lsrs	r3, r3, #18
 8002a38:	3301      	adds	r3, #1
 8002a3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a3c:	e002      	b.n	8002a44 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	3b01      	subs	r3, #1
 8002a42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a44:	4b14      	ldr	r3, [pc, #80]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a46:	695b      	ldr	r3, [r3, #20]
 8002a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a50:	d102      	bne.n	8002a58 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1f2      	bne.n	8002a3e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a58:	4b0f      	ldr	r3, [pc, #60]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a64:	d110      	bne.n	8002a88 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e00f      	b.n	8002a8a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a76:	d007      	beq.n	8002a88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a78:	4b07      	ldr	r3, [pc, #28]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a80:	4a05      	ldr	r2, [pc, #20]	@ (8002a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a86:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3714      	adds	r7, #20
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40007000 	.word	0x40007000
 8002a9c:	20000014 	.word	0x20000014
 8002aa0:	431bde83 	.word	0x431bde83

08002aa4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b088      	sub	sp, #32
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d102      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	f000 bc02 	b.w	80032bc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ab8:	4b96      	ldr	r3, [pc, #600]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f003 030c 	and.w	r3, r3, #12
 8002ac0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ac2:	4b94      	ldr	r3, [pc, #592]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	f003 0303 	and.w	r3, r3, #3
 8002aca:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0310 	and.w	r3, r3, #16
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f000 80e4 	beq.w	8002ca2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d007      	beq.n	8002af0 <HAL_RCC_OscConfig+0x4c>
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	2b0c      	cmp	r3, #12
 8002ae4:	f040 808b 	bne.w	8002bfe <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	f040 8087 	bne.w	8002bfe <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002af0:	4b88      	ldr	r3, [pc, #544]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d005      	beq.n	8002b08 <HAL_RCC_OscConfig+0x64>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e3d9      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a1a      	ldr	r2, [r3, #32]
 8002b0c:	4b81      	ldr	r3, [pc, #516]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0308 	and.w	r3, r3, #8
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d004      	beq.n	8002b22 <HAL_RCC_OscConfig+0x7e>
 8002b18:	4b7e      	ldr	r3, [pc, #504]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b20:	e005      	b.n	8002b2e <HAL_RCC_OscConfig+0x8a>
 8002b22:	4b7c      	ldr	r3, [pc, #496]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d223      	bcs.n	8002b7a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a1b      	ldr	r3, [r3, #32]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f000 fdbe 	bl	80036b8 <RCC_SetFlashLatencyFromMSIRange>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e3ba      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b46:	4b73      	ldr	r3, [pc, #460]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a72      	ldr	r2, [pc, #456]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b4c:	f043 0308 	orr.w	r3, r3, #8
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	4b70      	ldr	r3, [pc, #448]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	496d      	ldr	r1, [pc, #436]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b64:	4b6b      	ldr	r3, [pc, #428]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	021b      	lsls	r3, r3, #8
 8002b72:	4968      	ldr	r1, [pc, #416]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	604b      	str	r3, [r1, #4]
 8002b78:	e025      	b.n	8002bc6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b7a:	4b66      	ldr	r3, [pc, #408]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a65      	ldr	r2, [pc, #404]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b80:	f043 0308 	orr.w	r3, r3, #8
 8002b84:	6013      	str	r3, [r2, #0]
 8002b86:	4b63      	ldr	r3, [pc, #396]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	4960      	ldr	r1, [pc, #384]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b98:	4b5e      	ldr	r3, [pc, #376]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	69db      	ldr	r3, [r3, #28]
 8002ba4:	021b      	lsls	r3, r3, #8
 8002ba6:	495b      	ldr	r1, [pc, #364]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d109      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f000 fd7e 	bl	80036b8 <RCC_SetFlashLatencyFromMSIRange>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e37a      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bc6:	f000 fc81 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	4b51      	ldr	r3, [pc, #324]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	091b      	lsrs	r3, r3, #4
 8002bd2:	f003 030f 	and.w	r3, r3, #15
 8002bd6:	4950      	ldr	r1, [pc, #320]	@ (8002d18 <HAL_RCC_OscConfig+0x274>)
 8002bd8:	5ccb      	ldrb	r3, [r1, r3]
 8002bda:	f003 031f 	and.w	r3, r3, #31
 8002bde:	fa22 f303 	lsr.w	r3, r2, r3
 8002be2:	4a4e      	ldr	r2, [pc, #312]	@ (8002d1c <HAL_RCC_OscConfig+0x278>)
 8002be4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002be6:	4b4e      	ldr	r3, [pc, #312]	@ (8002d20 <HAL_RCC_OscConfig+0x27c>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff fa68 	bl	80020c0 <HAL_InitTick>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d052      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	e35e      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	699b      	ldr	r3, [r3, #24]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d032      	beq.n	8002c6c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c06:	4b43      	ldr	r3, [pc, #268]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a42      	ldr	r2, [pc, #264]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c0c:	f043 0301 	orr.w	r3, r3, #1
 8002c10:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c12:	f7ff fb8b 	bl	800232c <HAL_GetTick>
 8002c16:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c18:	e008      	b.n	8002c2c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c1a:	f7ff fb87 	bl	800232c <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d901      	bls.n	8002c2c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e347      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c2c:	4b39      	ldr	r3, [pc, #228]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0f0      	beq.n	8002c1a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c38:	4b36      	ldr	r3, [pc, #216]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a35      	ldr	r2, [pc, #212]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c3e:	f043 0308 	orr.w	r3, r3, #8
 8002c42:	6013      	str	r3, [r2, #0]
 8002c44:	4b33      	ldr	r3, [pc, #204]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	4930      	ldr	r1, [pc, #192]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c56:	4b2f      	ldr	r3, [pc, #188]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	021b      	lsls	r3, r3, #8
 8002c64:	492b      	ldr	r1, [pc, #172]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	604b      	str	r3, [r1, #4]
 8002c6a:	e01a      	b.n	8002ca2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c6c:	4b29      	ldr	r3, [pc, #164]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a28      	ldr	r2, [pc, #160]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c72:	f023 0301 	bic.w	r3, r3, #1
 8002c76:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c78:	f7ff fb58 	bl	800232c <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c80:	f7ff fb54 	bl	800232c <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e314      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c92:	4b20      	ldr	r3, [pc, #128]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1f0      	bne.n	8002c80 <HAL_RCC_OscConfig+0x1dc>
 8002c9e:	e000      	b.n	8002ca2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ca0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d073      	beq.n	8002d96 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	2b08      	cmp	r3, #8
 8002cb2:	d005      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x21c>
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	2b0c      	cmp	r3, #12
 8002cb8:	d10e      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	2b03      	cmp	r3, #3
 8002cbe:	d10b      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc0:	4b14      	ldr	r3, [pc, #80]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d063      	beq.n	8002d94 <HAL_RCC_OscConfig+0x2f0>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d15f      	bne.n	8002d94 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e2f1      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ce0:	d106      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x24c>
 8002ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a0b      	ldr	r2, [pc, #44]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002ce8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cec:	6013      	str	r3, [r2, #0]
 8002cee:	e025      	b.n	8002d3c <HAL_RCC_OscConfig+0x298>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cf8:	d114      	bne.n	8002d24 <HAL_RCC_OscConfig+0x280>
 8002cfa:	4b06      	ldr	r3, [pc, #24]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a05      	ldr	r2, [pc, #20]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002d00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d04:	6013      	str	r3, [r2, #0]
 8002d06:	4b03      	ldr	r3, [pc, #12]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a02      	ldr	r2, [pc, #8]	@ (8002d14 <HAL_RCC_OscConfig+0x270>)
 8002d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	e013      	b.n	8002d3c <HAL_RCC_OscConfig+0x298>
 8002d14:	40021000 	.word	0x40021000
 8002d18:	0800b32c 	.word	0x0800b32c
 8002d1c:	20000014 	.word	0x20000014
 8002d20:	20000018 	.word	0x20000018
 8002d24:	4ba0      	ldr	r3, [pc, #640]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a9f      	ldr	r2, [pc, #636]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d2e:	6013      	str	r3, [r2, #0]
 8002d30:	4b9d      	ldr	r3, [pc, #628]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a9c      	ldr	r2, [pc, #624]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d013      	beq.n	8002d6c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d44:	f7ff faf2 	bl	800232c <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d4c:	f7ff faee 	bl	800232c <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b64      	cmp	r3, #100	@ 0x64
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e2ae      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d5e:	4b92      	ldr	r3, [pc, #584]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d0f0      	beq.n	8002d4c <HAL_RCC_OscConfig+0x2a8>
 8002d6a:	e014      	b.n	8002d96 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6c:	f7ff fade 	bl	800232c <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d74:	f7ff fada 	bl	800232c <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b64      	cmp	r3, #100	@ 0x64
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e29a      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d86:	4b88      	ldr	r3, [pc, #544]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1f0      	bne.n	8002d74 <HAL_RCC_OscConfig+0x2d0>
 8002d92:	e000      	b.n	8002d96 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d060      	beq.n	8002e64 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	2b04      	cmp	r3, #4
 8002da6:	d005      	beq.n	8002db4 <HAL_RCC_OscConfig+0x310>
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	2b0c      	cmp	r3, #12
 8002dac:	d119      	bne.n	8002de2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d116      	bne.n	8002de2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002db4:	4b7c      	ldr	r3, [pc, #496]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d005      	beq.n	8002dcc <HAL_RCC_OscConfig+0x328>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e277      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dcc:	4b76      	ldr	r3, [pc, #472]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	691b      	ldr	r3, [r3, #16]
 8002dd8:	061b      	lsls	r3, r3, #24
 8002dda:	4973      	ldr	r1, [pc, #460]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002de0:	e040      	b.n	8002e64 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d023      	beq.n	8002e32 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dea:	4b6f      	ldr	r3, [pc, #444]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a6e      	ldr	r2, [pc, #440]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df6:	f7ff fa99 	bl	800232c <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dfe:	f7ff fa95 	bl	800232c <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e255      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e10:	4b65      	ldr	r3, [pc, #404]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d0f0      	beq.n	8002dfe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e1c:	4b62      	ldr	r3, [pc, #392]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	061b      	lsls	r3, r3, #24
 8002e2a:	495f      	ldr	r1, [pc, #380]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	604b      	str	r3, [r1, #4]
 8002e30:	e018      	b.n	8002e64 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e32:	4b5d      	ldr	r3, [pc, #372]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a5c      	ldr	r2, [pc, #368]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3e:	f7ff fa75 	bl	800232c <HAL_GetTick>
 8002e42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e44:	e008      	b.n	8002e58 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e46:	f7ff fa71 	bl	800232c <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e231      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e58:	4b53      	ldr	r3, [pc, #332]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1f0      	bne.n	8002e46 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0308 	and.w	r3, r3, #8
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d03c      	beq.n	8002eea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	695b      	ldr	r3, [r3, #20]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d01c      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e78:	4b4b      	ldr	r3, [pc, #300]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e7e:	4a4a      	ldr	r2, [pc, #296]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002e80:	f043 0301 	orr.w	r3, r3, #1
 8002e84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e88:	f7ff fa50 	bl	800232c <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e90:	f7ff fa4c 	bl	800232c <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e20c      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ea2:	4b41      	ldr	r3, [pc, #260]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002ea4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d0ef      	beq.n	8002e90 <HAL_RCC_OscConfig+0x3ec>
 8002eb0:	e01b      	b.n	8002eea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eb2:	4b3d      	ldr	r3, [pc, #244]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002eb8:	4a3b      	ldr	r2, [pc, #236]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002eba:	f023 0301 	bic.w	r3, r3, #1
 8002ebe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ec2:	f7ff fa33 	bl	800232c <HAL_GetTick>
 8002ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ec8:	e008      	b.n	8002edc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eca:	f7ff fa2f 	bl	800232c <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e1ef      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002edc:	4b32      	ldr	r3, [pc, #200]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002ede:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1ef      	bne.n	8002eca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0304 	and.w	r3, r3, #4
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f000 80a6 	beq.w	8003044 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002efc:	4b2a      	ldr	r3, [pc, #168]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d10d      	bne.n	8002f24 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f08:	4b27      	ldr	r3, [pc, #156]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0c:	4a26      	ldr	r2, [pc, #152]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f12:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f14:	4b24      	ldr	r3, [pc, #144]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f1c:	60bb      	str	r3, [r7, #8]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f20:	2301      	movs	r3, #1
 8002f22:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f24:	4b21      	ldr	r3, [pc, #132]	@ (8002fac <HAL_RCC_OscConfig+0x508>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d118      	bne.n	8002f62 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f30:	4b1e      	ldr	r3, [pc, #120]	@ (8002fac <HAL_RCC_OscConfig+0x508>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a1d      	ldr	r2, [pc, #116]	@ (8002fac <HAL_RCC_OscConfig+0x508>)
 8002f36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f3a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f3c:	f7ff f9f6 	bl	800232c <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f42:	e008      	b.n	8002f56 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f44:	f7ff f9f2 	bl	800232c <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e1b2      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f56:	4b15      	ldr	r3, [pc, #84]	@ (8002fac <HAL_RCC_OscConfig+0x508>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d0f0      	beq.n	8002f44 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d108      	bne.n	8002f7c <HAL_RCC_OscConfig+0x4d8>
 8002f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f70:	4a0d      	ldr	r2, [pc, #52]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f72:	f043 0301 	orr.w	r3, r3, #1
 8002f76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f7a:	e029      	b.n	8002fd0 <HAL_RCC_OscConfig+0x52c>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	2b05      	cmp	r3, #5
 8002f82:	d115      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x50c>
 8002f84:	4b08      	ldr	r3, [pc, #32]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8a:	4a07      	ldr	r2, [pc, #28]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f8c:	f043 0304 	orr.w	r3, r3, #4
 8002f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f94:	4b04      	ldr	r3, [pc, #16]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f9a:	4a03      	ldr	r2, [pc, #12]	@ (8002fa8 <HAL_RCC_OscConfig+0x504>)
 8002f9c:	f043 0301 	orr.w	r3, r3, #1
 8002fa0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fa4:	e014      	b.n	8002fd0 <HAL_RCC_OscConfig+0x52c>
 8002fa6:	bf00      	nop
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	40007000 	.word	0x40007000
 8002fb0:	4b9a      	ldr	r3, [pc, #616]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8002fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb6:	4a99      	ldr	r2, [pc, #612]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8002fb8:	f023 0301 	bic.w	r3, r3, #1
 8002fbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fc0:	4b96      	ldr	r3, [pc, #600]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8002fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc6:	4a95      	ldr	r2, [pc, #596]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8002fc8:	f023 0304 	bic.w	r3, r3, #4
 8002fcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d016      	beq.n	8003006 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd8:	f7ff f9a8 	bl	800232c <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fde:	e00a      	b.n	8002ff6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe0:	f7ff f9a4 	bl	800232c <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e162      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ff6:	4b89      	ldr	r3, [pc, #548]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8002ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0ed      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x53c>
 8003004:	e015      	b.n	8003032 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003006:	f7ff f991 	bl	800232c <HAL_GetTick>
 800300a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800300c:	e00a      	b.n	8003024 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800300e:	f7ff f98d 	bl	800232c <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	f241 3288 	movw	r2, #5000	@ 0x1388
 800301c:	4293      	cmp	r3, r2
 800301e:	d901      	bls.n	8003024 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e14b      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003024:	4b7d      	ldr	r3, [pc, #500]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1ed      	bne.n	800300e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003032:	7ffb      	ldrb	r3, [r7, #31]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d105      	bne.n	8003044 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003038:	4b78      	ldr	r3, [pc, #480]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800303a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303c:	4a77      	ldr	r2, [pc, #476]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800303e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003042:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0320 	and.w	r3, r3, #32
 800304c:	2b00      	cmp	r3, #0
 800304e:	d03c      	beq.n	80030ca <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003054:	2b00      	cmp	r3, #0
 8003056:	d01c      	beq.n	8003092 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003058:	4b70      	ldr	r3, [pc, #448]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800305a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800305e:	4a6f      	ldr	r2, [pc, #444]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003060:	f043 0301 	orr.w	r3, r3, #1
 8003064:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003068:	f7ff f960 	bl	800232c <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003070:	f7ff f95c 	bl	800232c <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e11c      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003082:	4b66      	ldr	r3, [pc, #408]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003084:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003088:	f003 0302 	and.w	r3, r3, #2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d0ef      	beq.n	8003070 <HAL_RCC_OscConfig+0x5cc>
 8003090:	e01b      	b.n	80030ca <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003092:	4b62      	ldr	r3, [pc, #392]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003094:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003098:	4a60      	ldr	r2, [pc, #384]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800309a:	f023 0301 	bic.w	r3, r3, #1
 800309e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a2:	f7ff f943 	bl	800232c <HAL_GetTick>
 80030a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030aa:	f7ff f93f 	bl	800232c <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e0ff      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030bc:	4b57      	ldr	r3, [pc, #348]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80030be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1ef      	bne.n	80030aa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f000 80f3 	beq.w	80032ba <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d8:	2b02      	cmp	r3, #2
 80030da:	f040 80c9 	bne.w	8003270 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80030de:	4b4f      	ldr	r3, [pc, #316]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	f003 0203 	and.w	r2, r3, #3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d12c      	bne.n	800314c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fc:	3b01      	subs	r3, #1
 80030fe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003100:	429a      	cmp	r2, r3
 8003102:	d123      	bne.n	800314c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800310e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003110:	429a      	cmp	r2, r3
 8003112:	d11b      	bne.n	800314c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800311e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003120:	429a      	cmp	r2, r3
 8003122:	d113      	bne.n	800314c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800312e:	085b      	lsrs	r3, r3, #1
 8003130:	3b01      	subs	r3, #1
 8003132:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003134:	429a      	cmp	r2, r3
 8003136:	d109      	bne.n	800314c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003142:	085b      	lsrs	r3, r3, #1
 8003144:	3b01      	subs	r3, #1
 8003146:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003148:	429a      	cmp	r2, r3
 800314a:	d06b      	beq.n	8003224 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	2b0c      	cmp	r3, #12
 8003150:	d062      	beq.n	8003218 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003152:	4b32      	ldr	r3, [pc, #200]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e0ac      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003162:	4b2e      	ldr	r3, [pc, #184]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a2d      	ldr	r2, [pc, #180]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003168:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800316c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800316e:	f7ff f8dd 	bl	800232c <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003174:	e008      	b.n	8003188 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003176:	f7ff f8d9 	bl	800232c <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e099      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003188:	4b24      	ldr	r3, [pc, #144]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d1f0      	bne.n	8003176 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003194:	4b21      	ldr	r3, [pc, #132]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 8003196:	68da      	ldr	r2, [r3, #12]
 8003198:	4b21      	ldr	r3, [pc, #132]	@ (8003220 <HAL_RCC_OscConfig+0x77c>)
 800319a:	4013      	ands	r3, r2
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80031a4:	3a01      	subs	r2, #1
 80031a6:	0112      	lsls	r2, r2, #4
 80031a8:	4311      	orrs	r1, r2
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80031ae:	0212      	lsls	r2, r2, #8
 80031b0:	4311      	orrs	r1, r2
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80031b6:	0852      	lsrs	r2, r2, #1
 80031b8:	3a01      	subs	r2, #1
 80031ba:	0552      	lsls	r2, r2, #21
 80031bc:	4311      	orrs	r1, r2
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80031c2:	0852      	lsrs	r2, r2, #1
 80031c4:	3a01      	subs	r2, #1
 80031c6:	0652      	lsls	r2, r2, #25
 80031c8:	4311      	orrs	r1, r2
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80031ce:	06d2      	lsls	r2, r2, #27
 80031d0:	430a      	orrs	r2, r1
 80031d2:	4912      	ldr	r1, [pc, #72]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80031d8:	4b10      	ldr	r3, [pc, #64]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a0f      	ldr	r2, [pc, #60]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80031de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031e4:	4b0d      	ldr	r3, [pc, #52]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	4a0c      	ldr	r2, [pc, #48]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 80031ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031f0:	f7ff f89c 	bl	800232c <HAL_GetTick>
 80031f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031f6:	e008      	b.n	800320a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f8:	f7ff f898 	bl	800232c <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e058      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800320a:	4b04      	ldr	r3, [pc, #16]	@ (800321c <HAL_RCC_OscConfig+0x778>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d0f0      	beq.n	80031f8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003216:	e050      	b.n	80032ba <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e04f      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
 800321c:	40021000 	.word	0x40021000
 8003220:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003224:	4b27      	ldr	r3, [pc, #156]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d144      	bne.n	80032ba <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003230:	4b24      	ldr	r3, [pc, #144]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a23      	ldr	r2, [pc, #140]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003236:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800323a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800323c:	4b21      	ldr	r3, [pc, #132]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	4a20      	ldr	r2, [pc, #128]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003242:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003246:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003248:	f7ff f870 	bl	800232c <HAL_GetTick>
 800324c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800324e:	e008      	b.n	8003262 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003250:	f7ff f86c 	bl	800232c <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b02      	cmp	r3, #2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e02c      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003262:	4b18      	ldr	r3, [pc, #96]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d0f0      	beq.n	8003250 <HAL_RCC_OscConfig+0x7ac>
 800326e:	e024      	b.n	80032ba <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	2b0c      	cmp	r3, #12
 8003274:	d01f      	beq.n	80032b6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003276:	4b13      	ldr	r3, [pc, #76]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a12      	ldr	r2, [pc, #72]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 800327c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003280:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003282:	f7ff f853 	bl	800232c <HAL_GetTick>
 8003286:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003288:	e008      	b.n	800329c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800328a:	f7ff f84f 	bl	800232c <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	2b02      	cmp	r3, #2
 8003296:	d901      	bls.n	800329c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e00f      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800329c:	4b09      	ldr	r3, [pc, #36]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1f0      	bne.n	800328a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80032a8:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 80032aa:	68da      	ldr	r2, [r3, #12]
 80032ac:	4905      	ldr	r1, [pc, #20]	@ (80032c4 <HAL_RCC_OscConfig+0x820>)
 80032ae:	4b06      	ldr	r3, [pc, #24]	@ (80032c8 <HAL_RCC_OscConfig+0x824>)
 80032b0:	4013      	ands	r3, r2
 80032b2:	60cb      	str	r3, [r1, #12]
 80032b4:	e001      	b.n	80032ba <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e000      	b.n	80032bc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3720      	adds	r7, #32
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40021000 	.word	0x40021000
 80032c8:	feeefffc 	.word	0xfeeefffc

080032cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e0e7      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032e0:	4b75      	ldr	r3, [pc, #468]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	683a      	ldr	r2, [r7, #0]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d910      	bls.n	8003310 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ee:	4b72      	ldr	r3, [pc, #456]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f023 0207 	bic.w	r2, r3, #7
 80032f6:	4970      	ldr	r1, [pc, #448]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032fe:	4b6e      	ldr	r3, [pc, #440]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	429a      	cmp	r2, r3
 800330a:	d001      	beq.n	8003310 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e0cf      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d010      	beq.n	800333e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	4b66      	ldr	r3, [pc, #408]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003328:	429a      	cmp	r2, r3
 800332a:	d908      	bls.n	800333e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800332c:	4b63      	ldr	r3, [pc, #396]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	4960      	ldr	r1, [pc, #384]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800333a:	4313      	orrs	r3, r2
 800333c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	d04c      	beq.n	80033e4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d107      	bne.n	8003362 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003352:	4b5a      	ldr	r3, [pc, #360]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d121      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e0a6      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b02      	cmp	r3, #2
 8003368:	d107      	bne.n	800337a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800336a:	4b54      	ldr	r3, [pc, #336]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d115      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e09a      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d107      	bne.n	8003392 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003382:	4b4e      	ldr	r3, [pc, #312]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d109      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e08e      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003392:	4b4a      	ldr	r3, [pc, #296]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e086      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033a2:	4b46      	ldr	r3, [pc, #280]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f023 0203 	bic.w	r2, r3, #3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	4943      	ldr	r1, [pc, #268]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033b4:	f7fe ffba 	bl	800232c <HAL_GetTick>
 80033b8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ba:	e00a      	b.n	80033d2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033bc:	f7fe ffb6 	bl	800232c <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e06e      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033d2:	4b3a      	ldr	r3, [pc, #232]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f003 020c 	and.w	r2, r3, #12
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d1eb      	bne.n	80033bc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d010      	beq.n	8003412 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	4b31      	ldr	r3, [pc, #196]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d208      	bcs.n	8003412 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003400:	4b2e      	ldr	r3, [pc, #184]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	492b      	ldr	r1, [pc, #172]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800340e:	4313      	orrs	r3, r2
 8003410:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003412:	4b29      	ldr	r3, [pc, #164]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0307 	and.w	r3, r3, #7
 800341a:	683a      	ldr	r2, [r7, #0]
 800341c:	429a      	cmp	r2, r3
 800341e:	d210      	bcs.n	8003442 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003420:	4b25      	ldr	r3, [pc, #148]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f023 0207 	bic.w	r2, r3, #7
 8003428:	4923      	ldr	r1, [pc, #140]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	4313      	orrs	r3, r2
 800342e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003430:	4b21      	ldr	r3, [pc, #132]	@ (80034b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0307 	and.w	r3, r3, #7
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	429a      	cmp	r2, r3
 800343c:	d001      	beq.n	8003442 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e036      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0304 	and.w	r3, r3, #4
 800344a:	2b00      	cmp	r3, #0
 800344c:	d008      	beq.n	8003460 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800344e:	4b1b      	ldr	r3, [pc, #108]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	4918      	ldr	r1, [pc, #96]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800345c:	4313      	orrs	r3, r2
 800345e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0308 	and.w	r3, r3, #8
 8003468:	2b00      	cmp	r3, #0
 800346a:	d009      	beq.n	8003480 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800346c:	4b13      	ldr	r3, [pc, #76]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	00db      	lsls	r3, r3, #3
 800347a:	4910      	ldr	r1, [pc, #64]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 800347c:	4313      	orrs	r3, r2
 800347e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003480:	f000 f824 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 8003484:	4602      	mov	r2, r0
 8003486:	4b0d      	ldr	r3, [pc, #52]	@ (80034bc <HAL_RCC_ClockConfig+0x1f0>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	091b      	lsrs	r3, r3, #4
 800348c:	f003 030f 	and.w	r3, r3, #15
 8003490:	490b      	ldr	r1, [pc, #44]	@ (80034c0 <HAL_RCC_ClockConfig+0x1f4>)
 8003492:	5ccb      	ldrb	r3, [r1, r3]
 8003494:	f003 031f 	and.w	r3, r3, #31
 8003498:	fa22 f303 	lsr.w	r3, r2, r3
 800349c:	4a09      	ldr	r2, [pc, #36]	@ (80034c4 <HAL_RCC_ClockConfig+0x1f8>)
 800349e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034a0:	4b09      	ldr	r3, [pc, #36]	@ (80034c8 <HAL_RCC_ClockConfig+0x1fc>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7fe fe0b 	bl	80020c0 <HAL_InitTick>
 80034aa:	4603      	mov	r3, r0
 80034ac:	72fb      	strb	r3, [r7, #11]

  return status;
 80034ae:	7afb      	ldrb	r3, [r7, #11]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	40022000 	.word	0x40022000
 80034bc:	40021000 	.word	0x40021000
 80034c0:	0800b32c 	.word	0x0800b32c
 80034c4:	20000014 	.word	0x20000014
 80034c8:	20000018 	.word	0x20000018

080034cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b089      	sub	sp, #36	@ 0x24
 80034d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80034d2:	2300      	movs	r3, #0
 80034d4:	61fb      	str	r3, [r7, #28]
 80034d6:	2300      	movs	r3, #0
 80034d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034da:	4b3e      	ldr	r3, [pc, #248]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f003 030c 	and.w	r3, r3, #12
 80034e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034e4:	4b3b      	ldr	r3, [pc, #236]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	f003 0303 	and.w	r3, r3, #3
 80034ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d005      	beq.n	8003500 <HAL_RCC_GetSysClockFreq+0x34>
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	2b0c      	cmp	r3, #12
 80034f8:	d121      	bne.n	800353e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d11e      	bne.n	800353e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003500:	4b34      	ldr	r3, [pc, #208]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0308 	and.w	r3, r3, #8
 8003508:	2b00      	cmp	r3, #0
 800350a:	d107      	bne.n	800351c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800350c:	4b31      	ldr	r3, [pc, #196]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800350e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003512:	0a1b      	lsrs	r3, r3, #8
 8003514:	f003 030f 	and.w	r3, r3, #15
 8003518:	61fb      	str	r3, [r7, #28]
 800351a:	e005      	b.n	8003528 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800351c:	4b2d      	ldr	r3, [pc, #180]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	091b      	lsrs	r3, r3, #4
 8003522:	f003 030f 	and.w	r3, r3, #15
 8003526:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003528:	4a2b      	ldr	r2, [pc, #172]	@ (80035d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003530:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d10d      	bne.n	8003554 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800353c:	e00a      	b.n	8003554 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	2b04      	cmp	r3, #4
 8003542:	d102      	bne.n	800354a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003544:	4b25      	ldr	r3, [pc, #148]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x110>)
 8003546:	61bb      	str	r3, [r7, #24]
 8003548:	e004      	b.n	8003554 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	2b08      	cmp	r3, #8
 800354e:	d101      	bne.n	8003554 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003550:	4b23      	ldr	r3, [pc, #140]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003552:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	2b0c      	cmp	r3, #12
 8003558:	d134      	bne.n	80035c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800355a:	4b1e      	ldr	r3, [pc, #120]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	f003 0303 	and.w	r3, r3, #3
 8003562:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d003      	beq.n	8003572 <HAL_RCC_GetSysClockFreq+0xa6>
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	2b03      	cmp	r3, #3
 800356e:	d003      	beq.n	8003578 <HAL_RCC_GetSysClockFreq+0xac>
 8003570:	e005      	b.n	800357e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003572:	4b1a      	ldr	r3, [pc, #104]	@ (80035dc <HAL_RCC_GetSysClockFreq+0x110>)
 8003574:	617b      	str	r3, [r7, #20]
      break;
 8003576:	e005      	b.n	8003584 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003578:	4b19      	ldr	r3, [pc, #100]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800357a:	617b      	str	r3, [r7, #20]
      break;
 800357c:	e002      	b.n	8003584 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	617b      	str	r3, [r7, #20]
      break;
 8003582:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003584:	4b13      	ldr	r3, [pc, #76]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	091b      	lsrs	r3, r3, #4
 800358a:	f003 0307 	and.w	r3, r3, #7
 800358e:	3301      	adds	r3, #1
 8003590:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003592:	4b10      	ldr	r3, [pc, #64]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	0a1b      	lsrs	r3, r3, #8
 8003598:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	fb03 f202 	mul.w	r2, r3, r2
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035aa:	4b0a      	ldr	r3, [pc, #40]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	0e5b      	lsrs	r3, r3, #25
 80035b0:	f003 0303 	and.w	r3, r3, #3
 80035b4:	3301      	adds	r3, #1
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80035c4:	69bb      	ldr	r3, [r7, #24]
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3724      	adds	r7, #36	@ 0x24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	40021000 	.word	0x40021000
 80035d8:	0800b344 	.word	0x0800b344
 80035dc:	00f42400 	.word	0x00f42400
 80035e0:	007a1200 	.word	0x007a1200

080035e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035e8:	4b03      	ldr	r3, [pc, #12]	@ (80035f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80035ea:	681b      	ldr	r3, [r3, #0]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	20000014 	.word	0x20000014

080035fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003600:	f7ff fff0 	bl	80035e4 <HAL_RCC_GetHCLKFreq>
 8003604:	4602      	mov	r2, r0
 8003606:	4b06      	ldr	r3, [pc, #24]	@ (8003620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	0a1b      	lsrs	r3, r3, #8
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	4904      	ldr	r1, [pc, #16]	@ (8003624 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003612:	5ccb      	ldrb	r3, [r1, r3]
 8003614:	f003 031f 	and.w	r3, r3, #31
 8003618:	fa22 f303 	lsr.w	r3, r2, r3
}
 800361c:	4618      	mov	r0, r3
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40021000 	.word	0x40021000
 8003624:	0800b33c 	.word	0x0800b33c

08003628 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800362c:	f7ff ffda 	bl	80035e4 <HAL_RCC_GetHCLKFreq>
 8003630:	4602      	mov	r2, r0
 8003632:	4b06      	ldr	r3, [pc, #24]	@ (800364c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	0adb      	lsrs	r3, r3, #11
 8003638:	f003 0307 	and.w	r3, r3, #7
 800363c:	4904      	ldr	r1, [pc, #16]	@ (8003650 <HAL_RCC_GetPCLK2Freq+0x28>)
 800363e:	5ccb      	ldrb	r3, [r1, r3]
 8003640:	f003 031f 	and.w	r3, r3, #31
 8003644:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003648:	4618      	mov	r0, r3
 800364a:	bd80      	pop	{r7, pc}
 800364c:	40021000 	.word	0x40021000
 8003650:	0800b33c 	.word	0x0800b33c

08003654 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	220f      	movs	r2, #15
 8003662:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003664:	4b12      	ldr	r3, [pc, #72]	@ (80036b0 <HAL_RCC_GetClockConfig+0x5c>)
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 0203 	and.w	r2, r3, #3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003670:	4b0f      	ldr	r3, [pc, #60]	@ (80036b0 <HAL_RCC_GetClockConfig+0x5c>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800367c:	4b0c      	ldr	r3, [pc, #48]	@ (80036b0 <HAL_RCC_GetClockConfig+0x5c>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003688:	4b09      	ldr	r3, [pc, #36]	@ (80036b0 <HAL_RCC_GetClockConfig+0x5c>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	08db      	lsrs	r3, r3, #3
 800368e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003696:	4b07      	ldr	r3, [pc, #28]	@ (80036b4 <HAL_RCC_GetClockConfig+0x60>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0207 	and.w	r2, r3, #7
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	601a      	str	r2, [r3, #0]
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	40021000 	.word	0x40021000
 80036b4:	40022000 	.word	0x40022000

080036b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036c0:	2300      	movs	r3, #0
 80036c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003770 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d003      	beq.n	80036d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036d0:	f7ff f984 	bl	80029dc <HAL_PWREx_GetVoltageRange>
 80036d4:	6178      	str	r0, [r7, #20]
 80036d6:	e014      	b.n	8003702 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036d8:	4b25      	ldr	r3, [pc, #148]	@ (8003770 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036dc:	4a24      	ldr	r2, [pc, #144]	@ (8003770 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80036e4:	4b22      	ldr	r3, [pc, #136]	@ (8003770 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ec:	60fb      	str	r3, [r7, #12]
 80036ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80036f0:	f7ff f974 	bl	80029dc <HAL_PWREx_GetVoltageRange>
 80036f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003770 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003770 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003700:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003708:	d10b      	bne.n	8003722 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2b80      	cmp	r3, #128	@ 0x80
 800370e:	d919      	bls.n	8003744 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2ba0      	cmp	r3, #160	@ 0xa0
 8003714:	d902      	bls.n	800371c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003716:	2302      	movs	r3, #2
 8003718:	613b      	str	r3, [r7, #16]
 800371a:	e013      	b.n	8003744 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800371c:	2301      	movs	r3, #1
 800371e:	613b      	str	r3, [r7, #16]
 8003720:	e010      	b.n	8003744 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b80      	cmp	r3, #128	@ 0x80
 8003726:	d902      	bls.n	800372e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003728:	2303      	movs	r3, #3
 800372a:	613b      	str	r3, [r7, #16]
 800372c:	e00a      	b.n	8003744 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b80      	cmp	r3, #128	@ 0x80
 8003732:	d102      	bne.n	800373a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003734:	2302      	movs	r3, #2
 8003736:	613b      	str	r3, [r7, #16]
 8003738:	e004      	b.n	8003744 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b70      	cmp	r3, #112	@ 0x70
 800373e:	d101      	bne.n	8003744 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003740:	2301      	movs	r3, #1
 8003742:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003744:	4b0b      	ldr	r3, [pc, #44]	@ (8003774 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f023 0207 	bic.w	r2, r3, #7
 800374c:	4909      	ldr	r1, [pc, #36]	@ (8003774 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	4313      	orrs	r3, r2
 8003752:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003754:	4b07      	ldr	r3, [pc, #28]	@ (8003774 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0307 	and.w	r3, r3, #7
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	429a      	cmp	r2, r3
 8003760:	d001      	beq.n	8003766 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e000      	b.n	8003768 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40021000 	.word	0x40021000
 8003774:	40022000 	.word	0x40022000

08003778 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003780:	2300      	movs	r3, #0
 8003782:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003784:	2300      	movs	r3, #0
 8003786:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003790:	2b00      	cmp	r3, #0
 8003792:	d031      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003798:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800379c:	d01a      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800379e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80037a2:	d814      	bhi.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x56>
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d009      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80037a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037ac:	d10f      	bne.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80037ae:	4b5d      	ldr	r3, [pc, #372]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	4a5c      	ldr	r2, [pc, #368]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037b8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037ba:	e00c      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3304      	adds	r3, #4
 80037c0:	2100      	movs	r1, #0
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 fa44 	bl	8003c50 <RCCEx_PLLSAI1_Config>
 80037c8:	4603      	mov	r3, r0
 80037ca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037cc:	e003      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	74fb      	strb	r3, [r7, #19]
      break;
 80037d2:	e000      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80037d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037d6:	7cfb      	ldrb	r3, [r7, #19]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10b      	bne.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037dc:	4b51      	ldr	r3, [pc, #324]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ea:	494e      	ldr	r1, [pc, #312]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80037f2:	e001      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037f4:	7cfb      	ldrb	r3, [r7, #19]
 80037f6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 809e 	beq.w	8003942 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003806:	2300      	movs	r3, #0
 8003808:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800380a:	4b46      	ldr	r3, [pc, #280]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800380c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800380e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800381a:	2300      	movs	r3, #0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00d      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003820:	4b40      	ldr	r3, [pc, #256]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003824:	4a3f      	ldr	r2, [pc, #252]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003826:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800382a:	6593      	str	r3, [r2, #88]	@ 0x58
 800382c:	4b3d      	ldr	r3, [pc, #244]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800382e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003830:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003834:	60bb      	str	r3, [r7, #8]
 8003836:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003838:	2301      	movs	r3, #1
 800383a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800383c:	4b3a      	ldr	r3, [pc, #232]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a39      	ldr	r2, [pc, #228]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003842:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003846:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003848:	f7fe fd70 	bl	800232c <HAL_GetTick>
 800384c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800384e:	e009      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003850:	f7fe fd6c 	bl	800232c <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d902      	bls.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	74fb      	strb	r3, [r7, #19]
        break;
 8003862:	e005      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003864:	4b30      	ldr	r3, [pc, #192]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800386c:	2b00      	cmp	r3, #0
 800386e:	d0ef      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003870:	7cfb      	ldrb	r3, [r7, #19]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d15a      	bne.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003876:	4b2b      	ldr	r3, [pc, #172]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800387c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003880:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d01e      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	429a      	cmp	r2, r3
 8003890:	d019      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003892:	4b24      	ldr	r3, [pc, #144]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003898:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800389c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800389e:	4b21      	ldr	r3, [pc, #132]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038be:	4a19      	ldr	r2, [pc, #100]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	f003 0301 	and.w	r3, r3, #1
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d016      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d0:	f7fe fd2c 	bl	800232c <HAL_GetTick>
 80038d4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038d6:	e00b      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d8:	f7fe fd28 	bl	800232c <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d902      	bls.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	74fb      	strb	r3, [r7, #19]
            break;
 80038ee:	e006      	b.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d0ec      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80038fe:	7cfb      	ldrb	r3, [r7, #19]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10b      	bne.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003904:	4b07      	ldr	r3, [pc, #28]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003912:	4904      	ldr	r1, [pc, #16]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003914:	4313      	orrs	r3, r2
 8003916:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800391a:	e009      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800391c:	7cfb      	ldrb	r3, [r7, #19]
 800391e:	74bb      	strb	r3, [r7, #18]
 8003920:	e006      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003922:	bf00      	nop
 8003924:	40021000 	.word	0x40021000
 8003928:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800392c:	7cfb      	ldrb	r3, [r7, #19]
 800392e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003930:	7c7b      	ldrb	r3, [r7, #17]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d105      	bne.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003936:	4b9e      	ldr	r3, [pc, #632]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393a:	4a9d      	ldr	r2, [pc, #628]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800393c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003940:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00a      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800394e:	4b98      	ldr	r3, [pc, #608]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003954:	f023 0203 	bic.w	r2, r3, #3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	4994      	ldr	r1, [pc, #592]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003970:	4b8f      	ldr	r3, [pc, #572]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003976:	f023 020c 	bic.w	r2, r3, #12
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397e:	498c      	ldr	r1, [pc, #560]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003980:	4313      	orrs	r3, r2
 8003982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0304 	and.w	r3, r3, #4
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00a      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003992:	4b87      	ldr	r3, [pc, #540]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003998:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a0:	4983      	ldr	r1, [pc, #524]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0308 	and.w	r3, r3, #8
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00a      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039b4:	4b7e      	ldr	r3, [pc, #504]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80039b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c2:	497b      	ldr	r1, [pc, #492]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0320 	and.w	r3, r3, #32
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00a      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039d6:	4b76      	ldr	r3, [pc, #472]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80039d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039dc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e4:	4972      	ldr	r1, [pc, #456]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00a      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039f8:	4b6d      	ldr	r3, [pc, #436]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80039fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039fe:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a06:	496a      	ldr	r1, [pc, #424]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00a      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a1a:	4b65      	ldr	r3, [pc, #404]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a20:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a28:	4961      	ldr	r1, [pc, #388]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00a      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a3c:	4b5c      	ldr	r3, [pc, #368]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a42:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a4a:	4959      	ldr	r1, [pc, #356]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00a      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a5e:	4b54      	ldr	r3, [pc, #336]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a64:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a6c:	4950      	ldr	r1, [pc, #320]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00a      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a80:	4b4b      	ldr	r3, [pc, #300]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a86:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a8e:	4948      	ldr	r1, [pc, #288]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00a      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003aa2:	4b43      	ldr	r3, [pc, #268]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003aa4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003aa8:	f023 0203 	bic.w	r2, r3, #3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab0:	493f      	ldr	r1, [pc, #252]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d028      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ac4:	4b3a      	ldr	r3, [pc, #232]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ad2:	4937      	ldr	r1, [pc, #220]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ade:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ae2:	d106      	bne.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ae4:	4b32      	ldr	r3, [pc, #200]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	4a31      	ldr	r2, [pc, #196]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003aea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003aee:	60d3      	str	r3, [r2, #12]
 8003af0:	e011      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003af6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003afa:	d10c      	bne.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	3304      	adds	r3, #4
 8003b00:	2101      	movs	r1, #1
 8003b02:	4618      	mov	r0, r3
 8003b04:	f000 f8a4 	bl	8003c50 <RCCEx_PLLSAI1_Config>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003b0c:	7cfb      	ldrb	r3, [r7, #19]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d001      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 8003b12:	7cfb      	ldrb	r3, [r7, #19]
 8003b14:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d028      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b22:	4b23      	ldr	r3, [pc, #140]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b28:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b30:	491f      	ldr	r1, [pc, #124]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b40:	d106      	bne.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b42:	4b1b      	ldr	r3, [pc, #108]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	4a1a      	ldr	r2, [pc, #104]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003b48:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b4c:	60d3      	str	r3, [r2, #12]
 8003b4e:	e011      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b58:	d10c      	bne.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	3304      	adds	r3, #4
 8003b5e:	2101      	movs	r1, #1
 8003b60:	4618      	mov	r0, r3
 8003b62:	f000 f875 	bl	8003c50 <RCCEx_PLLSAI1_Config>
 8003b66:	4603      	mov	r3, r0
 8003b68:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b6a:	7cfb      	ldrb	r3, [r7, #19]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d001      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8003b70:	7cfb      	ldrb	r3, [r7, #19]
 8003b72:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d02b      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b80:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8e:	4908      	ldr	r1, [pc, #32]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b9e:	d109      	bne.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ba0:	4b03      	ldr	r3, [pc, #12]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	4a02      	ldr	r2, [pc, #8]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003ba6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003baa:	60d3      	str	r3, [r2, #12]
 8003bac:	e014      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x460>
 8003bae:	bf00      	nop
 8003bb0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003bbc:	d10c      	bne.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	3304      	adds	r3, #4
 8003bc2:	2101      	movs	r1, #1
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f000 f843 	bl	8003c50 <RCCEx_PLLSAI1_Config>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bce:	7cfb      	ldrb	r3, [r7, #19]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d001      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 8003bd4:	7cfb      	ldrb	r3, [r7, #19]
 8003bd6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d01c      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003be4:	4b19      	ldr	r3, [pc, #100]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8003be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf2:	4916      	ldr	r1, [pc, #88]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c02:	d10c      	bne.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3304      	adds	r3, #4
 8003c08:	2102      	movs	r1, #2
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 f820 	bl	8003c50 <RCCEx_PLLSAI1_Config>
 8003c10:	4603      	mov	r3, r0
 8003c12:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c14:	7cfb      	ldrb	r3, [r7, #19]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 8003c1a:	7cfb      	ldrb	r3, [r7, #19]
 8003c1c:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00a      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c2a:	4b08      	ldr	r3, [pc, #32]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8003c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c30:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c38:	4904      	ldr	r1, [pc, #16]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c40:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3718      	adds	r7, #24
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40021000 	.word	0x40021000

08003c50 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c5e:	4b74      	ldr	r3, [pc, #464]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d018      	beq.n	8003c9c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003c6a:	4b71      	ldr	r3, [pc, #452]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	f003 0203 	and.w	r2, r3, #3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d10d      	bne.n	8003c96 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
       ||
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d009      	beq.n	8003c96 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c82:	4b6b      	ldr	r3, [pc, #428]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	091b      	lsrs	r3, r3, #4
 8003c88:	f003 0307 	and.w	r3, r3, #7
 8003c8c:	1c5a      	adds	r2, r3, #1
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
       ||
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d047      	beq.n	8003d26 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	73fb      	strb	r3, [r7, #15]
 8003c9a:	e044      	b.n	8003d26 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2b03      	cmp	r3, #3
 8003ca2:	d018      	beq.n	8003cd6 <RCCEx_PLLSAI1_Config+0x86>
 8003ca4:	2b03      	cmp	r3, #3
 8003ca6:	d825      	bhi.n	8003cf4 <RCCEx_PLLSAI1_Config+0xa4>
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d002      	beq.n	8003cb2 <RCCEx_PLLSAI1_Config+0x62>
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d009      	beq.n	8003cc4 <RCCEx_PLLSAI1_Config+0x74>
 8003cb0:	e020      	b.n	8003cf4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003cb2:	4b5f      	ldr	r3, [pc, #380]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d11d      	bne.n	8003cfa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cc2:	e01a      	b.n	8003cfa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003cc4:	4b5a      	ldr	r3, [pc, #360]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d116      	bne.n	8003cfe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cd4:	e013      	b.n	8003cfe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003cd6:	4b56      	ldr	r3, [pc, #344]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10f      	bne.n	8003d02 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ce2:	4b53      	ldr	r3, [pc, #332]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d109      	bne.n	8003d02 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cf2:	e006      	b.n	8003d02 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	73fb      	strb	r3, [r7, #15]
      break;
 8003cf8:	e004      	b.n	8003d04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cfa:	bf00      	nop
 8003cfc:	e002      	b.n	8003d04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cfe:	bf00      	nop
 8003d00:	e000      	b.n	8003d04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d02:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d10d      	bne.n	8003d26 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d0a:	4b49      	ldr	r3, [pc, #292]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6819      	ldr	r1, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	011b      	lsls	r3, r3, #4
 8003d1e:	430b      	orrs	r3, r1
 8003d20:	4943      	ldr	r1, [pc, #268]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d26:	7bfb      	ldrb	r3, [r7, #15]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d17c      	bne.n	8003e26 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d2c:	4b40      	ldr	r3, [pc, #256]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a3f      	ldr	r2, [pc, #252]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003d36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d38:	f7fe faf8 	bl	800232c <HAL_GetTick>
 8003d3c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d3e:	e009      	b.n	8003d54 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d40:	f7fe faf4 	bl	800232c <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d902      	bls.n	8003d54 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	73fb      	strb	r3, [r7, #15]
        break;
 8003d52:	e005      	b.n	8003d60 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d54:	4b36      	ldr	r3, [pc, #216]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d1ef      	bne.n	8003d40 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d15f      	bne.n	8003e26 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d110      	bne.n	8003d8e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d6c:	4b30      	ldr	r3, [pc, #192]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003d74:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	6892      	ldr	r2, [r2, #8]
 8003d7c:	0211      	lsls	r1, r2, #8
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	68d2      	ldr	r2, [r2, #12]
 8003d82:	06d2      	lsls	r2, r2, #27
 8003d84:	430a      	orrs	r2, r1
 8003d86:	492a      	ldr	r1, [pc, #168]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	610b      	str	r3, [r1, #16]
 8003d8c:	e027      	b.n	8003dde <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d112      	bne.n	8003dba <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d94:	4b26      	ldr	r3, [pc, #152]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d96:	691b      	ldr	r3, [r3, #16]
 8003d98:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003d9c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6892      	ldr	r2, [r2, #8]
 8003da4:	0211      	lsls	r1, r2, #8
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	6912      	ldr	r2, [r2, #16]
 8003daa:	0852      	lsrs	r2, r2, #1
 8003dac:	3a01      	subs	r2, #1
 8003dae:	0552      	lsls	r2, r2, #21
 8003db0:	430a      	orrs	r2, r1
 8003db2:	491f      	ldr	r1, [pc, #124]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	610b      	str	r3, [r1, #16]
 8003db8:	e011      	b.n	8003dde <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003dba:	4b1d      	ldr	r3, [pc, #116]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003dc2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6892      	ldr	r2, [r2, #8]
 8003dca:	0211      	lsls	r1, r2, #8
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	6952      	ldr	r2, [r2, #20]
 8003dd0:	0852      	lsrs	r2, r2, #1
 8003dd2:	3a01      	subs	r2, #1
 8003dd4:	0652      	lsls	r2, r2, #25
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	4915      	ldr	r1, [pc, #84]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003dde:	4b14      	ldr	r3, [pc, #80]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a13      	ldr	r2, [pc, #76]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003de4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003de8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dea:	f7fe fa9f 	bl	800232c <HAL_GetTick>
 8003dee:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003df0:	e009      	b.n	8003e06 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003df2:	f7fe fa9b 	bl	800232c <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d902      	bls.n	8003e06 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	73fb      	strb	r3, [r7, #15]
          break;
 8003e04:	e005      	b.n	8003e12 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e06:	4b0a      	ldr	r3, [pc, #40]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d0ef      	beq.n	8003df2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003e12:	7bfb      	ldrb	r3, [r7, #15]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d106      	bne.n	8003e26 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003e18:	4b05      	ldr	r3, [pc, #20]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e1a:	691a      	ldr	r2, [r3, #16]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	4903      	ldr	r1, [pc, #12]	@ (8003e30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e22:	4313      	orrs	r3, r2
 8003e24:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3710      	adds	r7, #16
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40021000 	.word	0x40021000

08003e34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d101      	bne.n	8003e46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e054      	b.n	8003ef0 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d111      	bne.n	8003e76 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f001 fd04 	bl	8005868 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d102      	bne.n	8003e6e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4a23      	ldr	r2, [pc, #140]	@ (8003ef8 <HAL_TIM_Base_Init+0xc4>)
 8003e6c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2202      	movs	r2, #2
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	3304      	adds	r3, #4
 8003e86:	4619      	mov	r1, r3
 8003e88:	4610      	mov	r0, r2
 8003e8a:	f000 ffd1 	bl	8004e30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2201      	movs	r2, #1
 8003e92:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	08001de5 	.word	0x08001de5

08003efc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b085      	sub	sp, #20
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d001      	beq.n	8003f14 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e038      	b.n	8003f86 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2202      	movs	r2, #2
 8003f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a1c      	ldr	r2, [pc, #112]	@ (8003f94 <HAL_TIM_Base_Start+0x98>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d00e      	beq.n	8003f44 <HAL_TIM_Base_Start+0x48>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f2e:	d009      	beq.n	8003f44 <HAL_TIM_Base_Start+0x48>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a18      	ldr	r2, [pc, #96]	@ (8003f98 <HAL_TIM_Base_Start+0x9c>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d004      	beq.n	8003f44 <HAL_TIM_Base_Start+0x48>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a17      	ldr	r2, [pc, #92]	@ (8003f9c <HAL_TIM_Base_Start+0xa0>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d115      	bne.n	8003f70 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	689a      	ldr	r2, [r3, #8]
 8003f4a:	4b15      	ldr	r3, [pc, #84]	@ (8003fa0 <HAL_TIM_Base_Start+0xa4>)
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2b06      	cmp	r3, #6
 8003f54:	d015      	beq.n	8003f82 <HAL_TIM_Base_Start+0x86>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f5c:	d011      	beq.n	8003f82 <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f042 0201 	orr.w	r2, r2, #1
 8003f6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f6e:	e008      	b.n	8003f82 <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0201 	orr.w	r2, r2, #1
 8003f7e:	601a      	str	r2, [r3, #0]
 8003f80:	e000      	b.n	8003f84 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3714      	adds	r7, #20
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	40012c00 	.word	0x40012c00
 8003f98:	40000400 	.word	0x40000400
 8003f9c:	40014000 	.word	0x40014000
 8003fa0:	00010007 	.word	0x00010007

08003fa4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d001      	beq.n	8003fbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e040      	b.n	800403e <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68da      	ldr	r2, [r3, #12]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f042 0201 	orr.w	r2, r2, #1
 8003fd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a1c      	ldr	r2, [pc, #112]	@ (800404c <HAL_TIM_Base_Start_IT+0xa8>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d00e      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0x58>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fe6:	d009      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0x58>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a18      	ldr	r2, [pc, #96]	@ (8004050 <HAL_TIM_Base_Start_IT+0xac>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d004      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0x58>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a17      	ldr	r2, [pc, #92]	@ (8004054 <HAL_TIM_Base_Start_IT+0xb0>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d115      	bne.n	8004028 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	689a      	ldr	r2, [r3, #8]
 8004002:	4b15      	ldr	r3, [pc, #84]	@ (8004058 <HAL_TIM_Base_Start_IT+0xb4>)
 8004004:	4013      	ands	r3, r2
 8004006:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2b06      	cmp	r3, #6
 800400c:	d015      	beq.n	800403a <HAL_TIM_Base_Start_IT+0x96>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004014:	d011      	beq.n	800403a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f042 0201 	orr.w	r2, r2, #1
 8004024:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004026:	e008      	b.n	800403a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0201 	orr.w	r2, r2, #1
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	e000      	b.n	800403c <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800403a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800403c:	2300      	movs	r3, #0
}
 800403e:	4618      	mov	r0, r3
 8004040:	3714      	adds	r7, #20
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	40012c00 	.word	0x40012c00
 8004050:	40000400 	.word	0x40000400
 8004054:	40014000 	.word	0x40014000
 8004058:	00010007 	.word	0x00010007

0800405c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d101      	bne.n	800406e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e054      	b.n	8004118 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b00      	cmp	r3, #0
 8004078:	d111      	bne.n	800409e <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f001 fbf0 	bl	8005868 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800408c:	2b00      	cmp	r3, #0
 800408e:	d102      	bne.n	8004096 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a23      	ldr	r2, [pc, #140]	@ (8004120 <HAL_TIM_PWM_Init+0xc4>)
 8004094:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2202      	movs	r2, #2
 80040a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	3304      	adds	r3, #4
 80040ae:	4619      	mov	r1, r3
 80040b0:	4610      	mov	r0, r2
 80040b2:	f000 febd 	bl	8004e30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2201      	movs	r2, #1
 80040da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2201      	movs	r2, #1
 80040e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2201      	movs	r2, #1
 80040f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3708      	adds	r7, #8
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	08004125 	.word	0x08004125

08004124 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d109      	bne.n	800415c <HAL_TIM_PWM_Start+0x24>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	bf14      	ite	ne
 8004154:	2301      	movne	r3, #1
 8004156:	2300      	moveq	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	e03c      	b.n	80041d6 <HAL_TIM_PWM_Start+0x9e>
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	2b04      	cmp	r3, #4
 8004160:	d109      	bne.n	8004176 <HAL_TIM_PWM_Start+0x3e>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004168:	b2db      	uxtb	r3, r3
 800416a:	2b01      	cmp	r3, #1
 800416c:	bf14      	ite	ne
 800416e:	2301      	movne	r3, #1
 8004170:	2300      	moveq	r3, #0
 8004172:	b2db      	uxtb	r3, r3
 8004174:	e02f      	b.n	80041d6 <HAL_TIM_PWM_Start+0x9e>
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	2b08      	cmp	r3, #8
 800417a:	d109      	bne.n	8004190 <HAL_TIM_PWM_Start+0x58>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004182:	b2db      	uxtb	r3, r3
 8004184:	2b01      	cmp	r3, #1
 8004186:	bf14      	ite	ne
 8004188:	2301      	movne	r3, #1
 800418a:	2300      	moveq	r3, #0
 800418c:	b2db      	uxtb	r3, r3
 800418e:	e022      	b.n	80041d6 <HAL_TIM_PWM_Start+0x9e>
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	2b0c      	cmp	r3, #12
 8004194:	d109      	bne.n	80041aa <HAL_TIM_PWM_Start+0x72>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800419c:	b2db      	uxtb	r3, r3
 800419e:	2b01      	cmp	r3, #1
 80041a0:	bf14      	ite	ne
 80041a2:	2301      	movne	r3, #1
 80041a4:	2300      	moveq	r3, #0
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	e015      	b.n	80041d6 <HAL_TIM_PWM_Start+0x9e>
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	2b10      	cmp	r3, #16
 80041ae:	d109      	bne.n	80041c4 <HAL_TIM_PWM_Start+0x8c>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	bf14      	ite	ne
 80041bc:	2301      	movne	r3, #1
 80041be:	2300      	moveq	r3, #0
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	e008      	b.n	80041d6 <HAL_TIM_PWM_Start+0x9e>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	bf14      	ite	ne
 80041d0:	2301      	movne	r3, #1
 80041d2:	2300      	moveq	r3, #0
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d001      	beq.n	80041de <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e083      	b.n	80042e6 <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d104      	bne.n	80041ee <HAL_TIM_PWM_Start+0xb6>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2202      	movs	r2, #2
 80041e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041ec:	e023      	b.n	8004236 <HAL_TIM_PWM_Start+0xfe>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d104      	bne.n	80041fe <HAL_TIM_PWM_Start+0xc6>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2202      	movs	r2, #2
 80041f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041fc:	e01b      	b.n	8004236 <HAL_TIM_PWM_Start+0xfe>
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b08      	cmp	r3, #8
 8004202:	d104      	bne.n	800420e <HAL_TIM_PWM_Start+0xd6>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800420c:	e013      	b.n	8004236 <HAL_TIM_PWM_Start+0xfe>
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2b0c      	cmp	r3, #12
 8004212:	d104      	bne.n	800421e <HAL_TIM_PWM_Start+0xe6>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2202      	movs	r2, #2
 8004218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800421c:	e00b      	b.n	8004236 <HAL_TIM_PWM_Start+0xfe>
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	2b10      	cmp	r3, #16
 8004222:	d104      	bne.n	800422e <HAL_TIM_PWM_Start+0xf6>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2202      	movs	r2, #2
 8004228:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800422c:	e003      	b.n	8004236 <HAL_TIM_PWM_Start+0xfe>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2202      	movs	r2, #2
 8004232:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2201      	movs	r2, #1
 800423c:	6839      	ldr	r1, [r7, #0]
 800423e:	4618      	mov	r0, r3
 8004240:	f001 faec 	bl	800581c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a29      	ldr	r2, [pc, #164]	@ (80042f0 <HAL_TIM_PWM_Start+0x1b8>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d009      	beq.n	8004262 <HAL_TIM_PWM_Start+0x12a>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a28      	ldr	r2, [pc, #160]	@ (80042f4 <HAL_TIM_PWM_Start+0x1bc>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d004      	beq.n	8004262 <HAL_TIM_PWM_Start+0x12a>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a26      	ldr	r2, [pc, #152]	@ (80042f8 <HAL_TIM_PWM_Start+0x1c0>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d101      	bne.n	8004266 <HAL_TIM_PWM_Start+0x12e>
 8004262:	2301      	movs	r3, #1
 8004264:	e000      	b.n	8004268 <HAL_TIM_PWM_Start+0x130>
 8004266:	2300      	movs	r3, #0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d007      	beq.n	800427c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800427a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a1b      	ldr	r2, [pc, #108]	@ (80042f0 <HAL_TIM_PWM_Start+0x1b8>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d00e      	beq.n	80042a4 <HAL_TIM_PWM_Start+0x16c>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800428e:	d009      	beq.n	80042a4 <HAL_TIM_PWM_Start+0x16c>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a19      	ldr	r2, [pc, #100]	@ (80042fc <HAL_TIM_PWM_Start+0x1c4>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d004      	beq.n	80042a4 <HAL_TIM_PWM_Start+0x16c>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a15      	ldr	r2, [pc, #84]	@ (80042f4 <HAL_TIM_PWM_Start+0x1bc>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d115      	bne.n	80042d0 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689a      	ldr	r2, [r3, #8]
 80042aa:	4b15      	ldr	r3, [pc, #84]	@ (8004300 <HAL_TIM_PWM_Start+0x1c8>)
 80042ac:	4013      	ands	r3, r2
 80042ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2b06      	cmp	r3, #6
 80042b4:	d015      	beq.n	80042e2 <HAL_TIM_PWM_Start+0x1aa>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042bc:	d011      	beq.n	80042e2 <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f042 0201 	orr.w	r2, r2, #1
 80042cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ce:	e008      	b.n	80042e2 <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f042 0201 	orr.w	r2, r2, #1
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	e000      	b.n	80042e4 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	40012c00 	.word	0x40012c00
 80042f4:	40014000 	.word	0x40014000
 80042f8:	40014400 	.word	0x40014400
 80042fc:	40000400 	.word	0x40000400
 8004300:	00010007 	.word	0x00010007

08004304 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d101      	bne.n	8004316 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e054      	b.n	80043c0 <HAL_TIM_IC_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b00      	cmp	r3, #0
 8004320:	d111      	bne.n	8004346 <HAL_TIM_IC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f001 fa9c 	bl	8005868 <TIM_ResetCallback>

    if (htim->IC_MspInitCallback == NULL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004334:	2b00      	cmp	r3, #0
 8004336:	d102      	bne.n	800433e <HAL_TIM_IC_Init+0x3a>
    {
      htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a23      	ldr	r2, [pc, #140]	@ (80043c8 <HAL_TIM_IC_Init+0xc4>)
 800433c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	4798      	blx	r3
    HAL_TIM_IC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2202      	movs	r2, #2
 800434a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	3304      	adds	r3, #4
 8004356:	4619      	mov	r1, r3
 8004358:	4610      	mov	r0, r2
 800435a:	f000 fd69 	bl	8004e30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2201      	movs	r2, #1
 8004362:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2201      	movs	r2, #1
 800436a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2201      	movs	r2, #1
 8004372:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2201      	movs	r2, #1
 80043ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	080043cd 	.word	0x080043cd

080043cc <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043ea:	2300      	movs	r3, #0
 80043ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d104      	bne.n	80043fe <HAL_TIM_IC_Start_IT+0x1e>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	e023      	b.n	8004446 <HAL_TIM_IC_Start_IT+0x66>
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	2b04      	cmp	r3, #4
 8004402:	d104      	bne.n	800440e <HAL_TIM_IC_Start_IT+0x2e>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800440a:	b2db      	uxtb	r3, r3
 800440c:	e01b      	b.n	8004446 <HAL_TIM_IC_Start_IT+0x66>
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	2b08      	cmp	r3, #8
 8004412:	d104      	bne.n	800441e <HAL_TIM_IC_Start_IT+0x3e>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800441a:	b2db      	uxtb	r3, r3
 800441c:	e013      	b.n	8004446 <HAL_TIM_IC_Start_IT+0x66>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b0c      	cmp	r3, #12
 8004422:	d104      	bne.n	800442e <HAL_TIM_IC_Start_IT+0x4e>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800442a:	b2db      	uxtb	r3, r3
 800442c:	e00b      	b.n	8004446 <HAL_TIM_IC_Start_IT+0x66>
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	2b10      	cmp	r3, #16
 8004432:	d104      	bne.n	800443e <HAL_TIM_IC_Start_IT+0x5e>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800443a:	b2db      	uxtb	r3, r3
 800443c:	e003      	b.n	8004446 <HAL_TIM_IC_Start_IT+0x66>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004444:	b2db      	uxtb	r3, r3
 8004446:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d104      	bne.n	8004458 <HAL_TIM_IC_Start_IT+0x78>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004454:	b2db      	uxtb	r3, r3
 8004456:	e013      	b.n	8004480 <HAL_TIM_IC_Start_IT+0xa0>
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	2b04      	cmp	r3, #4
 800445c:	d104      	bne.n	8004468 <HAL_TIM_IC_Start_IT+0x88>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004464:	b2db      	uxtb	r3, r3
 8004466:	e00b      	b.n	8004480 <HAL_TIM_IC_Start_IT+0xa0>
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	2b08      	cmp	r3, #8
 800446c:	d104      	bne.n	8004478 <HAL_TIM_IC_Start_IT+0x98>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004474:	b2db      	uxtb	r3, r3
 8004476:	e003      	b.n	8004480 <HAL_TIM_IC_Start_IT+0xa0>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800447e:	b2db      	uxtb	r3, r3
 8004480:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004482:	7bbb      	ldrb	r3, [r7, #14]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d102      	bne.n	800448e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004488:	7b7b      	ldrb	r3, [r7, #13]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d001      	beq.n	8004492 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e0ce      	b.n	8004630 <HAL_TIM_IC_Start_IT+0x250>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d104      	bne.n	80044a2 <HAL_TIM_IC_Start_IT+0xc2>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2202      	movs	r2, #2
 800449c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044a0:	e023      	b.n	80044ea <HAL_TIM_IC_Start_IT+0x10a>
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d104      	bne.n	80044b2 <HAL_TIM_IC_Start_IT+0xd2>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2202      	movs	r2, #2
 80044ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044b0:	e01b      	b.n	80044ea <HAL_TIM_IC_Start_IT+0x10a>
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b08      	cmp	r3, #8
 80044b6:	d104      	bne.n	80044c2 <HAL_TIM_IC_Start_IT+0xe2>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2202      	movs	r2, #2
 80044bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044c0:	e013      	b.n	80044ea <HAL_TIM_IC_Start_IT+0x10a>
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2b0c      	cmp	r3, #12
 80044c6:	d104      	bne.n	80044d2 <HAL_TIM_IC_Start_IT+0xf2>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2202      	movs	r2, #2
 80044cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044d0:	e00b      	b.n	80044ea <HAL_TIM_IC_Start_IT+0x10a>
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	2b10      	cmp	r3, #16
 80044d6:	d104      	bne.n	80044e2 <HAL_TIM_IC_Start_IT+0x102>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044e0:	e003      	b.n	80044ea <HAL_TIM_IC_Start_IT+0x10a>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2202      	movs	r2, #2
 80044e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d104      	bne.n	80044fa <HAL_TIM_IC_Start_IT+0x11a>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2202      	movs	r2, #2
 80044f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044f8:	e013      	b.n	8004522 <HAL_TIM_IC_Start_IT+0x142>
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	2b04      	cmp	r3, #4
 80044fe:	d104      	bne.n	800450a <HAL_TIM_IC_Start_IT+0x12a>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2202      	movs	r2, #2
 8004504:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004508:	e00b      	b.n	8004522 <HAL_TIM_IC_Start_IT+0x142>
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	2b08      	cmp	r3, #8
 800450e:	d104      	bne.n	800451a <HAL_TIM_IC_Start_IT+0x13a>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2202      	movs	r2, #2
 8004514:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004518:	e003      	b.n	8004522 <HAL_TIM_IC_Start_IT+0x142>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2202      	movs	r2, #2
 800451e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	2b0c      	cmp	r3, #12
 8004526:	d841      	bhi.n	80045ac <HAL_TIM_IC_Start_IT+0x1cc>
 8004528:	a201      	add	r2, pc, #4	@ (adr r2, 8004530 <HAL_TIM_IC_Start_IT+0x150>)
 800452a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800452e:	bf00      	nop
 8004530:	08004565 	.word	0x08004565
 8004534:	080045ad 	.word	0x080045ad
 8004538:	080045ad 	.word	0x080045ad
 800453c:	080045ad 	.word	0x080045ad
 8004540:	08004577 	.word	0x08004577
 8004544:	080045ad 	.word	0x080045ad
 8004548:	080045ad 	.word	0x080045ad
 800454c:	080045ad 	.word	0x080045ad
 8004550:	08004589 	.word	0x08004589
 8004554:	080045ad 	.word	0x080045ad
 8004558:	080045ad 	.word	0x080045ad
 800455c:	080045ad 	.word	0x080045ad
 8004560:	0800459b 	.word	0x0800459b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68da      	ldr	r2, [r3, #12]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0202 	orr.w	r2, r2, #2
 8004572:	60da      	str	r2, [r3, #12]
      break;
 8004574:	e01d      	b.n	80045b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68da      	ldr	r2, [r3, #12]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f042 0204 	orr.w	r2, r2, #4
 8004584:	60da      	str	r2, [r3, #12]
      break;
 8004586:	e014      	b.n	80045b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68da      	ldr	r2, [r3, #12]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f042 0208 	orr.w	r2, r2, #8
 8004596:	60da      	str	r2, [r3, #12]
      break;
 8004598:	e00b      	b.n	80045b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68da      	ldr	r2, [r3, #12]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f042 0210 	orr.w	r2, r2, #16
 80045a8:	60da      	str	r2, [r3, #12]
      break;
 80045aa:	e002      	b.n	80045b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	73fb      	strb	r3, [r7, #15]
      break;
 80045b0:	bf00      	nop
  }

  if (status == HAL_OK)
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d13a      	bne.n	800462e <HAL_TIM_IC_Start_IT+0x24e>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2201      	movs	r2, #1
 80045be:	6839      	ldr	r1, [r7, #0]
 80045c0:	4618      	mov	r0, r3
 80045c2:	f001 f92b 	bl	800581c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a1b      	ldr	r2, [pc, #108]	@ (8004638 <HAL_TIM_IC_Start_IT+0x258>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d00e      	beq.n	80045ee <HAL_TIM_IC_Start_IT+0x20e>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045d8:	d009      	beq.n	80045ee <HAL_TIM_IC_Start_IT+0x20e>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a17      	ldr	r2, [pc, #92]	@ (800463c <HAL_TIM_IC_Start_IT+0x25c>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d004      	beq.n	80045ee <HAL_TIM_IC_Start_IT+0x20e>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a15      	ldr	r2, [pc, #84]	@ (8004640 <HAL_TIM_IC_Start_IT+0x260>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d115      	bne.n	800461a <HAL_TIM_IC_Start_IT+0x23a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	4b13      	ldr	r3, [pc, #76]	@ (8004644 <HAL_TIM_IC_Start_IT+0x264>)
 80045f6:	4013      	ands	r3, r2
 80045f8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	2b06      	cmp	r3, #6
 80045fe:	d015      	beq.n	800462c <HAL_TIM_IC_Start_IT+0x24c>
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004606:	d011      	beq.n	800462c <HAL_TIM_IC_Start_IT+0x24c>
      {
        __HAL_TIM_ENABLE(htim);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f042 0201 	orr.w	r2, r2, #1
 8004616:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004618:	e008      	b.n	800462c <HAL_TIM_IC_Start_IT+0x24c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f042 0201 	orr.w	r2, r2, #1
 8004628:	601a      	str	r2, [r3, #0]
 800462a:	e000      	b.n	800462e <HAL_TIM_IC_Start_IT+0x24e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800462c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800462e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004630:	4618      	mov	r0, r3
 8004632:	3710      	adds	r7, #16
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	40012c00 	.word	0x40012c00
 800463c:	40000400 	.word	0x40000400
 8004640:	40014000 	.word	0x40014000
 8004644:	00010007 	.word	0x00010007

08004648 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d026      	beq.n	80046b8 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d021      	beq.n	80046b8 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f06f 0202 	mvn.w	r2, #2
 800467c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	f003 0303 	and.w	r3, r3, #3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d005      	beq.n	800469e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	4798      	blx	r3
 800469c:	e009      	b.n	80046b2 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f003 0304 	and.w	r3, r3, #4
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d026      	beq.n	8004710 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f003 0304 	and.w	r3, r3, #4
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d021      	beq.n	8004710 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f06f 0204 	mvn.w	r2, #4
 80046d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2202      	movs	r2, #2
 80046da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d005      	beq.n	80046f6 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	4798      	blx	r3
 80046f4:	e009      	b.n	800470a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	f003 0308 	and.w	r3, r3, #8
 8004716:	2b00      	cmp	r3, #0
 8004718:	d026      	beq.n	8004768 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f003 0308 	and.w	r3, r3, #8
 8004720:	2b00      	cmp	r3, #0
 8004722:	d021      	beq.n	8004768 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f06f 0208 	mvn.w	r2, #8
 800472c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2204      	movs	r2, #4
 8004732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	f003 0303 	and.w	r3, r3, #3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d005      	beq.n	800474e <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	4798      	blx	r3
 800474c:	e009      	b.n	8004762 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	f003 0310 	and.w	r3, r3, #16
 800476e:	2b00      	cmp	r3, #0
 8004770:	d026      	beq.n	80047c0 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f003 0310 	and.w	r3, r3, #16
 8004778:	2b00      	cmp	r3, #0
 800477a:	d021      	beq.n	80047c0 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f06f 0210 	mvn.w	r2, #16
 8004784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2208      	movs	r2, #8
 800478a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	69db      	ldr	r3, [r3, #28]
 8004792:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004796:	2b00      	cmp	r3, #0
 8004798:	d005      	beq.n	80047a6 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	4798      	blx	r3
 80047a4:	e009      	b.n	80047ba <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00e      	beq.n	80047e8 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f003 0301 	and.w	r3, r3, #1
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d009      	beq.n	80047e8 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f06f 0201 	mvn.w	r2, #1
 80047dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d104      	bne.n	80047fc <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00e      	beq.n	800481a <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004802:	2b00      	cmp	r3, #0
 8004804:	d009      	beq.n	800481a <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800480e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00e      	beq.n	8004842 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482a:	2b00      	cmp	r3, #0
 800482c:	d009      	beq.n	8004842 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00e      	beq.n	800486a <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004852:	2b00      	cmp	r3, #0
 8004854:	d009      	beq.n	800486a <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800485e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	f003 0320 	and.w	r3, r3, #32
 8004870:	2b00      	cmp	r3, #0
 8004872:	d00e      	beq.n	8004892 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f003 0320 	and.w	r3, r3, #32
 800487a:	2b00      	cmp	r3, #0
 800487c:	d009      	beq.n	8004892 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f06f 0220 	mvn.w	r2, #32
 8004886:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004892:	bf00      	nop
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}

0800489a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800489a:	b580      	push	{r7, lr}
 800489c:	b086      	sub	sp, #24
 800489e:	af00      	add	r7, sp, #0
 80048a0:	60f8      	str	r0, [r7, #12]
 80048a2:	60b9      	str	r1, [r7, #8]
 80048a4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048a6:	2300      	movs	r3, #0
 80048a8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d101      	bne.n	80048b8 <HAL_TIM_IC_ConfigChannel+0x1e>
 80048b4:	2302      	movs	r3, #2
 80048b6:	e088      	b.n	80049ca <HAL_TIM_IC_ConfigChannel+0x130>
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d11b      	bne.n	80048fe <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80048d6:	f000 fda3 	bl	8005420 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	699a      	ldr	r2, [r3, #24]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f022 020c 	bic.w	r2, r2, #12
 80048e8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	6999      	ldr	r1, [r3, #24]
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	689a      	ldr	r2, [r3, #8]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	619a      	str	r2, [r3, #24]
 80048fc:	e060      	b.n	80049c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2b04      	cmp	r3, #4
 8004902:	d11c      	bne.n	800493e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004914:	f000 fe3c 	bl	8005590 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699a      	ldr	r2, [r3, #24]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004926:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	6999      	ldr	r1, [r3, #24]
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	021a      	lsls	r2, r3, #8
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	430a      	orrs	r2, r1
 800493a:	619a      	str	r2, [r3, #24]
 800493c:	e040      	b.n	80049c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b08      	cmp	r3, #8
 8004942:	d11b      	bne.n	800497c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004954:	f000 fea2 	bl	800569c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	69da      	ldr	r2, [r3, #28]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 020c 	bic.w	r2, r2, #12
 8004966:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	69d9      	ldr	r1, [r3, #28]
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	689a      	ldr	r2, [r3, #8]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	61da      	str	r2, [r3, #28]
 800497a:	e021      	b.n	80049c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b0c      	cmp	r3, #12
 8004980:	d11c      	bne.n	80049bc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004992:	f000 fecb 	bl	800572c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	69da      	ldr	r2, [r3, #28]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80049a4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	69d9      	ldr	r1, [r3, #28]
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	021a      	lsls	r2, r3, #8
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	61da      	str	r2, [r3, #28]
 80049ba:	e001      	b.n	80049c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3718      	adds	r7, #24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
	...

080049d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b086      	sub	sp, #24
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049e0:	2300      	movs	r3, #0
 80049e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d101      	bne.n	80049f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049ee:	2302      	movs	r3, #2
 80049f0:	e0ff      	b.n	8004bf2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2b14      	cmp	r3, #20
 80049fe:	f200 80f0 	bhi.w	8004be2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004a02:	a201      	add	r2, pc, #4	@ (adr r2, 8004a08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a08:	08004a5d 	.word	0x08004a5d
 8004a0c:	08004be3 	.word	0x08004be3
 8004a10:	08004be3 	.word	0x08004be3
 8004a14:	08004be3 	.word	0x08004be3
 8004a18:	08004a9d 	.word	0x08004a9d
 8004a1c:	08004be3 	.word	0x08004be3
 8004a20:	08004be3 	.word	0x08004be3
 8004a24:	08004be3 	.word	0x08004be3
 8004a28:	08004adf 	.word	0x08004adf
 8004a2c:	08004be3 	.word	0x08004be3
 8004a30:	08004be3 	.word	0x08004be3
 8004a34:	08004be3 	.word	0x08004be3
 8004a38:	08004b1f 	.word	0x08004b1f
 8004a3c:	08004be3 	.word	0x08004be3
 8004a40:	08004be3 	.word	0x08004be3
 8004a44:	08004be3 	.word	0x08004be3
 8004a48:	08004b61 	.word	0x08004b61
 8004a4c:	08004be3 	.word	0x08004be3
 8004a50:	08004be3 	.word	0x08004be3
 8004a54:	08004be3 	.word	0x08004be3
 8004a58:	08004ba1 	.word	0x08004ba1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68b9      	ldr	r1, [r7, #8]
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 fa58 	bl	8004f18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699a      	ldr	r2, [r3, #24]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f042 0208 	orr.w	r2, r2, #8
 8004a76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	699a      	ldr	r2, [r3, #24]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f022 0204 	bic.w	r2, r2, #4
 8004a86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	6999      	ldr	r1, [r3, #24]
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	691a      	ldr	r2, [r3, #16]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	430a      	orrs	r2, r1
 8004a98:	619a      	str	r2, [r3, #24]
      break;
 8004a9a:	e0a5      	b.n	8004be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68b9      	ldr	r1, [r7, #8]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 fab6 	bl	8005014 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699a      	ldr	r2, [r3, #24]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ab6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	699a      	ldr	r2, [r3, #24]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ac6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	6999      	ldr	r1, [r3, #24]
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	021a      	lsls	r2, r3, #8
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	619a      	str	r2, [r3, #24]
      break;
 8004adc:	e084      	b.n	8004be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68b9      	ldr	r1, [r7, #8]
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 fb11 	bl	800510c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	69da      	ldr	r2, [r3, #28]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f042 0208 	orr.w	r2, r2, #8
 8004af8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	69da      	ldr	r2, [r3, #28]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f022 0204 	bic.w	r2, r2, #4
 8004b08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	69d9      	ldr	r1, [r3, #28]
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	691a      	ldr	r2, [r3, #16]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	61da      	str	r2, [r3, #28]
      break;
 8004b1c:	e064      	b.n	8004be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68b9      	ldr	r1, [r7, #8]
 8004b24:	4618      	mov	r0, r3
 8004b26:	f000 fb6b 	bl	8005200 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	69da      	ldr	r2, [r3, #28]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	69da      	ldr	r2, [r3, #28]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	69d9      	ldr	r1, [r3, #28]
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	021a      	lsls	r2, r3, #8
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	61da      	str	r2, [r3, #28]
      break;
 8004b5e:	e043      	b.n	8004be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68b9      	ldr	r1, [r7, #8]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f000 fba8 	bl	80052bc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f042 0208 	orr.w	r2, r2, #8
 8004b7a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f022 0204 	bic.w	r2, r2, #4
 8004b8a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	691a      	ldr	r2, [r3, #16]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004b9e:	e023      	b.n	8004be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68b9      	ldr	r1, [r7, #8]
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f000 fbe0 	bl	800536c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	021a      	lsls	r2, r3, #8
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004be0:	e002      	b.n	8004be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	75fb      	strb	r3, [r7, #23]
      break;
 8004be6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004bf0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3718      	adds	r7, #24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop

08004bfc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c06:	2300      	movs	r3, #0
 8004c08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d101      	bne.n	8004c18 <HAL_TIM_ConfigClockSource+0x1c>
 8004c14:	2302      	movs	r3, #2
 8004c16:	e0b6      	b.n	8004d86 <HAL_TIM_ConfigClockSource+0x18a>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2202      	movs	r2, #2
 8004c24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c36:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c54:	d03e      	beq.n	8004cd4 <HAL_TIM_ConfigClockSource+0xd8>
 8004c56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c5a:	f200 8087 	bhi.w	8004d6c <HAL_TIM_ConfigClockSource+0x170>
 8004c5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c62:	f000 8086 	beq.w	8004d72 <HAL_TIM_ConfigClockSource+0x176>
 8004c66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c6a:	d87f      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x170>
 8004c6c:	2b70      	cmp	r3, #112	@ 0x70
 8004c6e:	d01a      	beq.n	8004ca6 <HAL_TIM_ConfigClockSource+0xaa>
 8004c70:	2b70      	cmp	r3, #112	@ 0x70
 8004c72:	d87b      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x170>
 8004c74:	2b60      	cmp	r3, #96	@ 0x60
 8004c76:	d050      	beq.n	8004d1a <HAL_TIM_ConfigClockSource+0x11e>
 8004c78:	2b60      	cmp	r3, #96	@ 0x60
 8004c7a:	d877      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x170>
 8004c7c:	2b50      	cmp	r3, #80	@ 0x50
 8004c7e:	d03c      	beq.n	8004cfa <HAL_TIM_ConfigClockSource+0xfe>
 8004c80:	2b50      	cmp	r3, #80	@ 0x50
 8004c82:	d873      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x170>
 8004c84:	2b40      	cmp	r3, #64	@ 0x40
 8004c86:	d058      	beq.n	8004d3a <HAL_TIM_ConfigClockSource+0x13e>
 8004c88:	2b40      	cmp	r3, #64	@ 0x40
 8004c8a:	d86f      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x170>
 8004c8c:	2b30      	cmp	r3, #48	@ 0x30
 8004c8e:	d064      	beq.n	8004d5a <HAL_TIM_ConfigClockSource+0x15e>
 8004c90:	2b30      	cmp	r3, #48	@ 0x30
 8004c92:	d86b      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x170>
 8004c94:	2b20      	cmp	r3, #32
 8004c96:	d060      	beq.n	8004d5a <HAL_TIM_ConfigClockSource+0x15e>
 8004c98:	2b20      	cmp	r3, #32
 8004c9a:	d867      	bhi.n	8004d6c <HAL_TIM_ConfigClockSource+0x170>
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d05c      	beq.n	8004d5a <HAL_TIM_ConfigClockSource+0x15e>
 8004ca0:	2b10      	cmp	r3, #16
 8004ca2:	d05a      	beq.n	8004d5a <HAL_TIM_ConfigClockSource+0x15e>
 8004ca4:	e062      	b.n	8004d6c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cb6:	f000 fd91 	bl	80057dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004cc8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	609a      	str	r2, [r3, #8]
      break;
 8004cd2:	e04f      	b.n	8004d74 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ce4:	f000 fd7a 	bl	80057dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689a      	ldr	r2, [r3, #8]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cf6:	609a      	str	r2, [r3, #8]
      break;
 8004cf8:	e03c      	b.n	8004d74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d06:	461a      	mov	r2, r3
 8004d08:	f000 fbfa 	bl	8005500 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2150      	movs	r1, #80	@ 0x50
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 fd47 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 8004d18:	e02c      	b.n	8004d74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d26:	461a      	mov	r2, r3
 8004d28:	f000 fc7c 	bl	8005624 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2160      	movs	r1, #96	@ 0x60
 8004d32:	4618      	mov	r0, r3
 8004d34:	f000 fd37 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 8004d38:	e01c      	b.n	8004d74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d46:	461a      	mov	r2, r3
 8004d48:	f000 fbda 	bl	8005500 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2140      	movs	r1, #64	@ 0x40
 8004d52:	4618      	mov	r0, r3
 8004d54:	f000 fd27 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 8004d58:	e00c      	b.n	8004d74 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4619      	mov	r1, r3
 8004d64:	4610      	mov	r0, r2
 8004d66:	f000 fd1e 	bl	80057a6 <TIM_ITRx_SetConfig>
      break;
 8004d6a:	e003      	b.n	8004d74 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d70:	e000      	b.n	8004d74 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004d72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3710      	adds	r7, #16
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}

08004d8e <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004d8e:	b480      	push	{r7}
 8004d90:	b083      	sub	sp, #12
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8004d96:	bf00      	nop
 8004d98:	370c      	adds	r7, #12
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr

08004da2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b083      	sub	sp, #12
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004daa:	bf00      	nop
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr

08004db6 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004db6:	b480      	push	{r7}
 8004db8:	b083      	sub	sp, #12
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8004dbe:	bf00      	nop
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr

08004dca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b083      	sub	sp, #12
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b083      	sub	sp, #12
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004dfa:	bf00      	nop
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr

08004e06 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8004e0e:	bf00      	nop
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr

08004e1a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004e1a:	b480      	push	{r7}
 8004e1c:	b083      	sub	sp, #12
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004e22:	bf00      	nop
 8004e24:	370c      	adds	r7, #12
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr
	...

08004e30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a31      	ldr	r2, [pc, #196]	@ (8004f08 <TIM_Base_SetConfig+0xd8>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d007      	beq.n	8004e58 <TIM_Base_SetConfig+0x28>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e4e:	d003      	beq.n	8004e58 <TIM_Base_SetConfig+0x28>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a2e      	ldr	r2, [pc, #184]	@ (8004f0c <TIM_Base_SetConfig+0xdc>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d108      	bne.n	8004e6a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a26      	ldr	r2, [pc, #152]	@ (8004f08 <TIM_Base_SetConfig+0xd8>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d00f      	beq.n	8004e92 <TIM_Base_SetConfig+0x62>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e78:	d00b      	beq.n	8004e92 <TIM_Base_SetConfig+0x62>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a23      	ldr	r2, [pc, #140]	@ (8004f0c <TIM_Base_SetConfig+0xdc>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d007      	beq.n	8004e92 <TIM_Base_SetConfig+0x62>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a22      	ldr	r2, [pc, #136]	@ (8004f10 <TIM_Base_SetConfig+0xe0>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d003      	beq.n	8004e92 <TIM_Base_SetConfig+0x62>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a21      	ldr	r2, [pc, #132]	@ (8004f14 <TIM_Base_SetConfig+0xe4>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d108      	bne.n	8004ea4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	68fa      	ldr	r2, [r7, #12]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	689a      	ldr	r2, [r3, #8]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a10      	ldr	r2, [pc, #64]	@ (8004f08 <TIM_Base_SetConfig+0xd8>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d007      	beq.n	8004eda <TIM_Base_SetConfig+0xaa>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a10      	ldr	r2, [pc, #64]	@ (8004f10 <TIM_Base_SetConfig+0xe0>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d003      	beq.n	8004eda <TIM_Base_SetConfig+0xaa>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a0f      	ldr	r2, [pc, #60]	@ (8004f14 <TIM_Base_SetConfig+0xe4>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d103      	bne.n	8004ee2 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	691a      	ldr	r2, [r3, #16]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f043 0204 	orr.w	r2, r3, #4
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	68fa      	ldr	r2, [r7, #12]
 8004ef8:	601a      	str	r2, [r3, #0]
}
 8004efa:	bf00      	nop
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	40012c00 	.word	0x40012c00
 8004f0c:	40000400 	.word	0x40000400
 8004f10:	40014000 	.word	0x40014000
 8004f14:	40014400 	.word	0x40014400

08004f18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	f023 0201 	bic.w	r2, r3, #1
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	699b      	ldr	r3, [r3, #24]
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f023 0303 	bic.w	r3, r3, #3
 8004f52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	f023 0302 	bic.w	r3, r3, #2
 8004f64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	697a      	ldr	r2, [r7, #20]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a25      	ldr	r2, [pc, #148]	@ (8005008 <TIM_OC1_SetConfig+0xf0>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d007      	beq.n	8004f88 <TIM_OC1_SetConfig+0x70>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a24      	ldr	r2, [pc, #144]	@ (800500c <TIM_OC1_SetConfig+0xf4>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d003      	beq.n	8004f88 <TIM_OC1_SetConfig+0x70>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a23      	ldr	r2, [pc, #140]	@ (8005010 <TIM_OC1_SetConfig+0xf8>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d10e      	bne.n	8004fa6 <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	f023 0204 	bic.w	r2, r3, #4
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	f023 0308 	bic.w	r3, r3, #8
 8004f9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	697a      	ldr	r2, [r7, #20]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a17      	ldr	r2, [pc, #92]	@ (8005008 <TIM_OC1_SetConfig+0xf0>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d007      	beq.n	8004fbe <TIM_OC1_SetConfig+0xa6>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a16      	ldr	r2, [pc, #88]	@ (800500c <TIM_OC1_SetConfig+0xf4>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d003      	beq.n	8004fbe <TIM_OC1_SetConfig+0xa6>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a15      	ldr	r2, [pc, #84]	@ (8005010 <TIM_OC1_SetConfig+0xf8>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d111      	bne.n	8004fe2 <TIM_OC1_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004fcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	699b      	ldr	r3, [r3, #24]
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	685a      	ldr	r2, [r3, #4]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	621a      	str	r2, [r3, #32]
}
 8004ffc:	bf00      	nop
 8004ffe:	371c      	adds	r7, #28
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr
 8005008:	40012c00 	.word	0x40012c00
 800500c:	40014000 	.word	0x40014000
 8005010:	40014400 	.word	0x40014400

08005014 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005014:	b480      	push	{r7}
 8005016:	b087      	sub	sp, #28
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a1b      	ldr	r3, [r3, #32]
 8005028:	f023 0210 	bic.w	r2, r3, #16
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	699b      	ldr	r3, [r3, #24]
 800503a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005042:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005046:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800504e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	021b      	lsls	r3, r3, #8
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	4313      	orrs	r3, r2
 800505a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	f023 0320 	bic.w	r3, r3, #32
 8005062:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	011b      	lsls	r3, r3, #4
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	4313      	orrs	r3, r2
 800506e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a23      	ldr	r2, [pc, #140]	@ (8005100 <TIM_OC2_SetConfig+0xec>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d10f      	bne.n	8005098 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a1b      	ldr	r3, [r3, #32]
 800507c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800508a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	011b      	lsls	r3, r3, #4
 8005092:	697a      	ldr	r2, [r7, #20]
 8005094:	4313      	orrs	r3, r2
 8005096:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a19      	ldr	r2, [pc, #100]	@ (8005100 <TIM_OC2_SetConfig+0xec>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d007      	beq.n	80050b0 <TIM_OC2_SetConfig+0x9c>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a18      	ldr	r2, [pc, #96]	@ (8005104 <TIM_OC2_SetConfig+0xf0>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d003      	beq.n	80050b0 <TIM_OC2_SetConfig+0x9c>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a17      	ldr	r2, [pc, #92]	@ (8005108 <TIM_OC2_SetConfig+0xf4>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d113      	bne.n	80050d8 <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	695b      	ldr	r3, [r3, #20]
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	693a      	ldr	r2, [r7, #16]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	693a      	ldr	r2, [r7, #16]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	697a      	ldr	r2, [r7, #20]
 80050f0:	621a      	str	r2, [r3, #32]
}
 80050f2:	bf00      	nop
 80050f4:	371c      	adds	r7, #28
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	40012c00 	.word	0x40012c00
 8005104:	40014000 	.word	0x40014000
 8005108:	40014400 	.word	0x40014400

0800510c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800510c:	b480      	push	{r7}
 800510e:	b087      	sub	sp, #28
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	69db      	ldr	r3, [r3, #28]
 8005132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800513a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800513e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f023 0303 	bic.w	r3, r3, #3
 8005146:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	4313      	orrs	r3, r2
 8005150:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005158:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	021b      	lsls	r3, r3, #8
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	4313      	orrs	r3, r2
 8005164:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a22      	ldr	r2, [pc, #136]	@ (80051f4 <TIM_OC3_SetConfig+0xe8>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d10f      	bne.n	800518e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005180:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	021b      	lsls	r3, r3, #8
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	4313      	orrs	r3, r2
 800518c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a18      	ldr	r2, [pc, #96]	@ (80051f4 <TIM_OC3_SetConfig+0xe8>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d007      	beq.n	80051a6 <TIM_OC3_SetConfig+0x9a>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a17      	ldr	r2, [pc, #92]	@ (80051f8 <TIM_OC3_SetConfig+0xec>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d003      	beq.n	80051a6 <TIM_OC3_SetConfig+0x9a>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a16      	ldr	r2, [pc, #88]	@ (80051fc <TIM_OC3_SetConfig+0xf0>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d113      	bne.n	80051ce <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	011b      	lsls	r3, r3, #4
 80051bc:	693a      	ldr	r2, [r7, #16]
 80051be:	4313      	orrs	r3, r2
 80051c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	699b      	ldr	r3, [r3, #24]
 80051c6:	011b      	lsls	r3, r3, #4
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	621a      	str	r2, [r3, #32]
}
 80051e8:	bf00      	nop
 80051ea:	371c      	adds	r7, #28
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr
 80051f4:	40012c00 	.word	0x40012c00
 80051f8:	40014000 	.word	0x40014000
 80051fc:	40014400 	.word	0x40014400

08005200 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005200:	b480      	push	{r7}
 8005202:	b087      	sub	sp, #28
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a1b      	ldr	r3, [r3, #32]
 8005214:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	69db      	ldr	r3, [r3, #28]
 8005226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800522e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800523a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	021b      	lsls	r3, r3, #8
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4313      	orrs	r3, r2
 8005246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800524e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	031b      	lsls	r3, r3, #12
 8005256:	693a      	ldr	r2, [r7, #16]
 8005258:	4313      	orrs	r3, r2
 800525a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a14      	ldr	r2, [pc, #80]	@ (80052b0 <TIM_OC4_SetConfig+0xb0>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d007      	beq.n	8005274 <TIM_OC4_SetConfig+0x74>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a13      	ldr	r2, [pc, #76]	@ (80052b4 <TIM_OC4_SetConfig+0xb4>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d003      	beq.n	8005274 <TIM_OC4_SetConfig+0x74>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a12      	ldr	r2, [pc, #72]	@ (80052b8 <TIM_OC4_SetConfig+0xb8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d109      	bne.n	8005288 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800527a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	695b      	ldr	r3, [r3, #20]
 8005280:	019b      	lsls	r3, r3, #6
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	4313      	orrs	r3, r2
 8005286:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	68fa      	ldr	r2, [r7, #12]
 8005292:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	693a      	ldr	r2, [r7, #16]
 80052a0:	621a      	str	r2, [r3, #32]
}
 80052a2:	bf00      	nop
 80052a4:	371c      	adds	r7, #28
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	40012c00 	.word	0x40012c00
 80052b4:	40014000 	.word	0x40014000
 80052b8:	40014400 	.word	0x40014400

080052bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80052bc:	b480      	push	{r7}
 80052be:	b087      	sub	sp, #28
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a1b      	ldr	r3, [r3, #32]
 80052ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a1b      	ldr	r3, [r3, #32]
 80052d0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005300:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	041b      	lsls	r3, r3, #16
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	4313      	orrs	r3, r2
 800530c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a13      	ldr	r2, [pc, #76]	@ (8005360 <TIM_OC5_SetConfig+0xa4>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d007      	beq.n	8005326 <TIM_OC5_SetConfig+0x6a>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a12      	ldr	r2, [pc, #72]	@ (8005364 <TIM_OC5_SetConfig+0xa8>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d003      	beq.n	8005326 <TIM_OC5_SetConfig+0x6a>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a11      	ldr	r2, [pc, #68]	@ (8005368 <TIM_OC5_SetConfig+0xac>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d109      	bne.n	800533a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800532c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	021b      	lsls	r3, r3, #8
 8005334:	697a      	ldr	r2, [r7, #20]
 8005336:	4313      	orrs	r3, r2
 8005338:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	697a      	ldr	r2, [r7, #20]
 800533e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	68fa      	ldr	r2, [r7, #12]
 8005344:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	685a      	ldr	r2, [r3, #4]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	621a      	str	r2, [r3, #32]
}
 8005354:	bf00      	nop
 8005356:	371c      	adds	r7, #28
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr
 8005360:	40012c00 	.word	0x40012c00
 8005364:	40014000 	.word	0x40014000
 8005368:	40014400 	.word	0x40014400

0800536c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800536c:	b480      	push	{r7}
 800536e:	b087      	sub	sp, #28
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a1b      	ldr	r3, [r3, #32]
 8005380:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800539a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800539e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	021b      	lsls	r3, r3, #8
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	051b      	lsls	r3, r3, #20
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	4313      	orrs	r3, r2
 80053be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a14      	ldr	r2, [pc, #80]	@ (8005414 <TIM_OC6_SetConfig+0xa8>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d007      	beq.n	80053d8 <TIM_OC6_SetConfig+0x6c>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a13      	ldr	r2, [pc, #76]	@ (8005418 <TIM_OC6_SetConfig+0xac>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d003      	beq.n	80053d8 <TIM_OC6_SetConfig+0x6c>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a12      	ldr	r2, [pc, #72]	@ (800541c <TIM_OC6_SetConfig+0xb0>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d109      	bne.n	80053ec <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	695b      	ldr	r3, [r3, #20]
 80053e4:	029b      	lsls	r3, r3, #10
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	697a      	ldr	r2, [r7, #20]
 80053f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	693a      	ldr	r2, [r7, #16]
 8005404:	621a      	str	r2, [r3, #32]
}
 8005406:	bf00      	nop
 8005408:	371c      	adds	r7, #28
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	40012c00 	.word	0x40012c00
 8005418:	40014000 	.word	0x40014000
 800541c:	40014400 	.word	0x40014400

08005420 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
 800542c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6a1b      	ldr	r3, [r3, #32]
 8005432:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6a1b      	ldr	r3, [r3, #32]
 8005438:	f023 0201 	bic.w	r2, r3, #1
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	4a2b      	ldr	r2, [pc, #172]	@ (80054f0 <TIM_TI1_SetConfig+0xd0>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d007      	beq.n	8005458 <TIM_TI1_SetConfig+0x38>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	4a2a      	ldr	r2, [pc, #168]	@ (80054f4 <TIM_TI1_SetConfig+0xd4>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d003      	beq.n	8005458 <TIM_TI1_SetConfig+0x38>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	4a29      	ldr	r2, [pc, #164]	@ (80054f8 <TIM_TI1_SetConfig+0xd8>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d105      	bne.n	8005464 <TIM_TI1_SetConfig+0x44>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6a1b      	ldr	r3, [r3, #32]
 800545c:	f023 0204 	bic.w	r2, r3, #4
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	4a20      	ldr	r2, [pc, #128]	@ (80054f0 <TIM_TI1_SetConfig+0xd0>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d00b      	beq.n	800548a <TIM_TI1_SetConfig+0x6a>
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005478:	d007      	beq.n	800548a <TIM_TI1_SetConfig+0x6a>
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	4a1f      	ldr	r2, [pc, #124]	@ (80054fc <TIM_TI1_SetConfig+0xdc>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d003      	beq.n	800548a <TIM_TI1_SetConfig+0x6a>
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	4a1b      	ldr	r2, [pc, #108]	@ (80054f4 <TIM_TI1_SetConfig+0xd4>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d101      	bne.n	800548e <TIM_TI1_SetConfig+0x6e>
 800548a:	2301      	movs	r3, #1
 800548c:	e000      	b.n	8005490 <TIM_TI1_SetConfig+0x70>
 800548e:	2300      	movs	r3, #0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d008      	beq.n	80054a6 <TIM_TI1_SetConfig+0x86>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	f023 0303 	bic.w	r3, r3, #3
 800549a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	617b      	str	r3, [r7, #20]
 80054a4:	e003      	b.n	80054ae <TIM_TI1_SetConfig+0x8e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	f043 0301 	orr.w	r3, r3, #1
 80054ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	011b      	lsls	r3, r3, #4
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	697a      	ldr	r2, [r7, #20]
 80054be:	4313      	orrs	r3, r2
 80054c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	f023 030a 	bic.w	r3, r3, #10
 80054c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	f003 030a 	and.w	r3, r3, #10
 80054d0:	693a      	ldr	r2, [r7, #16]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	697a      	ldr	r2, [r7, #20]
 80054da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	621a      	str	r2, [r3, #32]
}
 80054e2:	bf00      	nop
 80054e4:	371c      	adds	r7, #28
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	40012c00 	.word	0x40012c00
 80054f4:	40014000 	.word	0x40014000
 80054f8:	40014400 	.word	0x40014400
 80054fc:	40000400 	.word	0x40000400

08005500 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005500:	b480      	push	{r7}
 8005502:	b087      	sub	sp, #28
 8005504:	af00      	add	r7, sp, #0
 8005506:	60f8      	str	r0, [r7, #12]
 8005508:	60b9      	str	r1, [r7, #8]
 800550a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6a1b      	ldr	r3, [r3, #32]
 8005510:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6a1b      	ldr	r3, [r3, #32]
 8005516:	f023 0201 	bic.w	r2, r3, #1
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	4a18      	ldr	r2, [pc, #96]	@ (8005584 <TIM_TI1_ConfigInputStage+0x84>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d007      	beq.n	8005536 <TIM_TI1_ConfigInputStage+0x36>
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	4a17      	ldr	r2, [pc, #92]	@ (8005588 <TIM_TI1_ConfigInputStage+0x88>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d003      	beq.n	8005536 <TIM_TI1_ConfigInputStage+0x36>
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	4a16      	ldr	r2, [pc, #88]	@ (800558c <TIM_TI1_ConfigInputStage+0x8c>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d105      	bne.n	8005542 <TIM_TI1_ConfigInputStage+0x42>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6a1b      	ldr	r3, [r3, #32]
 800553a:	f023 0204 	bic.w	r2, r3, #4
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800554e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	011b      	lsls	r3, r3, #4
 8005554:	693a      	ldr	r2, [r7, #16]
 8005556:	4313      	orrs	r3, r2
 8005558:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	f023 030a 	bic.w	r3, r3, #10
 8005560:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005562:	697a      	ldr	r2, [r7, #20]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	4313      	orrs	r3, r2
 8005568:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	621a      	str	r2, [r3, #32]
}
 8005576:	bf00      	nop
 8005578:	371c      	adds	r7, #28
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	40012c00 	.word	0x40012c00
 8005588:	40014000 	.word	0x40014000
 800558c:	40014400 	.word	0x40014400

08005590 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005590:	b480      	push	{r7}
 8005592:	b087      	sub	sp, #28
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
 800559c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6a1b      	ldr	r3, [r3, #32]
 80055a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6a1b      	ldr	r3, [r3, #32]
 80055a8:	f023 0210 	bic.w	r2, r3, #16
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	4a1b      	ldr	r2, [pc, #108]	@ (8005620 <TIM_TI2_SetConfig+0x90>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d105      	bne.n	80055c4 <TIM_TI2_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6a1b      	ldr	r3, [r3, #32]
 80055bc:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	699b      	ldr	r3, [r3, #24]
 80055c8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	021b      	lsls	r3, r3, #8
 80055d6:	693a      	ldr	r2, [r7, #16]
 80055d8:	4313      	orrs	r3, r2
 80055da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	031b      	lsls	r3, r3, #12
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	693a      	ldr	r2, [r7, #16]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80055f6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	011b      	lsls	r3, r3, #4
 80055fc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005600:	697a      	ldr	r2, [r7, #20]
 8005602:	4313      	orrs	r3, r2
 8005604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	693a      	ldr	r2, [r7, #16]
 800560a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	621a      	str	r2, [r3, #32]
}
 8005612:	bf00      	nop
 8005614:	371c      	adds	r7, #28
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	40012c00 	.word	0x40012c00

08005624 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005624:	b480      	push	{r7}
 8005626:	b087      	sub	sp, #28
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6a1b      	ldr	r3, [r3, #32]
 8005634:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	f023 0210 	bic.w	r2, r3, #16
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	4a14      	ldr	r2, [pc, #80]	@ (8005698 <TIM_TI2_ConfigInputStage+0x74>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d105      	bne.n	8005656 <TIM_TI2_ConfigInputStage+0x32>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005662:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	031b      	lsls	r3, r3, #12
 8005668:	693a      	ldr	r2, [r7, #16]
 800566a:	4313      	orrs	r3, r2
 800566c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005674:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	011b      	lsls	r3, r3, #4
 800567a:	697a      	ldr	r2, [r7, #20]
 800567c:	4313      	orrs	r3, r2
 800567e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	693a      	ldr	r2, [r7, #16]
 8005684:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	621a      	str	r2, [r3, #32]
}
 800568c:	bf00      	nop
 800568e:	371c      	adds	r7, #28
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr
 8005698:	40012c00 	.word	0x40012c00

0800569c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800569c:	b480      	push	{r7}
 800569e:	b087      	sub	sp, #28
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
 80056a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6a1b      	ldr	r3, [r3, #32]
 80056b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 3N: Reset the CC3NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4a1a      	ldr	r2, [pc, #104]	@ (8005728 <TIM_TI3_SetConfig+0x8c>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d105      	bne.n	80056d0 <TIM_TI3_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6a1b      	ldr	r3, [r3, #32]
 80056c8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	69db      	ldr	r3, [r3, #28]
 80056d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	f023 0303 	bic.w	r3, r3, #3
 80056dc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80056de:	693a      	ldr	r2, [r7, #16]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056ec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	011b      	lsls	r3, r3, #4
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	693a      	ldr	r2, [r7, #16]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005700:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	021b      	lsls	r3, r3, #8
 8005706:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800570a:	697a      	ldr	r2, [r7, #20]
 800570c:	4313      	orrs	r3, r2
 800570e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	693a      	ldr	r2, [r7, #16]
 8005714:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	697a      	ldr	r2, [r7, #20]
 800571a:	621a      	str	r2, [r3, #32]
}
 800571c:	bf00      	nop
 800571e:	371c      	adds	r7, #28
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr
 8005728:	40012c00 	.word	0x40012c00

0800572c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800572c:	b480      	push	{r7}
 800572e:	b087      	sub	sp, #28
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
 8005738:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6a1b      	ldr	r3, [r3, #32]
 800573e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6a1b      	ldr	r3, [r3, #32]
 8005744:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	69db      	ldr	r3, [r3, #28]
 8005750:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005758:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	021b      	lsls	r3, r3, #8
 800575e:	693a      	ldr	r2, [r7, #16]
 8005760:	4313      	orrs	r3, r2
 8005762:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800576a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	031b      	lsls	r3, r3, #12
 8005770:	b29b      	uxth	r3, r3
 8005772:	693a      	ldr	r2, [r7, #16]
 8005774:	4313      	orrs	r3, r2
 8005776:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800577e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	031b      	lsls	r3, r3, #12
 8005784:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005788:	697a      	ldr	r2, [r7, #20]
 800578a:	4313      	orrs	r3, r2
 800578c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	697a      	ldr	r2, [r7, #20]
 8005798:	621a      	str	r2, [r3, #32]
}
 800579a:	bf00      	nop
 800579c:	371c      	adds	r7, #28
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr

080057a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057a6:	b480      	push	{r7}
 80057a8:	b085      	sub	sp, #20
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
 80057ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057be:	683a      	ldr	r2, [r7, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	f043 0307 	orr.w	r3, r3, #7
 80057c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	609a      	str	r2, [r3, #8]
}
 80057d0:	bf00      	nop
 80057d2:	3714      	adds	r7, #20
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057dc:	b480      	push	{r7}
 80057de:	b087      	sub	sp, #28
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]
 80057e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	021a      	lsls	r2, r3, #8
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	431a      	orrs	r2, r3
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	4313      	orrs	r3, r2
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	4313      	orrs	r3, r2
 8005808:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	609a      	str	r2, [r3, #8]
}
 8005810:	bf00      	nop
 8005812:	371c      	adds	r7, #28
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800581c:	b480      	push	{r7}
 800581e:	b087      	sub	sp, #28
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	f003 031f 	and.w	r3, r3, #31
 800582e:	2201      	movs	r2, #1
 8005830:	fa02 f303 	lsl.w	r3, r2, r3
 8005834:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6a1a      	ldr	r2, [r3, #32]
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	43db      	mvns	r3, r3
 800583e:	401a      	ands	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6a1a      	ldr	r2, [r3, #32]
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	f003 031f 	and.w	r3, r3, #31
 800584e:	6879      	ldr	r1, [r7, #4]
 8005850:	fa01 f303 	lsl.w	r3, r1, r3
 8005854:	431a      	orrs	r2, r3
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	621a      	str	r2, [r3, #32]
}
 800585a:	bf00      	nop
 800585c:	371c      	adds	r7, #28
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr
	...

08005868 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a1e      	ldr	r2, [pc, #120]	@ (80058ec <TIM_ResetCallback+0x84>)
 8005874:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a1d      	ldr	r2, [pc, #116]	@ (80058f0 <TIM_ResetCallback+0x88>)
 800587c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a1c      	ldr	r2, [pc, #112]	@ (80058f4 <TIM_ResetCallback+0x8c>)
 8005884:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a1b      	ldr	r2, [pc, #108]	@ (80058f8 <TIM_ResetCallback+0x90>)
 800588c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a1a      	ldr	r2, [pc, #104]	@ (80058fc <TIM_ResetCallback+0x94>)
 8005894:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a19      	ldr	r2, [pc, #100]	@ (8005900 <TIM_ResetCallback+0x98>)
 800589c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a18      	ldr	r2, [pc, #96]	@ (8005904 <TIM_ResetCallback+0x9c>)
 80058a4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a17      	ldr	r2, [pc, #92]	@ (8005908 <TIM_ResetCallback+0xa0>)
 80058ac:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a16      	ldr	r2, [pc, #88]	@ (800590c <TIM_ResetCallback+0xa4>)
 80058b4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a15      	ldr	r2, [pc, #84]	@ (8005910 <TIM_ResetCallback+0xa8>)
 80058bc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a14      	ldr	r2, [pc, #80]	@ (8005914 <TIM_ResetCallback+0xac>)
 80058c4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a13      	ldr	r2, [pc, #76]	@ (8005918 <TIM_ResetCallback+0xb0>)
 80058cc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4a12      	ldr	r2, [pc, #72]	@ (800591c <TIM_ResetCallback+0xb4>)
 80058d4:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	4a11      	ldr	r2, [pc, #68]	@ (8005920 <TIM_ResetCallback+0xb8>)
 80058dc:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 80058e0:	bf00      	nop
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr
 80058ec:	08001d65 	.word	0x08001d65
 80058f0:	08004d8f 	.word	0x08004d8f
 80058f4:	08004df3 	.word	0x08004df3
 80058f8:	08004e07 	.word	0x08004e07
 80058fc:	08001561 	.word	0x08001561
 8005900:	08004db7 	.word	0x08004db7
 8005904:	08004da3 	.word	0x08004da3
 8005908:	08004dcb 	.word	0x08004dcb
 800590c:	08004ddf 	.word	0x08004ddf
 8005910:	08004e1b 	.word	0x08004e1b
 8005914:	08005af1 	.word	0x08005af1
 8005918:	08005b05 	.word	0x08005b05
 800591c:	08005b19 	.word	0x08005b19
 8005920:	08005b2d 	.word	0x08005b2d

08005924 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005924:	b480      	push	{r7}
 8005926:	b085      	sub	sp, #20
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005934:	2b01      	cmp	r3, #1
 8005936:	d101      	bne.n	800593c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005938:	2302      	movs	r3, #2
 800593a:	e054      	b.n	80059e6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2202      	movs	r2, #2
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a24      	ldr	r2, [pc, #144]	@ (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d108      	bne.n	8005978 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800596c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	4313      	orrs	r3, r2
 8005976:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800597e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4313      	orrs	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a17      	ldr	r2, [pc, #92]	@ (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d00e      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059a4:	d009      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a13      	ldr	r2, [pc, #76]	@ (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d004      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a11      	ldr	r2, [pc, #68]	@ (80059fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d10c      	bne.n	80059d4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68ba      	ldr	r2, [r7, #8]
 80059d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3714      	adds	r7, #20
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	40012c00 	.word	0x40012c00
 80059f8:	40000400 	.word	0x40000400
 80059fc:	40014000 	.word	0x40014000

08005a00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d101      	bne.n	8005a1c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005a18:	2302      	movs	r3, #2
 8005a1a:	e060      	b.n	8005ade <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	695b      	ldr	r3, [r3, #20]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a82:	4313      	orrs	r3, r2
 8005a84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	041b      	lsls	r3, r3, #16
 8005a92:	4313      	orrs	r3, r2
 8005a94:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a14      	ldr	r2, [pc, #80]	@ (8005aec <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d115      	bne.n	8005acc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aaa:	051b      	lsls	r3, r3, #20
 8005aac:	4313      	orrs	r3, r2
 8005aae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	69db      	ldr	r3, [r3, #28]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	6a1b      	ldr	r3, [r3, #32]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3714      	adds	r7, #20
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	40012c00 	.word	0x40012c00

08005af0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d101      	bne.n	8005b52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e04e      	b.n	8005bf0 <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d114      	bne.n	8005b84 <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f000 fc90 	bl	8006488 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d103      	bne.n	8005b7a <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a20      	ldr	r2, [pc, #128]	@ (8005bf8 <HAL_UART_Init+0xb8>)
 8005b76:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2224      	movs	r2, #36	@ 0x24
 8005b88:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f022 0201 	bic.w	r2, r2, #1
 8005b98:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d002      	beq.n	8005ba8 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 ff3c 	bl	8006a20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f000 fcb3 	bl	8006514 <UART_SetConfig>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d101      	bne.n	8005bb8 <HAL_UART_Init+0x78>
  {
    return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e01b      	b.n	8005bf0 <HAL_UART_Init+0xb0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	685a      	ldr	r2, [r3, #4]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005bc6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	689a      	ldr	r2, [r3, #8]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005bd6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f042 0201 	orr.w	r2, r2, #1
 8005be6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 ffbb 	bl	8006b64 <UART_CheckIdleState>
 8005bee:	4603      	mov	r3, r0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3708      	adds	r7, #8
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	08001ff9 	.word	0x08001ff9

08005bfc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b08a      	sub	sp, #40	@ 0x28
 8005c00:	af02      	add	r7, sp, #8
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	603b      	str	r3, [r7, #0]
 8005c08:	4613      	mov	r3, r2
 8005c0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c10:	2b20      	cmp	r3, #32
 8005c12:	f040 8081 	bne.w	8005d18 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d002      	beq.n	8005c22 <HAL_UART_Transmit+0x26>
 8005c1c:	88fb      	ldrh	r3, [r7, #6]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d101      	bne.n	8005c26 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	e079      	b.n	8005d1a <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2221      	movs	r2, #33	@ 0x21
 8005c32:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c34:	f7fc fb7a 	bl	800232c <HAL_GetTick>
 8005c38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	88fa      	ldrh	r2, [r7, #6]
 8005c3e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	88fa      	ldrh	r2, [r7, #6]
 8005c46:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c52:	d108      	bne.n	8005c66 <HAL_UART_Transmit+0x6a>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	691b      	ldr	r3, [r3, #16]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d104      	bne.n	8005c66 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	61bb      	str	r3, [r7, #24]
 8005c64:	e003      	b.n	8005c6e <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c6e:	e038      	b.n	8005ce2 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	2200      	movs	r2, #0
 8005c78:	2180      	movs	r1, #128	@ 0x80
 8005c7a:	68f8      	ldr	r0, [r7, #12]
 8005c7c:	f001 f81a 	bl	8006cb4 <UART_WaitOnFlagUntilTimeout>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d004      	beq.n	8005c90 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2220      	movs	r2, #32
 8005c8a:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e044      	b.n	8005d1a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d10b      	bne.n	8005cae <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	881b      	ldrh	r3, [r3, #0]
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ca4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	3302      	adds	r3, #2
 8005caa:	61bb      	str	r3, [r7, #24]
 8005cac:	e007      	b.n	8005cbe <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	781a      	ldrb	r2, [r3, #0]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005cb8:	69fb      	ldr	r3, [r7, #28]
 8005cba:	3301      	adds	r3, #1
 8005cbc:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cc2:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005cc6:	2b21      	cmp	r3, #33	@ 0x21
 8005cc8:	d109      	bne.n	8005cde <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	b29a      	uxth	r2, r3
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8005cdc:	e001      	b.n	8005ce2 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e01b      	b.n	8005d1a <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d1c0      	bne.n	8005c70 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	2140      	movs	r1, #64	@ 0x40
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	f000 ffdb 	bl	8006cb4 <UART_WaitOnFlagUntilTimeout>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d004      	beq.n	8005d0e <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2220      	movs	r2, #32
 8005d08:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e005      	b.n	8005d1a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2220      	movs	r2, #32
 8005d12:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005d14:	2300      	movs	r3, #0
 8005d16:	e000      	b.n	8005d1a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005d18:	2302      	movs	r3, #2
  }
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3720      	adds	r7, #32
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
	...

08005d24 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b08a      	sub	sp, #40	@ 0x28
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d38:	2b20      	cmp	r3, #32
 8005d3a:	d137      	bne.n	8005dac <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d002      	beq.n	8005d48 <HAL_UART_Receive_IT+0x24>
 8005d42:	88fb      	ldrh	r3, [r7, #6]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d101      	bne.n	8005d4c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e030      	b.n	8005dae <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a18      	ldr	r2, [pc, #96]	@ (8005db8 <HAL_UART_Receive_IT+0x94>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d01f      	beq.n	8005d9c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d018      	beq.n	8005d9c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	e853 3f00 	ldrex	r3, [r3]
 8005d76:	613b      	str	r3, [r7, #16]
   return(result);
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	461a      	mov	r2, r3
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	623b      	str	r3, [r7, #32]
 8005d8a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8c:	69f9      	ldr	r1, [r7, #28]
 8005d8e:	6a3a      	ldr	r2, [r7, #32]
 8005d90:	e841 2300 	strex	r3, r2, [r1]
 8005d94:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d96:	69bb      	ldr	r3, [r7, #24]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e6      	bne.n	8005d6a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005d9c:	88fb      	ldrh	r3, [r7, #6]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f000 fff4 	bl	8006d90 <UART_Start_Receive_IT>
 8005da8:	4603      	mov	r3, r0
 8005daa:	e000      	b.n	8005dae <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005dac:	2302      	movs	r3, #2
  }
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3728      	adds	r7, #40	@ 0x28
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	40008000 	.word	0x40008000

08005dbc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b0ba      	sub	sp, #232	@ 0xe8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005de2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005de6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005dea:	4013      	ands	r3, r2
 8005dec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005df0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d115      	bne.n	8005e24 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dfc:	f003 0320 	and.w	r3, r3, #32
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00f      	beq.n	8005e24 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005e04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e08:	f003 0320 	and.w	r3, r3, #32
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d009      	beq.n	8005e24 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	f000 82d8 	beq.w	80063ca <HAL_UART_IRQHandler+0x60e>
      {
        huart->RxISR(huart);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	4798      	blx	r3
      }
      return;
 8005e22:	e2d2      	b.n	80063ca <HAL_UART_IRQHandler+0x60e>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005e24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 811d 	beq.w	8006068 <HAL_UART_IRQHandler+0x2ac>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005e2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d106      	bne.n	8005e48 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005e3a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005e3e:	4b88      	ldr	r3, [pc, #544]	@ (8006060 <HAL_UART_IRQHandler+0x2a4>)
 8005e40:	4013      	ands	r3, r2
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f000 8110 	beq.w	8006068 <HAL_UART_IRQHandler+0x2ac>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e4c:	f003 0301 	and.w	r3, r3, #1
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d011      	beq.n	8005e78 <HAL_UART_IRQHandler+0xbc>
 8005e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00b      	beq.n	8005e78 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2201      	movs	r2, #1
 8005e66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e6e:	f043 0201 	orr.w	r2, r3, #1
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e7c:	f003 0302 	and.w	r3, r3, #2
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d011      	beq.n	8005ea8 <HAL_UART_IRQHandler+0xec>
 8005e84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e88:	f003 0301 	and.w	r3, r3, #1
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00b      	beq.n	8005ea8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2202      	movs	r2, #2
 8005e96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e9e:	f043 0204 	orr.w	r2, r3, #4
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eac:	f003 0304 	and.w	r3, r3, #4
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d011      	beq.n	8005ed8 <HAL_UART_IRQHandler+0x11c>
 8005eb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00b      	beq.n	8005ed8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2204      	movs	r2, #4
 8005ec6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ece:	f043 0202 	orr.w	r2, r3, #2
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ed8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005edc:	f003 0308 	and.w	r3, r3, #8
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d017      	beq.n	8005f14 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ee8:	f003 0320 	and.w	r3, r3, #32
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d105      	bne.n	8005efc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005ef0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ef4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00b      	beq.n	8005f14 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2208      	movs	r2, #8
 8005f02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f0a:	f043 0208 	orr.w	r2, r3, #8
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005f14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d012      	beq.n	8005f46 <HAL_UART_IRQHandler+0x18a>
 8005f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00c      	beq.n	8005f46 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f3c:	f043 0220 	orr.w	r2, r3, #32
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f000 823e 	beq.w	80063ce <HAL_UART_IRQHandler+0x612>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f56:	f003 0320 	and.w	r3, r3, #32
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00d      	beq.n	8005f7a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f62:	f003 0320 	and.w	r3, r3, #32
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d007      	beq.n	8005f7a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d003      	beq.n	8005f7a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f80:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f8e:	2b40      	cmp	r3, #64	@ 0x40
 8005f90:	d005      	beq.n	8005f9e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005f92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f96:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d053      	beq.n	8006046 <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 ffbc 	bl	8006f1c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fae:	2b40      	cmp	r3, #64	@ 0x40
 8005fb0:	d143      	bne.n	800603a <HAL_UART_IRQHandler+0x27e>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	3308      	adds	r3, #8
 8005fb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005fc0:	e853 3f00 	ldrex	r3, [r3]
 8005fc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005fc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005fcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	3308      	adds	r3, #8
 8005fda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005fde:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005fe2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005fea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005fee:	e841 2300 	strex	r3, r2, [r1]
 8005ff2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005ff6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d1d9      	bne.n	8005fb2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006002:	2b00      	cmp	r3, #0
 8006004:	d013      	beq.n	800602e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800600a:	4a16      	ldr	r2, [pc, #88]	@ (8006064 <HAL_UART_IRQHandler+0x2a8>)
 800600c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006012:	4618      	mov	r0, r3
 8006014:	f7fc fab9 	bl	800258a <HAL_DMA_Abort_IT>
 8006018:	4603      	mov	r3, r0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d01d      	beq.n	800605a <HAL_UART_IRQHandler+0x29e>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006028:	4610      	mov	r0, r2
 800602a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800602c:	e015      	b.n	800605a <HAL_UART_IRQHandler+0x29e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006038:	e00f      	b.n	800605a <HAL_UART_IRQHandler+0x29e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006044:	e009      	b.n	800605a <HAL_UART_IRQHandler+0x29e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006058:	e1b9      	b.n	80063ce <HAL_UART_IRQHandler+0x612>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800605a:	bf00      	nop
    return;
 800605c:	e1b7      	b.n	80063ce <HAL_UART_IRQHandler+0x612>
 800605e:	bf00      	nop
 8006060:	04000120 	.word	0x04000120
 8006064:	08006fe5 	.word	0x08006fe5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800606c:	2b01      	cmp	r3, #1
 800606e:	f040 8170 	bne.w	8006352 <HAL_UART_IRQHandler+0x596>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006072:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006076:	f003 0310 	and.w	r3, r3, #16
 800607a:	2b00      	cmp	r3, #0
 800607c:	f000 8169 	beq.w	8006352 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006084:	f003 0310 	and.w	r3, r3, #16
 8006088:	2b00      	cmp	r3, #0
 800608a:	f000 8162 	beq.w	8006352 <HAL_UART_IRQHandler+0x596>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2210      	movs	r2, #16
 8006094:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060a0:	2b40      	cmp	r3, #64	@ 0x40
 80060a2:	f040 80d8 	bne.w	8006256 <HAL_UART_IRQHandler+0x49a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80060b2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	f000 80af 	beq.w	800621a <HAL_UART_IRQHandler+0x45e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80060c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80060c6:	429a      	cmp	r2, r3
 80060c8:	f080 80a7 	bcs.w	800621a <HAL_UART_IRQHandler+0x45e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80060d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 0320 	and.w	r3, r3, #32
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	f040 8086 	bne.w	80061f4 <HAL_UART_IRQHandler+0x438>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80060f4:	e853 3f00 	ldrex	r3, [r3]
 80060f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80060fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006100:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006104:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	461a      	mov	r2, r3
 800610e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006112:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006116:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800611e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006122:	e841 2300 	strex	r3, r2, [r1]
 8006126:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800612a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800612e:	2b00      	cmp	r3, #0
 8006130:	d1da      	bne.n	80060e8 <HAL_UART_IRQHandler+0x32c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3308      	adds	r3, #8
 8006138:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800613a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800613c:	e853 3f00 	ldrex	r3, [r3]
 8006140:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006142:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006144:	f023 0301 	bic.w	r3, r3, #1
 8006148:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	3308      	adds	r3, #8
 8006152:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006156:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800615a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800615c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800615e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006162:	e841 2300 	strex	r3, r2, [r1]
 8006166:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006168:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800616a:	2b00      	cmp	r3, #0
 800616c:	d1e1      	bne.n	8006132 <HAL_UART_IRQHandler+0x376>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	3308      	adds	r3, #8
 8006174:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006176:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006178:	e853 3f00 	ldrex	r3, [r3]
 800617c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800617e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006180:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006184:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	3308      	adds	r3, #8
 800618e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006192:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006194:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006196:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006198:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800619a:	e841 2300 	strex	r3, r2, [r1]
 800619e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80061a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1e3      	bne.n	800616e <HAL_UART_IRQHandler+0x3b2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061bc:	e853 3f00 	ldrex	r3, [r3]
 80061c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80061c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061c4:	f023 0310 	bic.w	r3, r3, #16
 80061c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	461a      	mov	r2, r3
 80061d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80061d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80061d8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80061dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80061de:	e841 2300 	strex	r3, r2, [r1]
 80061e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80061e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1e4      	bne.n	80061b4 <HAL_UART_IRQHandler+0x3f8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ee:	4618      	mov	r0, r3
 80061f0:	f7fc f98a 	bl	8002508 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2202      	movs	r2, #2
 80061f8:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	f8b2 1058 	ldrh.w	r1, [r2, #88]	@ 0x58
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	f8b2 205a 	ldrh.w	r2, [r2, #90]	@ 0x5a
 800620c:	b292      	uxth	r2, r2
 800620e:	1a8a      	subs	r2, r1, r2
 8006210:	b292      	uxth	r2, r2
 8006212:	4611      	mov	r1, r2
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006218:	e0db      	b.n	80063d2 <HAL_UART_IRQHandler+0x616>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006220:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006224:	429a      	cmp	r2, r3
 8006226:	f040 80d4 	bne.w	80063d2 <HAL_UART_IRQHandler+0x616>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0320 	and.w	r3, r3, #32
 8006236:	2b20      	cmp	r3, #32
 8006238:	f040 80cb 	bne.w	80063d2 <HAL_UART_IRQHandler+0x616>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2202      	movs	r2, #2
 8006240:	665a      	str	r2, [r3, #100]	@ 0x64
            huart->RxEventCallback(huart, huart->RxXferSize);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006248:	687a      	ldr	r2, [r7, #4]
 800624a:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 800624e:	4611      	mov	r1, r2
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	4798      	blx	r3
      return;
 8006254:	e0bd      	b.n	80063d2 <HAL_UART_IRQHandler+0x616>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006262:	b29b      	uxth	r3, r3
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006270:	b29b      	uxth	r3, r3
 8006272:	2b00      	cmp	r3, #0
 8006274:	f000 80af 	beq.w	80063d6 <HAL_UART_IRQHandler+0x61a>
          && (nb_rx_data > 0U))
 8006278:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800627c:	2b00      	cmp	r3, #0
 800627e:	f000 80aa 	beq.w	80063d6 <HAL_UART_IRQHandler+0x61a>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800628a:	e853 3f00 	ldrex	r3, [r3]
 800628e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006292:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006296:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	461a      	mov	r2, r3
 80062a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80062a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80062a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80062aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062ac:	e841 2300 	strex	r3, r2, [r1]
 80062b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80062b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d1e4      	bne.n	8006282 <HAL_UART_IRQHandler+0x4c6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	3308      	adds	r3, #8
 80062be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c2:	e853 3f00 	ldrex	r3, [r3]
 80062c6:	623b      	str	r3, [r7, #32]
   return(result);
 80062c8:	6a3b      	ldr	r3, [r7, #32]
 80062ca:	f023 0301 	bic.w	r3, r3, #1
 80062ce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	3308      	adds	r3, #8
 80062d8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80062dc:	633a      	str	r2, [r7, #48]	@ 0x30
 80062de:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062e4:	e841 2300 	strex	r3, r2, [r1]
 80062e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d1e3      	bne.n	80062b8 <HAL_UART_IRQHandler+0x4fc>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2220      	movs	r2, #32
 80062f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	e853 3f00 	ldrex	r3, [r3]
 8006310:	60fb      	str	r3, [r7, #12]
   return(result);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f023 0310 	bic.w	r3, r3, #16
 8006318:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	461a      	mov	r2, r3
 8006322:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006326:	61fb      	str	r3, [r7, #28]
 8006328:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632a:	69b9      	ldr	r1, [r7, #24]
 800632c:	69fa      	ldr	r2, [r7, #28]
 800632e:	e841 2300 	strex	r3, r2, [r1]
 8006332:	617b      	str	r3, [r7, #20]
   return(result);
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1e4      	bne.n	8006304 <HAL_UART_IRQHandler+0x548>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2202      	movs	r2, #2
 800633e:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006346:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800634a:	4611      	mov	r1, r2
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006350:	e041      	b.n	80063d6 <HAL_UART_IRQHandler+0x61a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006356:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800635a:	2b00      	cmp	r3, #0
 800635c:	d010      	beq.n	8006380 <HAL_UART_IRQHandler+0x5c4>
 800635e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006362:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00a      	beq.n	8006380 <HAL_UART_IRQHandler+0x5c4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006372:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800637e:	e02d      	b.n	80063dc <HAL_UART_IRQHandler+0x620>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00e      	beq.n	80063aa <HAL_UART_IRQHandler+0x5ee>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800638c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006390:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006394:	2b00      	cmp	r3, #0
 8006396:	d008      	beq.n	80063aa <HAL_UART_IRQHandler+0x5ee>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800639c:	2b00      	cmp	r3, #0
 800639e:	d01c      	beq.n	80063da <HAL_UART_IRQHandler+0x61e>
    {
      huart->TxISR(huart);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	4798      	blx	r3
    }
    return;
 80063a8:	e017      	b.n	80063da <HAL_UART_IRQHandler+0x61e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80063aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d012      	beq.n	80063dc <HAL_UART_IRQHandler+0x620>
 80063b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00c      	beq.n	80063dc <HAL_UART_IRQHandler+0x620>
  {
    UART_EndTransmit_IT(huart);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fe1e 	bl	8007004 <UART_EndTransmit_IT>
    return;
 80063c8:	e008      	b.n	80063dc <HAL_UART_IRQHandler+0x620>
      return;
 80063ca:	bf00      	nop
 80063cc:	e006      	b.n	80063dc <HAL_UART_IRQHandler+0x620>
    return;
 80063ce:	bf00      	nop
 80063d0:	e004      	b.n	80063dc <HAL_UART_IRQHandler+0x620>
      return;
 80063d2:	bf00      	nop
 80063d4:	e002      	b.n	80063dc <HAL_UART_IRQHandler+0x620>
      return;
 80063d6:	bf00      	nop
 80063d8:	e000      	b.n	80063dc <HAL_UART_IRQHandler+0x620>
    return;
 80063da:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80063dc:	37e8      	adds	r7, #232	@ 0xe8
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop

080063e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80063ec:	bf00      	nop
 80063ee:	370c      	adds	r7, #12
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr

080063f8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006400:	bf00      	nop
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800643c:	bf00      	nop
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8006450:	bf00      	nop
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr

0800645c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr

08006470 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	460b      	mov	r3, r1
 800647a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800647c:	bf00      	nop
 800647e:	370c      	adds	r7, #12
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a16      	ldr	r2, [pc, #88]	@ (80064ec <UART_InitCallbacksToDefault+0x64>)
 8006494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a15      	ldr	r2, [pc, #84]	@ (80064f0 <UART_InitCallbacksToDefault+0x68>)
 800649c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a14      	ldr	r2, [pc, #80]	@ (80064f4 <UART_InitCallbacksToDefault+0x6c>)
 80064a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a13      	ldr	r2, [pc, #76]	@ (80064f8 <UART_InitCallbacksToDefault+0x70>)
 80064ac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a12      	ldr	r2, [pc, #72]	@ (80064fc <UART_InitCallbacksToDefault+0x74>)
 80064b4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a11      	ldr	r2, [pc, #68]	@ (8006500 <UART_InitCallbacksToDefault+0x78>)
 80064bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a10      	ldr	r2, [pc, #64]	@ (8006504 <UART_InitCallbacksToDefault+0x7c>)
 80064c4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a0f      	ldr	r2, [pc, #60]	@ (8006508 <UART_InitCallbacksToDefault+0x80>)
 80064cc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a0e      	ldr	r2, [pc, #56]	@ (800650c <UART_InitCallbacksToDefault+0x84>)
 80064d4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a0d      	ldr	r2, [pc, #52]	@ (8006510 <UART_InitCallbacksToDefault+0x88>)
 80064dc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

}
 80064e0:	bf00      	nop
 80064e2:	370c      	adds	r7, #12
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr
 80064ec:	080063f9 	.word	0x080063f9
 80064f0:	080063e5 	.word	0x080063e5
 80064f4:	0800640d 	.word	0x0800640d
 80064f8:	08001681 	.word	0x08001681
 80064fc:	08006421 	.word	0x08006421
 8006500:	08006435 	.word	0x08006435
 8006504:	08006449 	.word	0x08006449
 8006508:	0800645d 	.word	0x0800645d
 800650c:	080073dd 	.word	0x080073dd
 8006510:	08006471 	.word	0x08006471

08006514 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006514:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006518:	b08a      	sub	sp, #40	@ 0x28
 800651a:	af00      	add	r7, sp, #0
 800651c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800651e:	2300      	movs	r3, #0
 8006520:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	689a      	ldr	r2, [r3, #8]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	431a      	orrs	r2, r3
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	695b      	ldr	r3, [r3, #20]
 8006532:	431a      	orrs	r2, r3
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	69db      	ldr	r3, [r3, #28]
 8006538:	4313      	orrs	r3, r2
 800653a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	4ba5      	ldr	r3, [pc, #660]	@ (80067d8 <UART_SetConfig+0x2c4>)
 8006544:	4013      	ands	r3, r2
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	6812      	ldr	r2, [r2, #0]
 800654a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800654c:	430b      	orrs	r3, r1
 800654e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	68da      	ldr	r2, [r3, #12]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	430a      	orrs	r2, r1
 8006564:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a9a      	ldr	r2, [pc, #616]	@ (80067dc <UART_SetConfig+0x2c8>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d004      	beq.n	8006580 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800657c:	4313      	orrs	r3, r2
 800657e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006590:	430a      	orrs	r2, r1
 8006592:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a91      	ldr	r2, [pc, #580]	@ (80067e0 <UART_SetConfig+0x2cc>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d126      	bne.n	80065ec <UART_SetConfig+0xd8>
 800659e:	4b91      	ldr	r3, [pc, #580]	@ (80067e4 <UART_SetConfig+0x2d0>)
 80065a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065a4:	f003 0303 	and.w	r3, r3, #3
 80065a8:	2b03      	cmp	r3, #3
 80065aa:	d81b      	bhi.n	80065e4 <UART_SetConfig+0xd0>
 80065ac:	a201      	add	r2, pc, #4	@ (adr r2, 80065b4 <UART_SetConfig+0xa0>)
 80065ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b2:	bf00      	nop
 80065b4:	080065c5 	.word	0x080065c5
 80065b8:	080065d5 	.word	0x080065d5
 80065bc:	080065cd 	.word	0x080065cd
 80065c0:	080065dd 	.word	0x080065dd
 80065c4:	2301      	movs	r3, #1
 80065c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065ca:	e0d6      	b.n	800677a <UART_SetConfig+0x266>
 80065cc:	2302      	movs	r3, #2
 80065ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065d2:	e0d2      	b.n	800677a <UART_SetConfig+0x266>
 80065d4:	2304      	movs	r3, #4
 80065d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065da:	e0ce      	b.n	800677a <UART_SetConfig+0x266>
 80065dc:	2308      	movs	r3, #8
 80065de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065e2:	e0ca      	b.n	800677a <UART_SetConfig+0x266>
 80065e4:	2310      	movs	r3, #16
 80065e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065ea:	e0c6      	b.n	800677a <UART_SetConfig+0x266>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a7d      	ldr	r2, [pc, #500]	@ (80067e8 <UART_SetConfig+0x2d4>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d138      	bne.n	8006668 <UART_SetConfig+0x154>
 80065f6:	4b7b      	ldr	r3, [pc, #492]	@ (80067e4 <UART_SetConfig+0x2d0>)
 80065f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065fc:	f003 030c 	and.w	r3, r3, #12
 8006600:	2b0c      	cmp	r3, #12
 8006602:	d82d      	bhi.n	8006660 <UART_SetConfig+0x14c>
 8006604:	a201      	add	r2, pc, #4	@ (adr r2, 800660c <UART_SetConfig+0xf8>)
 8006606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800660a:	bf00      	nop
 800660c:	08006641 	.word	0x08006641
 8006610:	08006661 	.word	0x08006661
 8006614:	08006661 	.word	0x08006661
 8006618:	08006661 	.word	0x08006661
 800661c:	08006651 	.word	0x08006651
 8006620:	08006661 	.word	0x08006661
 8006624:	08006661 	.word	0x08006661
 8006628:	08006661 	.word	0x08006661
 800662c:	08006649 	.word	0x08006649
 8006630:	08006661 	.word	0x08006661
 8006634:	08006661 	.word	0x08006661
 8006638:	08006661 	.word	0x08006661
 800663c:	08006659 	.word	0x08006659
 8006640:	2300      	movs	r3, #0
 8006642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006646:	e098      	b.n	800677a <UART_SetConfig+0x266>
 8006648:	2302      	movs	r3, #2
 800664a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800664e:	e094      	b.n	800677a <UART_SetConfig+0x266>
 8006650:	2304      	movs	r3, #4
 8006652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006656:	e090      	b.n	800677a <UART_SetConfig+0x266>
 8006658:	2308      	movs	r3, #8
 800665a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800665e:	e08c      	b.n	800677a <UART_SetConfig+0x266>
 8006660:	2310      	movs	r3, #16
 8006662:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006666:	e088      	b.n	800677a <UART_SetConfig+0x266>
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a5f      	ldr	r2, [pc, #380]	@ (80067ec <UART_SetConfig+0x2d8>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d125      	bne.n	80066be <UART_SetConfig+0x1aa>
 8006672:	4b5c      	ldr	r3, [pc, #368]	@ (80067e4 <UART_SetConfig+0x2d0>)
 8006674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006678:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800667c:	2b30      	cmp	r3, #48	@ 0x30
 800667e:	d016      	beq.n	80066ae <UART_SetConfig+0x19a>
 8006680:	2b30      	cmp	r3, #48	@ 0x30
 8006682:	d818      	bhi.n	80066b6 <UART_SetConfig+0x1a2>
 8006684:	2b20      	cmp	r3, #32
 8006686:	d00a      	beq.n	800669e <UART_SetConfig+0x18a>
 8006688:	2b20      	cmp	r3, #32
 800668a:	d814      	bhi.n	80066b6 <UART_SetConfig+0x1a2>
 800668c:	2b00      	cmp	r3, #0
 800668e:	d002      	beq.n	8006696 <UART_SetConfig+0x182>
 8006690:	2b10      	cmp	r3, #16
 8006692:	d008      	beq.n	80066a6 <UART_SetConfig+0x192>
 8006694:	e00f      	b.n	80066b6 <UART_SetConfig+0x1a2>
 8006696:	2300      	movs	r3, #0
 8006698:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800669c:	e06d      	b.n	800677a <UART_SetConfig+0x266>
 800669e:	2302      	movs	r3, #2
 80066a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066a4:	e069      	b.n	800677a <UART_SetConfig+0x266>
 80066a6:	2304      	movs	r3, #4
 80066a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066ac:	e065      	b.n	800677a <UART_SetConfig+0x266>
 80066ae:	2308      	movs	r3, #8
 80066b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066b4:	e061      	b.n	800677a <UART_SetConfig+0x266>
 80066b6:	2310      	movs	r3, #16
 80066b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066bc:	e05d      	b.n	800677a <UART_SetConfig+0x266>
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a4b      	ldr	r2, [pc, #300]	@ (80067f0 <UART_SetConfig+0x2dc>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d125      	bne.n	8006714 <UART_SetConfig+0x200>
 80066c8:	4b46      	ldr	r3, [pc, #280]	@ (80067e4 <UART_SetConfig+0x2d0>)
 80066ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80066d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80066d4:	d016      	beq.n	8006704 <UART_SetConfig+0x1f0>
 80066d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80066d8:	d818      	bhi.n	800670c <UART_SetConfig+0x1f8>
 80066da:	2b80      	cmp	r3, #128	@ 0x80
 80066dc:	d00a      	beq.n	80066f4 <UART_SetConfig+0x1e0>
 80066de:	2b80      	cmp	r3, #128	@ 0x80
 80066e0:	d814      	bhi.n	800670c <UART_SetConfig+0x1f8>
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d002      	beq.n	80066ec <UART_SetConfig+0x1d8>
 80066e6:	2b40      	cmp	r3, #64	@ 0x40
 80066e8:	d008      	beq.n	80066fc <UART_SetConfig+0x1e8>
 80066ea:	e00f      	b.n	800670c <UART_SetConfig+0x1f8>
 80066ec:	2300      	movs	r3, #0
 80066ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066f2:	e042      	b.n	800677a <UART_SetConfig+0x266>
 80066f4:	2302      	movs	r3, #2
 80066f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066fa:	e03e      	b.n	800677a <UART_SetConfig+0x266>
 80066fc:	2304      	movs	r3, #4
 80066fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006702:	e03a      	b.n	800677a <UART_SetConfig+0x266>
 8006704:	2308      	movs	r3, #8
 8006706:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800670a:	e036      	b.n	800677a <UART_SetConfig+0x266>
 800670c:	2310      	movs	r3, #16
 800670e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006712:	e032      	b.n	800677a <UART_SetConfig+0x266>
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a30      	ldr	r2, [pc, #192]	@ (80067dc <UART_SetConfig+0x2c8>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d12a      	bne.n	8006774 <UART_SetConfig+0x260>
 800671e:	4b31      	ldr	r3, [pc, #196]	@ (80067e4 <UART_SetConfig+0x2d0>)
 8006720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006724:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006728:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800672c:	d01a      	beq.n	8006764 <UART_SetConfig+0x250>
 800672e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006732:	d81b      	bhi.n	800676c <UART_SetConfig+0x258>
 8006734:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006738:	d00c      	beq.n	8006754 <UART_SetConfig+0x240>
 800673a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800673e:	d815      	bhi.n	800676c <UART_SetConfig+0x258>
 8006740:	2b00      	cmp	r3, #0
 8006742:	d003      	beq.n	800674c <UART_SetConfig+0x238>
 8006744:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006748:	d008      	beq.n	800675c <UART_SetConfig+0x248>
 800674a:	e00f      	b.n	800676c <UART_SetConfig+0x258>
 800674c:	2300      	movs	r3, #0
 800674e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006752:	e012      	b.n	800677a <UART_SetConfig+0x266>
 8006754:	2302      	movs	r3, #2
 8006756:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800675a:	e00e      	b.n	800677a <UART_SetConfig+0x266>
 800675c:	2304      	movs	r3, #4
 800675e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006762:	e00a      	b.n	800677a <UART_SetConfig+0x266>
 8006764:	2308      	movs	r3, #8
 8006766:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800676a:	e006      	b.n	800677a <UART_SetConfig+0x266>
 800676c:	2310      	movs	r3, #16
 800676e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006772:	e002      	b.n	800677a <UART_SetConfig+0x266>
 8006774:	2310      	movs	r3, #16
 8006776:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a17      	ldr	r2, [pc, #92]	@ (80067dc <UART_SetConfig+0x2c8>)
 8006780:	4293      	cmp	r3, r2
 8006782:	f040 808b 	bne.w	800689c <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006786:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800678a:	2b08      	cmp	r3, #8
 800678c:	d834      	bhi.n	80067f8 <UART_SetConfig+0x2e4>
 800678e:	a201      	add	r2, pc, #4	@ (adr r2, 8006794 <UART_SetConfig+0x280>)
 8006790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006794:	080067b9 	.word	0x080067b9
 8006798:	080067f9 	.word	0x080067f9
 800679c:	080067c1 	.word	0x080067c1
 80067a0:	080067f9 	.word	0x080067f9
 80067a4:	080067c7 	.word	0x080067c7
 80067a8:	080067f9 	.word	0x080067f9
 80067ac:	080067f9 	.word	0x080067f9
 80067b0:	080067f9 	.word	0x080067f9
 80067b4:	080067cf 	.word	0x080067cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067b8:	f7fc ff20 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 80067bc:	61f8      	str	r0, [r7, #28]
        break;
 80067be:	e021      	b.n	8006804 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067c0:	4b0c      	ldr	r3, [pc, #48]	@ (80067f4 <UART_SetConfig+0x2e0>)
 80067c2:	61fb      	str	r3, [r7, #28]
        break;
 80067c4:	e01e      	b.n	8006804 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067c6:	f7fc fe81 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 80067ca:	61f8      	str	r0, [r7, #28]
        break;
 80067cc:	e01a      	b.n	8006804 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067d2:	61fb      	str	r3, [r7, #28]
        break;
 80067d4:	e016      	b.n	8006804 <UART_SetConfig+0x2f0>
 80067d6:	bf00      	nop
 80067d8:	efff69f3 	.word	0xefff69f3
 80067dc:	40008000 	.word	0x40008000
 80067e0:	40013800 	.word	0x40013800
 80067e4:	40021000 	.word	0x40021000
 80067e8:	40004400 	.word	0x40004400
 80067ec:	40004800 	.word	0x40004800
 80067f0:	40004c00 	.word	0x40004c00
 80067f4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80067f8:	2300      	movs	r3, #0
 80067fa:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006802:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 80fa 	beq.w	8006a00 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	685a      	ldr	r2, [r3, #4]
 8006810:	4613      	mov	r3, r2
 8006812:	005b      	lsls	r3, r3, #1
 8006814:	4413      	add	r3, r2
 8006816:	69fa      	ldr	r2, [r7, #28]
 8006818:	429a      	cmp	r2, r3
 800681a:	d305      	bcc.n	8006828 <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006822:	69fa      	ldr	r2, [r7, #28]
 8006824:	429a      	cmp	r2, r3
 8006826:	d903      	bls.n	8006830 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800682e:	e0e7      	b.n	8006a00 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	2200      	movs	r2, #0
 8006834:	461c      	mov	r4, r3
 8006836:	4615      	mov	r5, r2
 8006838:	f04f 0200 	mov.w	r2, #0
 800683c:	f04f 0300 	mov.w	r3, #0
 8006840:	022b      	lsls	r3, r5, #8
 8006842:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006846:	0222      	lsls	r2, r4, #8
 8006848:	68f9      	ldr	r1, [r7, #12]
 800684a:	6849      	ldr	r1, [r1, #4]
 800684c:	0849      	lsrs	r1, r1, #1
 800684e:	2000      	movs	r0, #0
 8006850:	4688      	mov	r8, r1
 8006852:	4681      	mov	r9, r0
 8006854:	eb12 0a08 	adds.w	sl, r2, r8
 8006858:	eb43 0b09 	adc.w	fp, r3, r9
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	603b      	str	r3, [r7, #0]
 8006864:	607a      	str	r2, [r7, #4]
 8006866:	e9d7 2300 	ldrd	r2, r3, [r7]
 800686a:	4650      	mov	r0, sl
 800686c:	4659      	mov	r1, fp
 800686e:	f7f9 ffed 	bl	800084c <__aeabi_uldivmod>
 8006872:	4602      	mov	r2, r0
 8006874:	460b      	mov	r3, r1
 8006876:	4613      	mov	r3, r2
 8006878:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800687a:	69bb      	ldr	r3, [r7, #24]
 800687c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006880:	d308      	bcc.n	8006894 <UART_SetConfig+0x380>
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006888:	d204      	bcs.n	8006894 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	69ba      	ldr	r2, [r7, #24]
 8006890:	60da      	str	r2, [r3, #12]
 8006892:	e0b5      	b.n	8006a00 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800689a:	e0b1      	b.n	8006a00 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	69db      	ldr	r3, [r3, #28]
 80068a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068a4:	d15d      	bne.n	8006962 <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 80068a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80068aa:	2b08      	cmp	r3, #8
 80068ac:	d827      	bhi.n	80068fe <UART_SetConfig+0x3ea>
 80068ae:	a201      	add	r2, pc, #4	@ (adr r2, 80068b4 <UART_SetConfig+0x3a0>)
 80068b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b4:	080068d9 	.word	0x080068d9
 80068b8:	080068e1 	.word	0x080068e1
 80068bc:	080068e9 	.word	0x080068e9
 80068c0:	080068ff 	.word	0x080068ff
 80068c4:	080068ef 	.word	0x080068ef
 80068c8:	080068ff 	.word	0x080068ff
 80068cc:	080068ff 	.word	0x080068ff
 80068d0:	080068ff 	.word	0x080068ff
 80068d4:	080068f7 	.word	0x080068f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068d8:	f7fc fe90 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 80068dc:	61f8      	str	r0, [r7, #28]
        break;
 80068de:	e014      	b.n	800690a <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068e0:	f7fc fea2 	bl	8003628 <HAL_RCC_GetPCLK2Freq>
 80068e4:	61f8      	str	r0, [r7, #28]
        break;
 80068e6:	e010      	b.n	800690a <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068e8:	4b4c      	ldr	r3, [pc, #304]	@ (8006a1c <UART_SetConfig+0x508>)
 80068ea:	61fb      	str	r3, [r7, #28]
        break;
 80068ec:	e00d      	b.n	800690a <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068ee:	f7fc fded 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 80068f2:	61f8      	str	r0, [r7, #28]
        break;
 80068f4:	e009      	b.n	800690a <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068fa:	61fb      	str	r3, [r7, #28]
        break;
 80068fc:	e005      	b.n	800690a <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 80068fe:	2300      	movs	r3, #0
 8006900:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006908:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d077      	beq.n	8006a00 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006910:	69fb      	ldr	r3, [r7, #28]
 8006912:	005a      	lsls	r2, r3, #1
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	085b      	lsrs	r3, r3, #1
 800691a:	441a      	add	r2, r3
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	fbb2 f3f3 	udiv	r3, r2, r3
 8006924:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	2b0f      	cmp	r3, #15
 800692a:	d916      	bls.n	800695a <UART_SetConfig+0x446>
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006932:	d212      	bcs.n	800695a <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	b29b      	uxth	r3, r3
 8006938:	f023 030f 	bic.w	r3, r3, #15
 800693c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	085b      	lsrs	r3, r3, #1
 8006942:	b29b      	uxth	r3, r3
 8006944:	f003 0307 	and.w	r3, r3, #7
 8006948:	b29a      	uxth	r2, r3
 800694a:	8afb      	ldrh	r3, [r7, #22]
 800694c:	4313      	orrs	r3, r2
 800694e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	8afa      	ldrh	r2, [r7, #22]
 8006956:	60da      	str	r2, [r3, #12]
 8006958:	e052      	b.n	8006a00 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006960:	e04e      	b.n	8006a00 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006962:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006966:	2b08      	cmp	r3, #8
 8006968:	d827      	bhi.n	80069ba <UART_SetConfig+0x4a6>
 800696a:	a201      	add	r2, pc, #4	@ (adr r2, 8006970 <UART_SetConfig+0x45c>)
 800696c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006970:	08006995 	.word	0x08006995
 8006974:	0800699d 	.word	0x0800699d
 8006978:	080069a5 	.word	0x080069a5
 800697c:	080069bb 	.word	0x080069bb
 8006980:	080069ab 	.word	0x080069ab
 8006984:	080069bb 	.word	0x080069bb
 8006988:	080069bb 	.word	0x080069bb
 800698c:	080069bb 	.word	0x080069bb
 8006990:	080069b3 	.word	0x080069b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006994:	f7fc fe32 	bl	80035fc <HAL_RCC_GetPCLK1Freq>
 8006998:	61f8      	str	r0, [r7, #28]
        break;
 800699a:	e014      	b.n	80069c6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800699c:	f7fc fe44 	bl	8003628 <HAL_RCC_GetPCLK2Freq>
 80069a0:	61f8      	str	r0, [r7, #28]
        break;
 80069a2:	e010      	b.n	80069c6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069a4:	4b1d      	ldr	r3, [pc, #116]	@ (8006a1c <UART_SetConfig+0x508>)
 80069a6:	61fb      	str	r3, [r7, #28]
        break;
 80069a8:	e00d      	b.n	80069c6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069aa:	f7fc fd8f 	bl	80034cc <HAL_RCC_GetSysClockFreq>
 80069ae:	61f8      	str	r0, [r7, #28]
        break;
 80069b0:	e009      	b.n	80069c6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069b6:	61fb      	str	r3, [r7, #28]
        break;
 80069b8:	e005      	b.n	80069c6 <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 80069ba:	2300      	movs	r3, #0
 80069bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80069c4:	bf00      	nop
    }

    if (pclk != 0U)
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d019      	beq.n	8006a00 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	085a      	lsrs	r2, r3, #1
 80069d2:	69fb      	ldr	r3, [r7, #28]
 80069d4:	441a      	add	r2, r3
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	fbb2 f3f3 	udiv	r3, r2, r3
 80069de:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	2b0f      	cmp	r3, #15
 80069e4:	d909      	bls.n	80069fa <UART_SetConfig+0x4e6>
 80069e6:	69bb      	ldr	r3, [r7, #24]
 80069e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069ec:	d205      	bcs.n	80069fa <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	b29a      	uxth	r2, r3
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	60da      	str	r2, [r3, #12]
 80069f8:	e002      	b.n	8006a00 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2200      	movs	r2, #0
 8006a04:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006a0c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3728      	adds	r7, #40	@ 0x28
 8006a14:	46bd      	mov	sp, r7
 8006a16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a1a:	bf00      	nop
 8006a1c:	00f42400 	.word	0x00f42400

08006a20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a2c:	f003 0308 	and.w	r3, r3, #8
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d00a      	beq.n	8006a4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	430a      	orrs	r2, r1
 8006a48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a4e:	f003 0301 	and.w	r3, r3, #1
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00a      	beq.n	8006a6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a70:	f003 0302 	and.w	r3, r3, #2
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00a      	beq.n	8006a8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a92:	f003 0304 	and.w	r3, r3, #4
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00a      	beq.n	8006ab0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	430a      	orrs	r2, r1
 8006aae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab4:	f003 0310 	and.w	r3, r3, #16
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d00a      	beq.n	8006ad2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad6:	f003 0320 	and.w	r3, r3, #32
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d00a      	beq.n	8006af4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	430a      	orrs	r2, r1
 8006af2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d01a      	beq.n	8006b36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	430a      	orrs	r2, r1
 8006b14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b1e:	d10a      	bne.n	8006b36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	430a      	orrs	r2, r1
 8006b34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d00a      	beq.n	8006b58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	430a      	orrs	r2, r1
 8006b56:	605a      	str	r2, [r3, #4]
  }
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b098      	sub	sp, #96	@ 0x60
 8006b68:	af02      	add	r7, sp, #8
 8006b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b74:	f7fb fbda 	bl	800232c <HAL_GetTick>
 8006b78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0308 	and.w	r3, r3, #8
 8006b84:	2b08      	cmp	r3, #8
 8006b86:	d12e      	bne.n	8006be6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b90:	2200      	movs	r2, #0
 8006b92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f000 f88c 	bl	8006cb4 <UART_WaitOnFlagUntilTimeout>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d021      	beq.n	8006be6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006baa:	e853 3f00 	ldrex	r3, [r3]
 8006bae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bb6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bc2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006bc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bc8:	e841 2300 	strex	r3, r2, [r1]
 8006bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d1e6      	bne.n	8006ba2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2220      	movs	r2, #32
 8006bd8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006be2:	2303      	movs	r3, #3
 8006be4:	e062      	b.n	8006cac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 0304 	and.w	r3, r3, #4
 8006bf0:	2b04      	cmp	r3, #4
 8006bf2:	d149      	bne.n	8006c88 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bf4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006bf8:	9300      	str	r3, [sp, #0]
 8006bfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 f856 	bl	8006cb4 <UART_WaitOnFlagUntilTimeout>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d03c      	beq.n	8006c88 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c16:	e853 3f00 	ldrex	r3, [r3]
 8006c1a:	623b      	str	r3, [r7, #32]
   return(result);
 8006c1c:	6a3b      	ldr	r3, [r7, #32]
 8006c1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	461a      	mov	r2, r3
 8006c2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c34:	e841 2300 	strex	r3, r2, [r1]
 8006c38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e6      	bne.n	8006c0e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	3308      	adds	r3, #8
 8006c46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	e853 3f00 	ldrex	r3, [r3]
 8006c4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f023 0301 	bic.w	r3, r3, #1
 8006c56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	3308      	adds	r3, #8
 8006c5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c60:	61fa      	str	r2, [r7, #28]
 8006c62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c64:	69b9      	ldr	r1, [r7, #24]
 8006c66:	69fa      	ldr	r2, [r7, #28]
 8006c68:	e841 2300 	strex	r3, r2, [r1]
 8006c6c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1e5      	bne.n	8006c40 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2220      	movs	r2, #32
 8006c78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e011      	b.n	8006cac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2220      	movs	r2, #32
 8006c8c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2220      	movs	r2, #32
 8006c92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3758      	adds	r7, #88	@ 0x58
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	603b      	str	r3, [r7, #0]
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cc4:	e04f      	b.n	8006d66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cc6:	69bb      	ldr	r3, [r7, #24]
 8006cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ccc:	d04b      	beq.n	8006d66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cce:	f7fb fb2d 	bl	800232c <HAL_GetTick>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	1ad3      	subs	r3, r2, r3
 8006cd8:	69ba      	ldr	r2, [r7, #24]
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d302      	bcc.n	8006ce4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006cde:	69bb      	ldr	r3, [r7, #24]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d101      	bne.n	8006ce8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ce4:	2303      	movs	r3, #3
 8006ce6:	e04e      	b.n	8006d86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f003 0304 	and.w	r3, r3, #4
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d037      	beq.n	8006d66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2b80      	cmp	r3, #128	@ 0x80
 8006cfa:	d034      	beq.n	8006d66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	2b40      	cmp	r3, #64	@ 0x40
 8006d00:	d031      	beq.n	8006d66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	69db      	ldr	r3, [r3, #28]
 8006d08:	f003 0308 	and.w	r3, r3, #8
 8006d0c:	2b08      	cmp	r3, #8
 8006d0e:	d110      	bne.n	8006d32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2208      	movs	r2, #8
 8006d16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d18:	68f8      	ldr	r0, [r7, #12]
 8006d1a:	f000 f8ff 	bl	8006f1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2208      	movs	r2, #8
 8006d22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e029      	b.n	8006d86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	69db      	ldr	r3, [r3, #28]
 8006d38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d40:	d111      	bne.n	8006d66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d4c:	68f8      	ldr	r0, [r7, #12]
 8006d4e:	f000 f8e5 	bl	8006f1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2220      	movs	r2, #32
 8006d56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006d62:	2303      	movs	r3, #3
 8006d64:	e00f      	b.n	8006d86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	69da      	ldr	r2, [r3, #28]
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	4013      	ands	r3, r2
 8006d70:	68ba      	ldr	r2, [r7, #8]
 8006d72:	429a      	cmp	r2, r3
 8006d74:	bf0c      	ite	eq
 8006d76:	2301      	moveq	r3, #1
 8006d78:	2300      	movne	r3, #0
 8006d7a:	b2db      	uxtb	r3, r3
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	79fb      	ldrb	r3, [r7, #7]
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d0a0      	beq.n	8006cc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3710      	adds	r7, #16
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
	...

08006d90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b097      	sub	sp, #92	@ 0x5c
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	68ba      	ldr	r2, [r7, #8]
 8006da2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	88fa      	ldrh	r2, [r7, #6]
 8006da8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	88fa      	ldrh	r2, [r7, #6]
 8006db0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dc2:	d10e      	bne.n	8006de2 <UART_Start_Receive_IT+0x52>
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	691b      	ldr	r3, [r3, #16]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d105      	bne.n	8006dd8 <UART_Start_Receive_IT+0x48>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006dd2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006dd6:	e02d      	b.n	8006e34 <UART_Start_Receive_IT+0xa4>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	22ff      	movs	r2, #255	@ 0xff
 8006ddc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006de0:	e028      	b.n	8006e34 <UART_Start_Receive_IT+0xa4>
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d10d      	bne.n	8006e06 <UART_Start_Receive_IT+0x76>
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	691b      	ldr	r3, [r3, #16]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d104      	bne.n	8006dfc <UART_Start_Receive_IT+0x6c>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	22ff      	movs	r2, #255	@ 0xff
 8006df6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006dfa:	e01b      	b.n	8006e34 <UART_Start_Receive_IT+0xa4>
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	227f      	movs	r2, #127	@ 0x7f
 8006e00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e04:	e016      	b.n	8006e34 <UART_Start_Receive_IT+0xa4>
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e0e:	d10d      	bne.n	8006e2c <UART_Start_Receive_IT+0x9c>
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	691b      	ldr	r3, [r3, #16]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d104      	bne.n	8006e22 <UART_Start_Receive_IT+0x92>
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	227f      	movs	r2, #127	@ 0x7f
 8006e1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e20:	e008      	b.n	8006e34 <UART_Start_Receive_IT+0xa4>
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	223f      	movs	r2, #63	@ 0x3f
 8006e26:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e2a:	e003      	b.n	8006e34 <UART_Start_Receive_IT+0xa4>
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2200      	movs	r2, #0
 8006e38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2222      	movs	r2, #34	@ 0x22
 8006e40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	3308      	adds	r3, #8
 8006e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e4e:	e853 3f00 	ldrex	r3, [r3]
 8006e52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e56:	f043 0301 	orr.w	r3, r3, #1
 8006e5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	3308      	adds	r3, #8
 8006e62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006e64:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006e66:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e68:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006e6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e6c:	e841 2300 	strex	r3, r2, [r1]
 8006e70:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006e72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d1e5      	bne.n	8006e44 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e80:	d107      	bne.n	8006e92 <UART_Start_Receive_IT+0x102>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	691b      	ldr	r3, [r3, #16]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d103      	bne.n	8006e92 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	4a21      	ldr	r2, [pc, #132]	@ (8006f14 <UART_Start_Receive_IT+0x184>)
 8006e8e:	669a      	str	r2, [r3, #104]	@ 0x68
 8006e90:	e002      	b.n	8006e98 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	4a20      	ldr	r2, [pc, #128]	@ (8006f18 <UART_Start_Receive_IT+0x188>)
 8006e96:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	691b      	ldr	r3, [r3, #16]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d019      	beq.n	8006ed4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea8:	e853 3f00 	ldrex	r3, [r3]
 8006eac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006eb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ec0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ec4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ec6:	e841 2300 	strex	r3, r2, [r1]
 8006eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d1e6      	bne.n	8006ea0 <UART_Start_Receive_IT+0x110>
 8006ed2:	e018      	b.n	8006f06 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	e853 3f00 	ldrex	r3, [r3]
 8006ee0:	613b      	str	r3, [r7, #16]
   return(result);
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	f043 0320 	orr.w	r3, r3, #32
 8006ee8:	653b      	str	r3, [r7, #80]	@ 0x50
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	461a      	mov	r2, r3
 8006ef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ef2:	623b      	str	r3, [r7, #32]
 8006ef4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef6:	69f9      	ldr	r1, [r7, #28]
 8006ef8:	6a3a      	ldr	r2, [r7, #32]
 8006efa:	e841 2300 	strex	r3, r2, [r1]
 8006efe:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f00:	69bb      	ldr	r3, [r7, #24]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1e6      	bne.n	8006ed4 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006f06:	2300      	movs	r3, #0
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	375c      	adds	r7, #92	@ 0x5c
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr
 8006f14:	0800721d 	.word	0x0800721d
 8006f18:	0800705d 	.word	0x0800705d

08006f1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b095      	sub	sp, #84	@ 0x54
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f2c:	e853 3f00 	ldrex	r3, [r3]
 8006f30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	461a      	mov	r2, r3
 8006f40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f42:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f44:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f4a:	e841 2300 	strex	r3, r2, [r1]
 8006f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1e6      	bne.n	8006f24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	3308      	adds	r3, #8
 8006f5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5e:	6a3b      	ldr	r3, [r7, #32]
 8006f60:	e853 3f00 	ldrex	r3, [r3]
 8006f64:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	f023 0301 	bic.w	r3, r3, #1
 8006f6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	3308      	adds	r3, #8
 8006f74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f7e:	e841 2300 	strex	r3, r2, [r1]
 8006f82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1e5      	bne.n	8006f56 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d118      	bne.n	8006fc4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	e853 3f00 	ldrex	r3, [r3]
 8006f9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	f023 0310 	bic.w	r3, r3, #16
 8006fa6:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	461a      	mov	r2, r3
 8006fae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fb0:	61bb      	str	r3, [r7, #24]
 8006fb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb4:	6979      	ldr	r1, [r7, #20]
 8006fb6:	69ba      	ldr	r2, [r7, #24]
 8006fb8:	e841 2300 	strex	r3, r2, [r1]
 8006fbc:	613b      	str	r3, [r7, #16]
   return(result);
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d1e6      	bne.n	8006f92 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2220      	movs	r2, #32
 8006fc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006fd8:	bf00      	nop
 8006fda:	3754      	adds	r7, #84	@ 0x54
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr

08006fe4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ff0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ff8:	68f8      	ldr	r0, [r7, #12]
 8006ffa:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ffc:	bf00      	nop
 8006ffe:	3710      	adds	r7, #16
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b088      	sub	sp, #32
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	e853 3f00 	ldrex	r3, [r3]
 8007018:	60bb      	str	r3, [r7, #8]
   return(result);
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007020:	61fb      	str	r3, [r7, #28]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	461a      	mov	r2, r3
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	61bb      	str	r3, [r7, #24]
 800702c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702e:	6979      	ldr	r1, [r7, #20]
 8007030:	69ba      	ldr	r2, [r7, #24]
 8007032:	e841 2300 	strex	r3, r2, [r1]
 8007036:	613b      	str	r3, [r7, #16]
   return(result);
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d1e6      	bne.n	800700c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2220      	movs	r2, #32
 8007042:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2200      	movs	r2, #0
 8007048:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007054:	bf00      	nop
 8007056:	3720      	adds	r7, #32
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}

0800705c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b09c      	sub	sp, #112	@ 0x70
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800706a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007074:	2b22      	cmp	r3, #34	@ 0x22
 8007076:	f040 80c2 	bne.w	80071fe <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007080:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007084:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007088:	b2d9      	uxtb	r1, r3
 800708a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800708e:	b2da      	uxtb	r2, r3
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007094:	400a      	ands	r2, r1
 8007096:	b2d2      	uxtb	r2, r2
 8007098:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800709e:	1c5a      	adds	r2, r3, #1
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	3b01      	subs	r3, #1
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80070bc:	b29b      	uxth	r3, r3
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f040 80a5 	bne.w	800720e <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070cc:	e853 3f00 	ldrex	r3, [r3]
 80070d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80070d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	461a      	mov	r2, r3
 80070e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80070e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80070e4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80070e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80070ea:	e841 2300 	strex	r3, r2, [r1]
 80070ee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80070f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d1e6      	bne.n	80070c4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	3308      	adds	r3, #8
 80070fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007100:	e853 3f00 	ldrex	r3, [r3]
 8007104:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007108:	f023 0301 	bic.w	r3, r3, #1
 800710c:	667b      	str	r3, [r7, #100]	@ 0x64
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	3308      	adds	r3, #8
 8007114:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007116:	647a      	str	r2, [r7, #68]	@ 0x44
 8007118:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800711c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800711e:	e841 2300 	strex	r3, r2, [r1]
 8007122:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1e5      	bne.n	80070f6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2220      	movs	r2, #32
 800712e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a35      	ldr	r2, [pc, #212]	@ (8007218 <UART_RxISR_8BIT+0x1bc>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d01f      	beq.n	8007188 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007152:	2b00      	cmp	r3, #0
 8007154:	d018      	beq.n	8007188 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715e:	e853 3f00 	ldrex	r3, [r3]
 8007162:	623b      	str	r3, [r7, #32]
   return(result);
 8007164:	6a3b      	ldr	r3, [r7, #32]
 8007166:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800716a:	663b      	str	r3, [r7, #96]	@ 0x60
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	461a      	mov	r2, r3
 8007172:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007174:	633b      	str	r3, [r7, #48]	@ 0x30
 8007176:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007178:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800717a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800717c:	e841 2300 	strex	r3, r2, [r1]
 8007180:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007184:	2b00      	cmp	r3, #0
 8007186:	d1e6      	bne.n	8007156 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800718c:	2b01      	cmp	r3, #1
 800718e:	d130      	bne.n	80071f2 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2200      	movs	r2, #0
 8007194:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	e853 3f00 	ldrex	r3, [r3]
 80071a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f023 0310 	bic.w	r3, r3, #16
 80071aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	461a      	mov	r2, r3
 80071b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071b4:	61fb      	str	r3, [r7, #28]
 80071b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b8:	69b9      	ldr	r1, [r7, #24]
 80071ba:	69fa      	ldr	r2, [r7, #28]
 80071bc:	e841 2300 	strex	r3, r2, [r1]
 80071c0:	617b      	str	r3, [r7, #20]
   return(result);
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d1e6      	bne.n	8007196 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	69db      	ldr	r3, [r3, #28]
 80071ce:	f003 0310 	and.w	r3, r3, #16
 80071d2:	2b10      	cmp	r3, #16
 80071d4:	d103      	bne.n	80071de <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	2210      	movs	r2, #16
 80071dc:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 80071ea:	4611      	mov	r1, r2
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80071f0:	e00d      	b.n	800720e <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	4798      	blx	r3
}
 80071fc:	e007      	b.n	800720e <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	699a      	ldr	r2, [r3, #24]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f042 0208 	orr.w	r2, r2, #8
 800720c:	619a      	str	r2, [r3, #24]
}
 800720e:	bf00      	nop
 8007210:	3770      	adds	r7, #112	@ 0x70
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	40008000 	.word	0x40008000

0800721c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b09c      	sub	sp, #112	@ 0x70
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800722a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007234:	2b22      	cmp	r3, #34	@ 0x22
 8007236:	f040 80c2 	bne.w	80073be <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007240:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007248:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800724a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800724e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007252:	4013      	ands	r3, r2
 8007254:	b29a      	uxth	r2, r3
 8007256:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007258:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800725e:	1c9a      	adds	r2, r3, #2
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800726a:	b29b      	uxth	r3, r3
 800726c:	3b01      	subs	r3, #1
 800726e:	b29a      	uxth	r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800727c:	b29b      	uxth	r3, r3
 800727e:	2b00      	cmp	r3, #0
 8007280:	f040 80a5 	bne.w	80073ce <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800728c:	e853 3f00 	ldrex	r3, [r3]
 8007290:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007292:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007294:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007298:	667b      	str	r3, [r7, #100]	@ 0x64
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	461a      	mov	r2, r3
 80072a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80072a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80072a4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80072a8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80072aa:	e841 2300 	strex	r3, r2, [r1]
 80072ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80072b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1e6      	bne.n	8007284 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	3308      	adds	r3, #8
 80072bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072c0:	e853 3f00 	ldrex	r3, [r3]
 80072c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80072c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c8:	f023 0301 	bic.w	r3, r3, #1
 80072cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	3308      	adds	r3, #8
 80072d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80072d6:	643a      	str	r2, [r7, #64]	@ 0x40
 80072d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80072dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80072de:	e841 2300 	strex	r3, r2, [r1]
 80072e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80072e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1e5      	bne.n	80072b6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2220      	movs	r2, #32
 80072ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2200      	movs	r2, #0
 80072fc:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a35      	ldr	r2, [pc, #212]	@ (80073d8 <UART_RxISR_16BIT+0x1bc>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d01f      	beq.n	8007348 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007312:	2b00      	cmp	r3, #0
 8007314:	d018      	beq.n	8007348 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731c:	6a3b      	ldr	r3, [r7, #32]
 800731e:	e853 3f00 	ldrex	r3, [r3]
 8007322:	61fb      	str	r3, [r7, #28]
   return(result);
 8007324:	69fb      	ldr	r3, [r7, #28]
 8007326:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800732a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	461a      	mov	r2, r3
 8007332:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007334:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007336:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007338:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800733a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800733c:	e841 2300 	strex	r3, r2, [r1]
 8007340:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1e6      	bne.n	8007316 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800734c:	2b01      	cmp	r3, #1
 800734e:	d130      	bne.n	80073b2 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	e853 3f00 	ldrex	r3, [r3]
 8007362:	60bb      	str	r3, [r7, #8]
   return(result);
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	f023 0310 	bic.w	r3, r3, #16
 800736a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	461a      	mov	r2, r3
 8007372:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007374:	61bb      	str	r3, [r7, #24]
 8007376:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007378:	6979      	ldr	r1, [r7, #20]
 800737a:	69ba      	ldr	r2, [r7, #24]
 800737c:	e841 2300 	strex	r3, r2, [r1]
 8007380:	613b      	str	r3, [r7, #16]
   return(result);
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d1e6      	bne.n	8007356 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	69db      	ldr	r3, [r3, #28]
 800738e:	f003 0310 	and.w	r3, r3, #16
 8007392:	2b10      	cmp	r3, #16
 8007394:	d103      	bne.n	800739e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	2210      	movs	r2, #16
 800739c:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 80073aa:	4611      	mov	r1, r2
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80073b0:	e00d      	b.n	80073ce <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	4798      	blx	r3
}
 80073bc:	e007      	b.n	80073ce <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	699a      	ldr	r2, [r3, #24]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f042 0208 	orr.w	r2, r2, #8
 80073cc:	619a      	str	r2, [r3, #24]
}
 80073ce:	bf00      	nop
 80073d0:	3770      	adds	r7, #112	@ 0x70
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	40008000 	.word	0x40008000

080073dc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80073dc:	b480      	push	{r7}
 80073de:	b083      	sub	sp, #12
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80073e4:	bf00      	nop
 80073e6:	370c      	adds	r7, #12
 80073e8:	46bd      	mov	sp, r7
 80073ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ee:	4770      	bx	lr

080073f0 <__NVIC_SetPriority>:
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	4603      	mov	r3, r0
 80073f8:	6039      	str	r1, [r7, #0]
 80073fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80073fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007400:	2b00      	cmp	r3, #0
 8007402:	db0a      	blt.n	800741a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	b2da      	uxtb	r2, r3
 8007408:	490c      	ldr	r1, [pc, #48]	@ (800743c <__NVIC_SetPriority+0x4c>)
 800740a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800740e:	0112      	lsls	r2, r2, #4
 8007410:	b2d2      	uxtb	r2, r2
 8007412:	440b      	add	r3, r1
 8007414:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007418:	e00a      	b.n	8007430 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	b2da      	uxtb	r2, r3
 800741e:	4908      	ldr	r1, [pc, #32]	@ (8007440 <__NVIC_SetPriority+0x50>)
 8007420:	79fb      	ldrb	r3, [r7, #7]
 8007422:	f003 030f 	and.w	r3, r3, #15
 8007426:	3b04      	subs	r3, #4
 8007428:	0112      	lsls	r2, r2, #4
 800742a:	b2d2      	uxtb	r2, r2
 800742c:	440b      	add	r3, r1
 800742e:	761a      	strb	r2, [r3, #24]
}
 8007430:	bf00      	nop
 8007432:	370c      	adds	r7, #12
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr
 800743c:	e000e100 	.word	0xe000e100
 8007440:	e000ed00 	.word	0xe000ed00

08007444 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007444:	b580      	push	{r7, lr}
 8007446:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007448:	4b05      	ldr	r3, [pc, #20]	@ (8007460 <SysTick_Handler+0x1c>)
 800744a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800744c:	f002 fc4c 	bl	8009ce8 <xTaskGetSchedulerState>
 8007450:	4603      	mov	r3, r0
 8007452:	2b01      	cmp	r3, #1
 8007454:	d001      	beq.n	800745a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007456:	f003 fb67 	bl	800ab28 <xPortSysTickHandler>
  }
}
 800745a:	bf00      	nop
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop
 8007460:	e000e010 	.word	0xe000e010

08007464 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007464:	b580      	push	{r7, lr}
 8007466:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007468:	2100      	movs	r1, #0
 800746a:	f06f 0004 	mvn.w	r0, #4
 800746e:	f7ff ffbf 	bl	80073f0 <__NVIC_SetPriority>
#endif
}
 8007472:	bf00      	nop
 8007474:	bd80      	pop	{r7, pc}
	...

08007478 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007478:	b480      	push	{r7}
 800747a:	b083      	sub	sp, #12
 800747c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800747e:	f3ef 8305 	mrs	r3, IPSR
 8007482:	603b      	str	r3, [r7, #0]
  return(result);
 8007484:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007486:	2b00      	cmp	r3, #0
 8007488:	d003      	beq.n	8007492 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800748a:	f06f 0305 	mvn.w	r3, #5
 800748e:	607b      	str	r3, [r7, #4]
 8007490:	e00c      	b.n	80074ac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007492:	4b0a      	ldr	r3, [pc, #40]	@ (80074bc <osKernelInitialize+0x44>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d105      	bne.n	80074a6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800749a:	4b08      	ldr	r3, [pc, #32]	@ (80074bc <osKernelInitialize+0x44>)
 800749c:	2201      	movs	r2, #1
 800749e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80074a0:	2300      	movs	r3, #0
 80074a2:	607b      	str	r3, [r7, #4]
 80074a4:	e002      	b.n	80074ac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80074a6:	f04f 33ff 	mov.w	r3, #4294967295
 80074aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80074ac:	687b      	ldr	r3, [r7, #4]
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	370c      	adds	r7, #12
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr
 80074ba:	bf00      	nop
 80074bc:	200005ac 	.word	0x200005ac

080074c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b082      	sub	sp, #8
 80074c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074c6:	f3ef 8305 	mrs	r3, IPSR
 80074ca:	603b      	str	r3, [r7, #0]
  return(result);
 80074cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d003      	beq.n	80074da <osKernelStart+0x1a>
    stat = osErrorISR;
 80074d2:	f06f 0305 	mvn.w	r3, #5
 80074d6:	607b      	str	r3, [r7, #4]
 80074d8:	e010      	b.n	80074fc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80074da:	4b0b      	ldr	r3, [pc, #44]	@ (8007508 <osKernelStart+0x48>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d109      	bne.n	80074f6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80074e2:	f7ff ffbf 	bl	8007464 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80074e6:	4b08      	ldr	r3, [pc, #32]	@ (8007508 <osKernelStart+0x48>)
 80074e8:	2202      	movs	r2, #2
 80074ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80074ec:	f001 ff34 	bl	8009358 <vTaskStartScheduler>
      stat = osOK;
 80074f0:	2300      	movs	r3, #0
 80074f2:	607b      	str	r3, [r7, #4]
 80074f4:	e002      	b.n	80074fc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80074f6:	f04f 33ff 	mov.w	r3, #4294967295
 80074fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80074fc:	687b      	ldr	r3, [r7, #4]
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3708      	adds	r7, #8
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
 8007506:	bf00      	nop
 8007508:	200005ac 	.word	0x200005ac

0800750c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800750c:	b580      	push	{r7, lr}
 800750e:	b08e      	sub	sp, #56	@ 0x38
 8007510:	af04      	add	r7, sp, #16
 8007512:	60f8      	str	r0, [r7, #12]
 8007514:	60b9      	str	r1, [r7, #8]
 8007516:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007518:	2300      	movs	r3, #0
 800751a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800751c:	f3ef 8305 	mrs	r3, IPSR
 8007520:	617b      	str	r3, [r7, #20]
  return(result);
 8007522:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007524:	2b00      	cmp	r3, #0
 8007526:	d17e      	bne.n	8007626 <osThreadNew+0x11a>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d07b      	beq.n	8007626 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800752e:	2380      	movs	r3, #128	@ 0x80
 8007530:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007532:	2318      	movs	r3, #24
 8007534:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007536:	2300      	movs	r3, #0
 8007538:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800753a:	f04f 33ff 	mov.w	r3, #4294967295
 800753e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d045      	beq.n	80075d2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d002      	beq.n	8007554 <osThreadNew+0x48>
        name = attr->name;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	699b      	ldr	r3, [r3, #24]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d002      	beq.n	8007562 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	699b      	ldr	r3, [r3, #24]
 8007560:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d008      	beq.n	800757a <osThreadNew+0x6e>
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	2b38      	cmp	r3, #56	@ 0x38
 800756c:	d805      	bhi.n	800757a <osThreadNew+0x6e>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	f003 0301 	and.w	r3, r3, #1
 8007576:	2b00      	cmp	r3, #0
 8007578:	d001      	beq.n	800757e <osThreadNew+0x72>
        return (NULL);
 800757a:	2300      	movs	r3, #0
 800757c:	e054      	b.n	8007628 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	695b      	ldr	r3, [r3, #20]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d003      	beq.n	800758e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	695b      	ldr	r3, [r3, #20]
 800758a:	089b      	lsrs	r3, r3, #2
 800758c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d00e      	beq.n	80075b4 <osThreadNew+0xa8>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	2ba7      	cmp	r3, #167	@ 0xa7
 800759c:	d90a      	bls.n	80075b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d006      	beq.n	80075b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	695b      	ldr	r3, [r3, #20]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d002      	beq.n	80075b4 <osThreadNew+0xa8>
        mem = 1;
 80075ae:	2301      	movs	r3, #1
 80075b0:	61bb      	str	r3, [r7, #24]
 80075b2:	e010      	b.n	80075d6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d10c      	bne.n	80075d6 <osThreadNew+0xca>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d108      	bne.n	80075d6 <osThreadNew+0xca>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	691b      	ldr	r3, [r3, #16]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d104      	bne.n	80075d6 <osThreadNew+0xca>
          mem = 0;
 80075cc:	2300      	movs	r3, #0
 80075ce:	61bb      	str	r3, [r7, #24]
 80075d0:	e001      	b.n	80075d6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80075d2:	2300      	movs	r3, #0
 80075d4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d110      	bne.n	80075fe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80075e4:	9202      	str	r2, [sp, #8]
 80075e6:	9301      	str	r3, [sp, #4]
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	9300      	str	r3, [sp, #0]
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	6a3a      	ldr	r2, [r7, #32]
 80075f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80075f2:	68f8      	ldr	r0, [r7, #12]
 80075f4:	f001 fcbc 	bl	8008f70 <xTaskCreateStatic>
 80075f8:	4603      	mov	r3, r0
 80075fa:	613b      	str	r3, [r7, #16]
 80075fc:	e013      	b.n	8007626 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80075fe:	69bb      	ldr	r3, [r7, #24]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d110      	bne.n	8007626 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007604:	6a3b      	ldr	r3, [r7, #32]
 8007606:	b29a      	uxth	r2, r3
 8007608:	f107 0310 	add.w	r3, r7, #16
 800760c:	9301      	str	r3, [sp, #4]
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	9300      	str	r3, [sp, #0]
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f001 fd0a 	bl	8009030 <xTaskCreate>
 800761c:	4603      	mov	r3, r0
 800761e:	2b01      	cmp	r3, #1
 8007620:	d001      	beq.n	8007626 <osThreadNew+0x11a>
            hTask = NULL;
 8007622:	2300      	movs	r3, #0
 8007624:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007626:	693b      	ldr	r3, [r7, #16]
}
 8007628:	4618      	mov	r0, r3
 800762a:	3728      	adds	r7, #40	@ 0x28
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}

08007630 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007630:	b580      	push	{r7, lr}
 8007632:	b084      	sub	sp, #16
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007638:	f3ef 8305 	mrs	r3, IPSR
 800763c:	60bb      	str	r3, [r7, #8]
  return(result);
 800763e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007640:	2b00      	cmp	r3, #0
 8007642:	d003      	beq.n	800764c <osDelay+0x1c>
    stat = osErrorISR;
 8007644:	f06f 0305 	mvn.w	r3, #5
 8007648:	60fb      	str	r3, [r7, #12]
 800764a:	e007      	b.n	800765c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800764c:	2300      	movs	r3, #0
 800764e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d002      	beq.n	800765c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f001 fe48 	bl	80092ec <vTaskDelay>
    }
  }

  return (stat);
 800765c:	68fb      	ldr	r3, [r7, #12]
}
 800765e:	4618      	mov	r0, r3
 8007660:	3710      	adds	r7, #16
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8007666:	b580      	push	{r7, lr}
 8007668:	b086      	sub	sp, #24
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800766e:	2300      	movs	r3, #0
 8007670:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007672:	f3ef 8305 	mrs	r3, IPSR
 8007676:	60fb      	str	r3, [r7, #12]
  return(result);
 8007678:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800767a:	2b00      	cmp	r3, #0
 800767c:	d12d      	bne.n	80076da <osEventFlagsNew+0x74>
    mem = -1;
 800767e:	f04f 33ff 	mov.w	r3, #4294967295
 8007682:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d015      	beq.n	80076b6 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d006      	beq.n	80076a0 <osEventFlagsNew+0x3a>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	2b1f      	cmp	r3, #31
 8007698:	d902      	bls.n	80076a0 <osEventFlagsNew+0x3a>
        mem = 1;
 800769a:	2301      	movs	r3, #1
 800769c:	613b      	str	r3, [r7, #16]
 800769e:	e00c      	b.n	80076ba <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d108      	bne.n	80076ba <osEventFlagsNew+0x54>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d104      	bne.n	80076ba <osEventFlagsNew+0x54>
          mem = 0;
 80076b0:	2300      	movs	r3, #0
 80076b2:	613b      	str	r3, [r7, #16]
 80076b4:	e001      	b.n	80076ba <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80076b6:	2300      	movs	r3, #0
 80076b8:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d106      	bne.n	80076ce <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	4618      	mov	r0, r3
 80076c6:	f000 f9f5 	bl	8007ab4 <xEventGroupCreateStatic>
 80076ca:	6178      	str	r0, [r7, #20]
 80076cc:	e005      	b.n	80076da <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d102      	bne.n	80076da <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80076d4:	f000 fa27 	bl	8007b26 <xEventGroupCreate>
 80076d8:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80076da:	697b      	ldr	r3, [r7, #20]
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3718      	adds	r7, #24
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b086      	sub	sp, #24
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d003      	beq.n	8007700 <osEventFlagsSet+0x1c>
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076fe:	d303      	bcc.n	8007708 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8007700:	f06f 0303 	mvn.w	r3, #3
 8007704:	617b      	str	r3, [r7, #20]
 8007706:	e028      	b.n	800775a <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007708:	f3ef 8305 	mrs	r3, IPSR
 800770c:	60fb      	str	r3, [r7, #12]
  return(result);
 800770e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007710:	2b00      	cmp	r3, #0
 8007712:	d01d      	beq.n	8007750 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8007714:	2300      	movs	r3, #0
 8007716:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007718:	f107 0308 	add.w	r3, r7, #8
 800771c:	461a      	mov	r2, r3
 800771e:	6839      	ldr	r1, [r7, #0]
 8007720:	6938      	ldr	r0, [r7, #16]
 8007722:	f000 fb31 	bl	8007d88 <xEventGroupSetBitsFromISR>
 8007726:	4603      	mov	r3, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d103      	bne.n	8007734 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 800772c:	f06f 0302 	mvn.w	r3, #2
 8007730:	617b      	str	r3, [r7, #20]
 8007732:	e012      	b.n	800775a <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d00d      	beq.n	800775a <osEventFlagsSet+0x76>
 800773e:	4b09      	ldr	r3, [pc, #36]	@ (8007764 <osEventFlagsSet+0x80>)
 8007740:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007744:	601a      	str	r2, [r3, #0]
 8007746:	f3bf 8f4f 	dsb	sy
 800774a:	f3bf 8f6f 	isb	sy
 800774e:	e004      	b.n	800775a <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8007750:	6839      	ldr	r1, [r7, #0]
 8007752:	6938      	ldr	r0, [r7, #16]
 8007754:	f000 fa72 	bl	8007c3c <xEventGroupSetBits>
 8007758:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800775a:	697b      	ldr	r3, [r7, #20]
}
 800775c:	4618      	mov	r0, r3
 800775e:	3718      	adds	r7, #24
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}
 8007764:	e000ed04 	.word	0xe000ed04

08007768 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8007768:	b580      	push	{r7, lr}
 800776a:	b086      	sub	sp, #24
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d003      	beq.n	8007784 <osEventFlagsClear+0x1c>
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007782:	d303      	bcc.n	800778c <osEventFlagsClear+0x24>
    rflags = (uint32_t)osErrorParameter;
 8007784:	f06f 0303 	mvn.w	r3, #3
 8007788:	617b      	str	r3, [r7, #20]
 800778a:	e019      	b.n	80077c0 <osEventFlagsClear+0x58>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800778c:	f3ef 8305 	mrs	r3, IPSR
 8007790:	60fb      	str	r3, [r7, #12]
  return(result);
 8007792:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007794:	2b00      	cmp	r3, #0
 8007796:	d00e      	beq.n	80077b6 <osEventFlagsClear+0x4e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8007798:	6938      	ldr	r0, [r7, #16]
 800779a:	f000 fa2b 	bl	8007bf4 <xEventGroupGetBitsFromISR>
 800779e:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 80077a0:	6839      	ldr	r1, [r7, #0]
 80077a2:	6938      	ldr	r0, [r7, #16]
 80077a4:	f000 fa12 	bl	8007bcc <xEventGroupClearBitsFromISR>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d108      	bne.n	80077c0 <osEventFlagsClear+0x58>
      rflags = (uint32_t)osErrorResource;
 80077ae:	f06f 0302 	mvn.w	r3, #2
 80077b2:	617b      	str	r3, [r7, #20]
 80077b4:	e004      	b.n	80077c0 <osEventFlagsClear+0x58>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 80077b6:	6839      	ldr	r1, [r7, #0]
 80077b8:	6938      	ldr	r0, [r7, #16]
 80077ba:	f000 f9ce 	bl	8007b5a <xEventGroupClearBits>
 80077be:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 80077c0:	697b      	ldr	r3, [r7, #20]
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3718      	adds	r7, #24
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <osEventFlagsGet>:

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 80077ca:	b580      	push	{r7, lr}
 80077cc:	b086      	sub	sp, #24
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d102      	bne.n	80077e2 <osEventFlagsGet+0x18>
    rflags = 0U;
 80077dc:	2300      	movs	r3, #0
 80077de:	617b      	str	r3, [r7, #20]
 80077e0:	e00f      	b.n	8007802 <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077e2:	f3ef 8305 	mrs	r3, IPSR
 80077e6:	60fb      	str	r3, [r7, #12]
  return(result);
 80077e8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d004      	beq.n	80077f8 <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 80077ee:	6938      	ldr	r0, [r7, #16]
 80077f0:	f000 fa00 	bl	8007bf4 <xEventGroupGetBitsFromISR>
 80077f4:	6178      	str	r0, [r7, #20]
 80077f6:	e004      	b.n	8007802 <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 80077f8:	2100      	movs	r1, #0
 80077fa:	6938      	ldr	r0, [r7, #16]
 80077fc:	f000 f9ad 	bl	8007b5a <xEventGroupClearBits>
 8007800:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8007802:	697b      	ldr	r3, [r7, #20]
}
 8007804:	4618      	mov	r0, r3
 8007806:	3718      	adds	r7, #24
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800780c:	b580      	push	{r7, lr}
 800780e:	b08a      	sub	sp, #40	@ 0x28
 8007810:	af02      	add	r7, sp, #8
 8007812:	60f8      	str	r0, [r7, #12]
 8007814:	60b9      	str	r1, [r7, #8]
 8007816:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007818:	2300      	movs	r3, #0
 800781a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800781c:	f3ef 8305 	mrs	r3, IPSR
 8007820:	613b      	str	r3, [r7, #16]
  return(result);
 8007822:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007824:	2b00      	cmp	r3, #0
 8007826:	d175      	bne.n	8007914 <osSemaphoreNew+0x108>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d072      	beq.n	8007914 <osSemaphoreNew+0x108>
 800782e:	68ba      	ldr	r2, [r7, #8]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	429a      	cmp	r2, r3
 8007834:	d86e      	bhi.n	8007914 <osSemaphoreNew+0x108>
    mem = -1;
 8007836:	f04f 33ff 	mov.w	r3, #4294967295
 800783a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d015      	beq.n	800786e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d006      	beq.n	8007858 <osSemaphoreNew+0x4c>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	68db      	ldr	r3, [r3, #12]
 800784e:	2b4f      	cmp	r3, #79	@ 0x4f
 8007850:	d902      	bls.n	8007858 <osSemaphoreNew+0x4c>
        mem = 1;
 8007852:	2301      	movs	r3, #1
 8007854:	61bb      	str	r3, [r7, #24]
 8007856:	e00c      	b.n	8007872 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d108      	bne.n	8007872 <osSemaphoreNew+0x66>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d104      	bne.n	8007872 <osSemaphoreNew+0x66>
          mem = 0;
 8007868:	2300      	movs	r3, #0
 800786a:	61bb      	str	r3, [r7, #24]
 800786c:	e001      	b.n	8007872 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800786e:	2300      	movs	r3, #0
 8007870:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007878:	d04c      	beq.n	8007914 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2b01      	cmp	r3, #1
 800787e:	d128      	bne.n	80078d2 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007880:	69bb      	ldr	r3, [r7, #24]
 8007882:	2b01      	cmp	r3, #1
 8007884:	d10a      	bne.n	800789c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	689b      	ldr	r3, [r3, #8]
 800788a:	2203      	movs	r2, #3
 800788c:	9200      	str	r2, [sp, #0]
 800788e:	2200      	movs	r2, #0
 8007890:	2100      	movs	r1, #0
 8007892:	2001      	movs	r0, #1
 8007894:	f000 fbaa 	bl	8007fec <xQueueGenericCreateStatic>
 8007898:	61f8      	str	r0, [r7, #28]
 800789a:	e005      	b.n	80078a8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800789c:	2203      	movs	r2, #3
 800789e:	2100      	movs	r1, #0
 80078a0:	2001      	movs	r0, #1
 80078a2:	f000 fc20 	bl	80080e6 <xQueueGenericCreate>
 80078a6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d022      	beq.n	80078f4 <osSemaphoreNew+0xe8>
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d01f      	beq.n	80078f4 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80078b4:	2300      	movs	r3, #0
 80078b6:	2200      	movs	r2, #0
 80078b8:	2100      	movs	r1, #0
 80078ba:	69f8      	ldr	r0, [r7, #28]
 80078bc:	f000 fce0 	bl	8008280 <xQueueGenericSend>
 80078c0:	4603      	mov	r3, r0
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d016      	beq.n	80078f4 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80078c6:	69f8      	ldr	r0, [r7, #28]
 80078c8:	f001 f97e 	bl	8008bc8 <vQueueDelete>
            hSemaphore = NULL;
 80078cc:	2300      	movs	r3, #0
 80078ce:	61fb      	str	r3, [r7, #28]
 80078d0:	e010      	b.n	80078f4 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d108      	bne.n	80078ea <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	461a      	mov	r2, r3
 80078de:	68b9      	ldr	r1, [r7, #8]
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	f000 fc5e 	bl	80081a2 <xQueueCreateCountingSemaphoreStatic>
 80078e6:	61f8      	str	r0, [r7, #28]
 80078e8:	e004      	b.n	80078f4 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80078ea:	68b9      	ldr	r1, [r7, #8]
 80078ec:	68f8      	ldr	r0, [r7, #12]
 80078ee:	f000 fc91 	bl	8008214 <xQueueCreateCountingSemaphore>
 80078f2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00c      	beq.n	8007914 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d003      	beq.n	8007908 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	617b      	str	r3, [r7, #20]
 8007906:	e001      	b.n	800790c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007908:	2300      	movs	r3, #0
 800790a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800790c:	6979      	ldr	r1, [r7, #20]
 800790e:	69f8      	ldr	r0, [r7, #28]
 8007910:	f001 faa6 	bl	8008e60 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007914:	69fb      	ldr	r3, [r7, #28]
}
 8007916:	4618      	mov	r0, r3
 8007918:	3720      	adds	r7, #32
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
	...

08007920 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007920:	b580      	push	{r7, lr}
 8007922:	b086      	sub	sp, #24
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800792e:	2300      	movs	r3, #0
 8007930:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d103      	bne.n	8007940 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007938:	f06f 0303 	mvn.w	r3, #3
 800793c:	617b      	str	r3, [r7, #20]
 800793e:	e039      	b.n	80079b4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007940:	f3ef 8305 	mrs	r3, IPSR
 8007944:	60fb      	str	r3, [r7, #12]
  return(result);
 8007946:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007948:	2b00      	cmp	r3, #0
 800794a:	d022      	beq.n	8007992 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d003      	beq.n	800795a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007952:	f06f 0303 	mvn.w	r3, #3
 8007956:	617b      	str	r3, [r7, #20]
 8007958:	e02c      	b.n	80079b4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800795a:	2300      	movs	r3, #0
 800795c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800795e:	f107 0308 	add.w	r3, r7, #8
 8007962:	461a      	mov	r2, r3
 8007964:	2100      	movs	r1, #0
 8007966:	6938      	ldr	r0, [r7, #16]
 8007968:	f001 f8ac 	bl	8008ac4 <xQueueReceiveFromISR>
 800796c:	4603      	mov	r3, r0
 800796e:	2b01      	cmp	r3, #1
 8007970:	d003      	beq.n	800797a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8007972:	f06f 0302 	mvn.w	r3, #2
 8007976:	617b      	str	r3, [r7, #20]
 8007978:	e01c      	b.n	80079b4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d019      	beq.n	80079b4 <osSemaphoreAcquire+0x94>
 8007980:	4b0f      	ldr	r3, [pc, #60]	@ (80079c0 <osSemaphoreAcquire+0xa0>)
 8007982:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007986:	601a      	str	r2, [r3, #0]
 8007988:	f3bf 8f4f 	dsb	sy
 800798c:	f3bf 8f6f 	isb	sy
 8007990:	e010      	b.n	80079b4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8007992:	6839      	ldr	r1, [r7, #0]
 8007994:	6938      	ldr	r0, [r7, #16]
 8007996:	f000 ff85 	bl	80088a4 <xQueueSemaphoreTake>
 800799a:	4603      	mov	r3, r0
 800799c:	2b01      	cmp	r3, #1
 800799e:	d009      	beq.n	80079b4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d003      	beq.n	80079ae <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80079a6:	f06f 0301 	mvn.w	r3, #1
 80079aa:	617b      	str	r3, [r7, #20]
 80079ac:	e002      	b.n	80079b4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80079ae:	f06f 0302 	mvn.w	r3, #2
 80079b2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80079b4:	697b      	ldr	r3, [r7, #20]
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3718      	adds	r7, #24
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
 80079be:	bf00      	nop
 80079c0:	e000ed04 	.word	0xe000ed04

080079c4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b086      	sub	sp, #24
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80079d0:	2300      	movs	r3, #0
 80079d2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d103      	bne.n	80079e2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80079da:	f06f 0303 	mvn.w	r3, #3
 80079de:	617b      	str	r3, [r7, #20]
 80079e0:	e02c      	b.n	8007a3c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80079e2:	f3ef 8305 	mrs	r3, IPSR
 80079e6:	60fb      	str	r3, [r7, #12]
  return(result);
 80079e8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d01a      	beq.n	8007a24 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80079ee:	2300      	movs	r3, #0
 80079f0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80079f2:	f107 0308 	add.w	r3, r7, #8
 80079f6:	4619      	mov	r1, r3
 80079f8:	6938      	ldr	r0, [r7, #16]
 80079fa:	f000 fde1 	bl	80085c0 <xQueueGiveFromISR>
 80079fe:	4603      	mov	r3, r0
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d003      	beq.n	8007a0c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007a04:	f06f 0302 	mvn.w	r3, #2
 8007a08:	617b      	str	r3, [r7, #20]
 8007a0a:	e017      	b.n	8007a3c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d014      	beq.n	8007a3c <osSemaphoreRelease+0x78>
 8007a12:	4b0d      	ldr	r3, [pc, #52]	@ (8007a48 <osSemaphoreRelease+0x84>)
 8007a14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a18:	601a      	str	r2, [r3, #0]
 8007a1a:	f3bf 8f4f 	dsb	sy
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	e00b      	b.n	8007a3c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007a24:	2300      	movs	r3, #0
 8007a26:	2200      	movs	r2, #0
 8007a28:	2100      	movs	r1, #0
 8007a2a:	6938      	ldr	r0, [r7, #16]
 8007a2c:	f000 fc28 	bl	8008280 <xQueueGenericSend>
 8007a30:	4603      	mov	r3, r0
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d002      	beq.n	8007a3c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007a36:	f06f 0302 	mvn.w	r3, #2
 8007a3a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007a3c:	697b      	ldr	r3, [r7, #20]
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3718      	adds	r7, #24
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}
 8007a46:	bf00      	nop
 8007a48:	e000ed04 	.word	0xe000ed04

08007a4c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007a4c:	b480      	push	{r7}
 8007a4e:	b085      	sub	sp, #20
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	4a07      	ldr	r2, [pc, #28]	@ (8007a78 <vApplicationGetIdleTaskMemory+0x2c>)
 8007a5c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	4a06      	ldr	r2, [pc, #24]	@ (8007a7c <vApplicationGetIdleTaskMemory+0x30>)
 8007a62:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2280      	movs	r2, #128	@ 0x80
 8007a68:	601a      	str	r2, [r3, #0]
}
 8007a6a:	bf00      	nop
 8007a6c:	3714      	adds	r7, #20
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr
 8007a76:	bf00      	nop
 8007a78:	200005b0 	.word	0x200005b0
 8007a7c:	20000658 	.word	0x20000658

08007a80 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007a80:	b480      	push	{r7}
 8007a82:	b085      	sub	sp, #20
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	60f8      	str	r0, [r7, #12]
 8007a88:	60b9      	str	r1, [r7, #8]
 8007a8a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	4a07      	ldr	r2, [pc, #28]	@ (8007aac <vApplicationGetTimerTaskMemory+0x2c>)
 8007a90:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	4a06      	ldr	r2, [pc, #24]	@ (8007ab0 <vApplicationGetTimerTaskMemory+0x30>)
 8007a96:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007a9e:	601a      	str	r2, [r3, #0]
}
 8007aa0:	bf00      	nop
 8007aa2:	3714      	adds	r7, #20
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr
 8007aac:	20000858 	.word	0x20000858
 8007ab0:	20000900 	.word	0x20000900

08007ab4 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b086      	sub	sp, #24
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d10b      	bne.n	8007ada <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac6:	f383 8811 	msr	BASEPRI, r3
 8007aca:	f3bf 8f6f 	isb	sy
 8007ace:	f3bf 8f4f 	dsb	sy
 8007ad2:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007ad4:	bf00      	nop
 8007ad6:	bf00      	nop
 8007ad8:	e7fd      	b.n	8007ad6 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8007ada:	2320      	movs	r3, #32
 8007adc:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	2b20      	cmp	r3, #32
 8007ae2:	d00b      	beq.n	8007afc <xEventGroupCreateStatic+0x48>
	__asm volatile
 8007ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae8:	f383 8811 	msr	BASEPRI, r3
 8007aec:	f3bf 8f6f 	isb	sy
 8007af0:	f3bf 8f4f 	dsb	sy
 8007af4:	60fb      	str	r3, [r7, #12]
}
 8007af6:	bf00      	nop
 8007af8:	bf00      	nop
 8007afa:	e7fd      	b.n	8007af8 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d00a      	beq.n	8007b1c <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	3304      	adds	r3, #4
 8007b10:	4618      	mov	r0, r3
 8007b12:	f000 f94d 	bl	8007db0 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8007b1c:	697b      	ldr	r3, [r7, #20]
	}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3718      	adds	r7, #24
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}

08007b26 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8007b26:	b580      	push	{r7, lr}
 8007b28:	b082      	sub	sp, #8
 8007b2a:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8007b2c:	2020      	movs	r0, #32
 8007b2e:	f003 f88d 	bl	800ac4c <pvPortMalloc>
 8007b32:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00a      	beq.n	8007b50 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	3304      	adds	r3, #4
 8007b44:	4618      	mov	r0, r3
 8007b46:	f000 f933 	bl	8007db0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8007b50:	687b      	ldr	r3, [r7, #4]
	}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3708      	adds	r7, #8
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}

08007b5a <xEventGroupClearBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8007b5a:	b580      	push	{r7, lr}
 8007b5c:	b086      	sub	sp, #24
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
 8007b62:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d10b      	bne.n	8007b86 <xEventGroupClearBits+0x2c>
	__asm volatile
 8007b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b72:	f383 8811 	msr	BASEPRI, r3
 8007b76:	f3bf 8f6f 	isb	sy
 8007b7a:	f3bf 8f4f 	dsb	sy
 8007b7e:	60fb      	str	r3, [r7, #12]
}
 8007b80:	bf00      	nop
 8007b82:	bf00      	nop
 8007b84:	e7fd      	b.n	8007b82 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b8c:	d30b      	bcc.n	8007ba6 <xEventGroupClearBits+0x4c>
	__asm volatile
 8007b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b92:	f383 8811 	msr	BASEPRI, r3
 8007b96:	f3bf 8f6f 	isb	sy
 8007b9a:	f3bf 8f4f 	dsb	sy
 8007b9e:	60bb      	str	r3, [r7, #8]
}
 8007ba0:	bf00      	nop
 8007ba2:	bf00      	nop
 8007ba4:	e7fd      	b.n	8007ba2 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8007ba6:	f002 ff2f 	bl	800aa08 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	43db      	mvns	r3, r3
 8007bb8:	401a      	ands	r2, r3
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8007bbe:	f002 ff55 	bl	800aa6c <vPortExitCritical>

	return uxReturn;
 8007bc2:	693b      	ldr	r3, [r7, #16]
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	3718      	adds	r7, #24
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}

08007bcc <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b084      	sub	sp, #16
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
 8007bd4:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	683a      	ldr	r2, [r7, #0]
 8007bda:	6879      	ldr	r1, [r7, #4]
 8007bdc:	4804      	ldr	r0, [pc, #16]	@ (8007bf0 <xEventGroupClearBitsFromISR+0x24>)
 8007bde:	f002 fdbf 	bl	800a760 <xTimerPendFunctionCallFromISR>
 8007be2:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8007be4:	68fb      	ldr	r3, [r7, #12]
	}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3710      	adds	r7, #16
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	08007d6f 	.word	0x08007d6f

08007bf4 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b089      	sub	sp, #36	@ 0x24
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007c00:	f3ef 8211 	mrs	r2, BASEPRI
 8007c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c08:	f383 8811 	msr	BASEPRI, r3
 8007c0c:	f3bf 8f6f 	isb	sy
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	60fa      	str	r2, [r7, #12]
 8007c16:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007c18:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c1a:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	617b      	str	r3, [r7, #20]
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007c2c:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8007c2e:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8007c30:	4618      	mov	r0, r3
 8007c32:	3724      	adds	r7, #36	@ 0x24
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b08e      	sub	sp, #56	@ 0x38
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
 8007c44:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8007c46:	2300      	movs	r3, #0
 8007c48:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d10b      	bne.n	8007c70 <xEventGroupSetBits+0x34>
	__asm volatile
 8007c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c5c:	f383 8811 	msr	BASEPRI, r3
 8007c60:	f3bf 8f6f 	isb	sy
 8007c64:	f3bf 8f4f 	dsb	sy
 8007c68:	613b      	str	r3, [r7, #16]
}
 8007c6a:	bf00      	nop
 8007c6c:	bf00      	nop
 8007c6e:	e7fd      	b.n	8007c6c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007c76:	d30b      	bcc.n	8007c90 <xEventGroupSetBits+0x54>
	__asm volatile
 8007c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7c:	f383 8811 	msr	BASEPRI, r3
 8007c80:	f3bf 8f6f 	isb	sy
 8007c84:	f3bf 8f4f 	dsb	sy
 8007c88:	60fb      	str	r3, [r7, #12]
}
 8007c8a:	bf00      	nop
 8007c8c:	bf00      	nop
 8007c8e:	e7fd      	b.n	8007c8c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8007c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c92:	3304      	adds	r3, #4
 8007c94:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c98:	3308      	adds	r3, #8
 8007c9a:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8007c9c:	f001 fbcc 	bl	8009438 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8007ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8007ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	431a      	orrs	r2, r3
 8007cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb0:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007cb2:	e03c      	b.n	8007d2e <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8007cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8007cba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8007cc4:	69bb      	ldr	r3, [r7, #24]
 8007cc6:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8007cca:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007ccc:	69bb      	ldr	r3, [r7, #24]
 8007cce:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007cd2:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d108      	bne.n	8007cf0 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8007cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	69bb      	ldr	r3, [r7, #24]
 8007ce4:	4013      	ands	r3, r2
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d00b      	beq.n	8007d02 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8007cea:	2301      	movs	r3, #1
 8007cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cee:	e008      	b.n	8007d02 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8007cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	69bb      	ldr	r3, [r7, #24]
 8007cf6:	4013      	ands	r3, r2
 8007cf8:	69ba      	ldr	r2, [r7, #24]
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d101      	bne.n	8007d02 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8007d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d010      	beq.n	8007d2a <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d003      	beq.n	8007d1a <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8007d12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d14:	69bb      	ldr	r3, [r7, #24]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8007d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007d22:	4619      	mov	r1, r3
 8007d24:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007d26:	f001 fe19 	bl	800995c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8007d2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007d30:	6a3b      	ldr	r3, [r7, #32]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d1be      	bne.n	8007cb4 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d3c:	43db      	mvns	r3, r3
 8007d3e:	401a      	ands	r2, r3
 8007d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d42:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8007d44:	f001 fb86 	bl	8009454 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8007d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d4a:	681b      	ldr	r3, [r3, #0]
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3738      	adds	r7, #56	@ 0x38
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b082      	sub	sp, #8
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8007d5e:	6839      	ldr	r1, [r7, #0]
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f7ff ff6b 	bl	8007c3c <xEventGroupSetBits>
}
 8007d66:	bf00      	nop
 8007d68:	3708      	adds	r7, #8
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}

08007d6e <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8007d6e:	b580      	push	{r7, lr}
 8007d70:	b082      	sub	sp, #8
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
 8007d76:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8007d78:	6839      	ldr	r1, [r7, #0]
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f7ff feed 	bl	8007b5a <xEventGroupClearBits>
}
 8007d80:	bf00      	nop
 8007d82:	3708      	adds	r7, #8
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b086      	sub	sp, #24
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	68ba      	ldr	r2, [r7, #8]
 8007d98:	68f9      	ldr	r1, [r7, #12]
 8007d9a:	4804      	ldr	r0, [pc, #16]	@ (8007dac <xEventGroupSetBitsFromISR+0x24>)
 8007d9c:	f002 fce0 	bl	800a760 <xTimerPendFunctionCallFromISR>
 8007da0:	6178      	str	r0, [r7, #20]

		return xReturn;
 8007da2:	697b      	ldr	r3, [r7, #20]
	}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3718      	adds	r7, #24
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	08007d55 	.word	0x08007d55

08007db0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007db0:	b480      	push	{r7}
 8007db2:	b083      	sub	sp, #12
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f103 0208 	add.w	r2, r3, #8
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007dc8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f103 0208 	add.w	r2, r3, #8
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f103 0208 	add.w	r2, r3, #8
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007de4:	bf00      	nop
 8007de6:	370c      	adds	r7, #12
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr

08007df0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007df0:	b480      	push	{r7}
 8007df2:	b083      	sub	sp, #12
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007dfe:	bf00      	nop
 8007e00:	370c      	adds	r7, #12
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr

08007e0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007e0a:	b480      	push	{r7}
 8007e0c:	b085      	sub	sp, #20
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
 8007e12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	68fa      	ldr	r2, [r7, #12]
 8007e1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	689a      	ldr	r2, [r3, #8]
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	683a      	ldr	r2, [r7, #0]
 8007e2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	683a      	ldr	r2, [r7, #0]
 8007e34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	687a      	ldr	r2, [r7, #4]
 8007e3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	1c5a      	adds	r2, r3, #1
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	601a      	str	r2, [r3, #0]
}
 8007e46:	bf00      	nop
 8007e48:	3714      	adds	r7, #20
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr

08007e52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007e52:	b480      	push	{r7}
 8007e54:	b085      	sub	sp, #20
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	6078      	str	r0, [r7, #4]
 8007e5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e68:	d103      	bne.n	8007e72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	60fb      	str	r3, [r7, #12]
 8007e70:	e00c      	b.n	8007e8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	3308      	adds	r3, #8
 8007e76:	60fb      	str	r3, [r7, #12]
 8007e78:	e002      	b.n	8007e80 <vListInsert+0x2e>
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	60fb      	str	r3, [r7, #12]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	68ba      	ldr	r2, [r7, #8]
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d2f6      	bcs.n	8007e7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	685a      	ldr	r2, [r3, #4]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	683a      	ldr	r2, [r7, #0]
 8007e9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	68fa      	ldr	r2, [r7, #12]
 8007ea0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	683a      	ldr	r2, [r7, #0]
 8007ea6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	687a      	ldr	r2, [r7, #4]
 8007eac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	1c5a      	adds	r2, r3, #1
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	601a      	str	r2, [r3, #0]
}
 8007eb8:	bf00      	nop
 8007eba:	3714      	adds	r7, #20
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec2:	4770      	bx	lr

08007ec4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b085      	sub	sp, #20
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	691b      	ldr	r3, [r3, #16]
 8007ed0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	6892      	ldr	r2, [r2, #8]
 8007eda:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	687a      	ldr	r2, [r7, #4]
 8007ee2:	6852      	ldr	r2, [r2, #4]
 8007ee4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	687a      	ldr	r2, [r7, #4]
 8007eec:	429a      	cmp	r2, r3
 8007eee:	d103      	bne.n	8007ef8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	689a      	ldr	r2, [r3, #8]
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	1e5a      	subs	r2, r3, #1
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3714      	adds	r7, #20
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr

08007f18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d10b      	bne.n	8007f44 <xQueueGenericReset+0x2c>
	__asm volatile
 8007f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f30:	f383 8811 	msr	BASEPRI, r3
 8007f34:	f3bf 8f6f 	isb	sy
 8007f38:	f3bf 8f4f 	dsb	sy
 8007f3c:	60bb      	str	r3, [r7, #8]
}
 8007f3e:	bf00      	nop
 8007f40:	bf00      	nop
 8007f42:	e7fd      	b.n	8007f40 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007f44:	f002 fd60 	bl	800aa08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f50:	68f9      	ldr	r1, [r7, #12]
 8007f52:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007f54:	fb01 f303 	mul.w	r3, r1, r3
 8007f58:	441a      	add	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2200      	movs	r2, #0
 8007f62:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f74:	3b01      	subs	r3, #1
 8007f76:	68f9      	ldr	r1, [r7, #12]
 8007f78:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007f7a:	fb01 f303 	mul.w	r3, r1, r3
 8007f7e:	441a      	add	r2, r3
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	22ff      	movs	r2, #255	@ 0xff
 8007f88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	22ff      	movs	r2, #255	@ 0xff
 8007f90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d114      	bne.n	8007fc4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	691b      	ldr	r3, [r3, #16]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d01a      	beq.n	8007fd8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	3310      	adds	r3, #16
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f001 fc74 	bl	8009894 <xTaskRemoveFromEventList>
 8007fac:	4603      	mov	r3, r0
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d012      	beq.n	8007fd8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8007fe8 <xQueueGenericReset+0xd0>)
 8007fb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fb8:	601a      	str	r2, [r3, #0]
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	f3bf 8f6f 	isb	sy
 8007fc2:	e009      	b.n	8007fd8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	3310      	adds	r3, #16
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f7ff fef1 	bl	8007db0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	3324      	adds	r3, #36	@ 0x24
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	f7ff feec 	bl	8007db0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007fd8:	f002 fd48 	bl	800aa6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007fdc:	2301      	movs	r3, #1
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3710      	adds	r7, #16
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	bf00      	nop
 8007fe8:	e000ed04 	.word	0xe000ed04

08007fec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b08e      	sub	sp, #56	@ 0x38
 8007ff0:	af02      	add	r7, sp, #8
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
 8007ff8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d10b      	bne.n	8008018 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008004:	f383 8811 	msr	BASEPRI, r3
 8008008:	f3bf 8f6f 	isb	sy
 800800c:	f3bf 8f4f 	dsb	sy
 8008010:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008012:	bf00      	nop
 8008014:	bf00      	nop
 8008016:	e7fd      	b.n	8008014 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d10b      	bne.n	8008036 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800801e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008022:	f383 8811 	msr	BASEPRI, r3
 8008026:	f3bf 8f6f 	isb	sy
 800802a:	f3bf 8f4f 	dsb	sy
 800802e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008030:	bf00      	nop
 8008032:	bf00      	nop
 8008034:	e7fd      	b.n	8008032 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d002      	beq.n	8008042 <xQueueGenericCreateStatic+0x56>
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d001      	beq.n	8008046 <xQueueGenericCreateStatic+0x5a>
 8008042:	2301      	movs	r3, #1
 8008044:	e000      	b.n	8008048 <xQueueGenericCreateStatic+0x5c>
 8008046:	2300      	movs	r3, #0
 8008048:	2b00      	cmp	r3, #0
 800804a:	d10b      	bne.n	8008064 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800804c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008050:	f383 8811 	msr	BASEPRI, r3
 8008054:	f3bf 8f6f 	isb	sy
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	623b      	str	r3, [r7, #32]
}
 800805e:	bf00      	nop
 8008060:	bf00      	nop
 8008062:	e7fd      	b.n	8008060 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d102      	bne.n	8008070 <xQueueGenericCreateStatic+0x84>
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d101      	bne.n	8008074 <xQueueGenericCreateStatic+0x88>
 8008070:	2301      	movs	r3, #1
 8008072:	e000      	b.n	8008076 <xQueueGenericCreateStatic+0x8a>
 8008074:	2300      	movs	r3, #0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d10b      	bne.n	8008092 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800807a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807e:	f383 8811 	msr	BASEPRI, r3
 8008082:	f3bf 8f6f 	isb	sy
 8008086:	f3bf 8f4f 	dsb	sy
 800808a:	61fb      	str	r3, [r7, #28]
}
 800808c:	bf00      	nop
 800808e:	bf00      	nop
 8008090:	e7fd      	b.n	800808e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008092:	2350      	movs	r3, #80	@ 0x50
 8008094:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	2b50      	cmp	r3, #80	@ 0x50
 800809a:	d00b      	beq.n	80080b4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800809c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a0:	f383 8811 	msr	BASEPRI, r3
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	61bb      	str	r3, [r7, #24]
}
 80080ae:	bf00      	nop
 80080b0:	bf00      	nop
 80080b2:	e7fd      	b.n	80080b0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80080b4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80080ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d00d      	beq.n	80080dc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80080c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080c2:	2201      	movs	r2, #1
 80080c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80080c8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80080cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ce:	9300      	str	r3, [sp, #0]
 80080d0:	4613      	mov	r3, r2
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	68b9      	ldr	r1, [r7, #8]
 80080d6:	68f8      	ldr	r0, [r7, #12]
 80080d8:	f000 f840 	bl	800815c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80080dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80080de:	4618      	mov	r0, r3
 80080e0:	3730      	adds	r7, #48	@ 0x30
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}

080080e6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80080e6:	b580      	push	{r7, lr}
 80080e8:	b08a      	sub	sp, #40	@ 0x28
 80080ea:	af02      	add	r7, sp, #8
 80080ec:	60f8      	str	r0, [r7, #12]
 80080ee:	60b9      	str	r1, [r7, #8]
 80080f0:	4613      	mov	r3, r2
 80080f2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d10b      	bne.n	8008112 <xQueueGenericCreate+0x2c>
	__asm volatile
 80080fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080fe:	f383 8811 	msr	BASEPRI, r3
 8008102:	f3bf 8f6f 	isb	sy
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	613b      	str	r3, [r7, #16]
}
 800810c:	bf00      	nop
 800810e:	bf00      	nop
 8008110:	e7fd      	b.n	800810e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	68ba      	ldr	r2, [r7, #8]
 8008116:	fb02 f303 	mul.w	r3, r2, r3
 800811a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	3350      	adds	r3, #80	@ 0x50
 8008120:	4618      	mov	r0, r3
 8008122:	f002 fd93 	bl	800ac4c <pvPortMalloc>
 8008126:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008128:	69bb      	ldr	r3, [r7, #24]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d011      	beq.n	8008152 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800812e:	69bb      	ldr	r3, [r7, #24]
 8008130:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	3350      	adds	r3, #80	@ 0x50
 8008136:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	2200      	movs	r2, #0
 800813c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008140:	79fa      	ldrb	r2, [r7, #7]
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	9300      	str	r3, [sp, #0]
 8008146:	4613      	mov	r3, r2
 8008148:	697a      	ldr	r2, [r7, #20]
 800814a:	68b9      	ldr	r1, [r7, #8]
 800814c:	68f8      	ldr	r0, [r7, #12]
 800814e:	f000 f805 	bl	800815c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008152:	69bb      	ldr	r3, [r7, #24]
	}
 8008154:	4618      	mov	r0, r3
 8008156:	3720      	adds	r7, #32
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}

0800815c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	60f8      	str	r0, [r7, #12]
 8008164:	60b9      	str	r1, [r7, #8]
 8008166:	607a      	str	r2, [r7, #4]
 8008168:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d103      	bne.n	8008178 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	69ba      	ldr	r2, [r7, #24]
 8008174:	601a      	str	r2, [r3, #0]
 8008176:	e002      	b.n	800817e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008178:	69bb      	ldr	r3, [r7, #24]
 800817a:	687a      	ldr	r2, [r7, #4]
 800817c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800817e:	69bb      	ldr	r3, [r7, #24]
 8008180:	68fa      	ldr	r2, [r7, #12]
 8008182:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008184:	69bb      	ldr	r3, [r7, #24]
 8008186:	68ba      	ldr	r2, [r7, #8]
 8008188:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800818a:	2101      	movs	r1, #1
 800818c:	69b8      	ldr	r0, [r7, #24]
 800818e:	f7ff fec3 	bl	8007f18 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008192:	69bb      	ldr	r3, [r7, #24]
 8008194:	78fa      	ldrb	r2, [r7, #3]
 8008196:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800819a:	bf00      	nop
 800819c:	3710      	adds	r7, #16
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b08a      	sub	sp, #40	@ 0x28
 80081a6:	af02      	add	r7, sp, #8
 80081a8:	60f8      	str	r0, [r7, #12]
 80081aa:	60b9      	str	r1, [r7, #8]
 80081ac:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d10b      	bne.n	80081cc <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80081b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b8:	f383 8811 	msr	BASEPRI, r3
 80081bc:	f3bf 8f6f 	isb	sy
 80081c0:	f3bf 8f4f 	dsb	sy
 80081c4:	61bb      	str	r3, [r7, #24]
}
 80081c6:	bf00      	nop
 80081c8:	bf00      	nop
 80081ca:	e7fd      	b.n	80081c8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80081cc:	68ba      	ldr	r2, [r7, #8]
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d90b      	bls.n	80081ec <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80081d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d8:	f383 8811 	msr	BASEPRI, r3
 80081dc:	f3bf 8f6f 	isb	sy
 80081e0:	f3bf 8f4f 	dsb	sy
 80081e4:	617b      	str	r3, [r7, #20]
}
 80081e6:	bf00      	nop
 80081e8:	bf00      	nop
 80081ea:	e7fd      	b.n	80081e8 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80081ec:	2302      	movs	r3, #2
 80081ee:	9300      	str	r3, [sp, #0]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2200      	movs	r2, #0
 80081f4:	2100      	movs	r1, #0
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	f7ff fef8 	bl	8007fec <xQueueGenericCreateStatic>
 80081fc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d002      	beq.n	800820a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	68ba      	ldr	r2, [r7, #8]
 8008208:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800820a:	69fb      	ldr	r3, [r7, #28]
	}
 800820c:	4618      	mov	r0, r3
 800820e:	3720      	adds	r7, #32
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}

08008214 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008214:	b580      	push	{r7, lr}
 8008216:	b086      	sub	sp, #24
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d10b      	bne.n	800823c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8008224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008228:	f383 8811 	msr	BASEPRI, r3
 800822c:	f3bf 8f6f 	isb	sy
 8008230:	f3bf 8f4f 	dsb	sy
 8008234:	613b      	str	r3, [r7, #16]
}
 8008236:	bf00      	nop
 8008238:	bf00      	nop
 800823a:	e7fd      	b.n	8008238 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800823c:	683a      	ldr	r2, [r7, #0]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	429a      	cmp	r2, r3
 8008242:	d90b      	bls.n	800825c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8008244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008248:	f383 8811 	msr	BASEPRI, r3
 800824c:	f3bf 8f6f 	isb	sy
 8008250:	f3bf 8f4f 	dsb	sy
 8008254:	60fb      	str	r3, [r7, #12]
}
 8008256:	bf00      	nop
 8008258:	bf00      	nop
 800825a:	e7fd      	b.n	8008258 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800825c:	2202      	movs	r2, #2
 800825e:	2100      	movs	r1, #0
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f7ff ff40 	bl	80080e6 <xQueueGenericCreate>
 8008266:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d002      	beq.n	8008274 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	683a      	ldr	r2, [r7, #0]
 8008272:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008274:	697b      	ldr	r3, [r7, #20]
	}
 8008276:	4618      	mov	r0, r3
 8008278:	3718      	adds	r7, #24
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
	...

08008280 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b08e      	sub	sp, #56	@ 0x38
 8008284:	af00      	add	r7, sp, #0
 8008286:	60f8      	str	r0, [r7, #12]
 8008288:	60b9      	str	r1, [r7, #8]
 800828a:	607a      	str	r2, [r7, #4]
 800828c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800828e:	2300      	movs	r3, #0
 8008290:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008298:	2b00      	cmp	r3, #0
 800829a:	d10b      	bne.n	80082b4 <xQueueGenericSend+0x34>
	__asm volatile
 800829c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a0:	f383 8811 	msr	BASEPRI, r3
 80082a4:	f3bf 8f6f 	isb	sy
 80082a8:	f3bf 8f4f 	dsb	sy
 80082ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80082ae:	bf00      	nop
 80082b0:	bf00      	nop
 80082b2:	e7fd      	b.n	80082b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d103      	bne.n	80082c2 <xQueueGenericSend+0x42>
 80082ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d101      	bne.n	80082c6 <xQueueGenericSend+0x46>
 80082c2:	2301      	movs	r3, #1
 80082c4:	e000      	b.n	80082c8 <xQueueGenericSend+0x48>
 80082c6:	2300      	movs	r3, #0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10b      	bne.n	80082e4 <xQueueGenericSend+0x64>
	__asm volatile
 80082cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d0:	f383 8811 	msr	BASEPRI, r3
 80082d4:	f3bf 8f6f 	isb	sy
 80082d8:	f3bf 8f4f 	dsb	sy
 80082dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80082de:	bf00      	nop
 80082e0:	bf00      	nop
 80082e2:	e7fd      	b.n	80082e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	d103      	bne.n	80082f2 <xQueueGenericSend+0x72>
 80082ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d101      	bne.n	80082f6 <xQueueGenericSend+0x76>
 80082f2:	2301      	movs	r3, #1
 80082f4:	e000      	b.n	80082f8 <xQueueGenericSend+0x78>
 80082f6:	2300      	movs	r3, #0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d10b      	bne.n	8008314 <xQueueGenericSend+0x94>
	__asm volatile
 80082fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008300:	f383 8811 	msr	BASEPRI, r3
 8008304:	f3bf 8f6f 	isb	sy
 8008308:	f3bf 8f4f 	dsb	sy
 800830c:	623b      	str	r3, [r7, #32]
}
 800830e:	bf00      	nop
 8008310:	bf00      	nop
 8008312:	e7fd      	b.n	8008310 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008314:	f001 fce8 	bl	8009ce8 <xTaskGetSchedulerState>
 8008318:	4603      	mov	r3, r0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d102      	bne.n	8008324 <xQueueGenericSend+0xa4>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d101      	bne.n	8008328 <xQueueGenericSend+0xa8>
 8008324:	2301      	movs	r3, #1
 8008326:	e000      	b.n	800832a <xQueueGenericSend+0xaa>
 8008328:	2300      	movs	r3, #0
 800832a:	2b00      	cmp	r3, #0
 800832c:	d10b      	bne.n	8008346 <xQueueGenericSend+0xc6>
	__asm volatile
 800832e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008332:	f383 8811 	msr	BASEPRI, r3
 8008336:	f3bf 8f6f 	isb	sy
 800833a:	f3bf 8f4f 	dsb	sy
 800833e:	61fb      	str	r3, [r7, #28]
}
 8008340:	bf00      	nop
 8008342:	bf00      	nop
 8008344:	e7fd      	b.n	8008342 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008346:	f002 fb5f 	bl	800aa08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800834a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800834c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800834e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008352:	429a      	cmp	r2, r3
 8008354:	d302      	bcc.n	800835c <xQueueGenericSend+0xdc>
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	2b02      	cmp	r3, #2
 800835a:	d129      	bne.n	80083b0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800835c:	683a      	ldr	r2, [r7, #0]
 800835e:	68b9      	ldr	r1, [r7, #8]
 8008360:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008362:	f000 fc6d 	bl	8008c40 <prvCopyDataToQueue>
 8008366:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800836c:	2b00      	cmp	r3, #0
 800836e:	d010      	beq.n	8008392 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008372:	3324      	adds	r3, #36	@ 0x24
 8008374:	4618      	mov	r0, r3
 8008376:	f001 fa8d 	bl	8009894 <xTaskRemoveFromEventList>
 800837a:	4603      	mov	r3, r0
 800837c:	2b00      	cmp	r3, #0
 800837e:	d013      	beq.n	80083a8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008380:	4b3f      	ldr	r3, [pc, #252]	@ (8008480 <xQueueGenericSend+0x200>)
 8008382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008386:	601a      	str	r2, [r3, #0]
 8008388:	f3bf 8f4f 	dsb	sy
 800838c:	f3bf 8f6f 	isb	sy
 8008390:	e00a      	b.n	80083a8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008394:	2b00      	cmp	r3, #0
 8008396:	d007      	beq.n	80083a8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008398:	4b39      	ldr	r3, [pc, #228]	@ (8008480 <xQueueGenericSend+0x200>)
 800839a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800839e:	601a      	str	r2, [r3, #0]
 80083a0:	f3bf 8f4f 	dsb	sy
 80083a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80083a8:	f002 fb60 	bl	800aa6c <vPortExitCritical>
				return pdPASS;
 80083ac:	2301      	movs	r3, #1
 80083ae:	e063      	b.n	8008478 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d103      	bne.n	80083be <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80083b6:	f002 fb59 	bl	800aa6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80083ba:	2300      	movs	r3, #0
 80083bc:	e05c      	b.n	8008478 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80083be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d106      	bne.n	80083d2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80083c4:	f107 0314 	add.w	r3, r7, #20
 80083c8:	4618      	mov	r0, r3
 80083ca:	f001 fb2b 	bl	8009a24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80083ce:	2301      	movs	r3, #1
 80083d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80083d2:	f002 fb4b 	bl	800aa6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80083d6:	f001 f82f 	bl	8009438 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80083da:	f002 fb15 	bl	800aa08 <vPortEnterCritical>
 80083de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80083e4:	b25b      	sxtb	r3, r3
 80083e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ea:	d103      	bne.n	80083f4 <xQueueGenericSend+0x174>
 80083ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ee:	2200      	movs	r2, #0
 80083f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80083f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80083fa:	b25b      	sxtb	r3, r3
 80083fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008400:	d103      	bne.n	800840a <xQueueGenericSend+0x18a>
 8008402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008404:	2200      	movs	r2, #0
 8008406:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800840a:	f002 fb2f 	bl	800aa6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800840e:	1d3a      	adds	r2, r7, #4
 8008410:	f107 0314 	add.w	r3, r7, #20
 8008414:	4611      	mov	r1, r2
 8008416:	4618      	mov	r0, r3
 8008418:	f001 fb1a 	bl	8009a50 <xTaskCheckForTimeOut>
 800841c:	4603      	mov	r3, r0
 800841e:	2b00      	cmp	r3, #0
 8008420:	d124      	bne.n	800846c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008422:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008424:	f000 fd04 	bl	8008e30 <prvIsQueueFull>
 8008428:	4603      	mov	r3, r0
 800842a:	2b00      	cmp	r3, #0
 800842c:	d018      	beq.n	8008460 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800842e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008430:	3310      	adds	r3, #16
 8008432:	687a      	ldr	r2, [r7, #4]
 8008434:	4611      	mov	r1, r2
 8008436:	4618      	mov	r0, r3
 8008438:	f001 f9da 	bl	80097f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800843c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800843e:	f000 fc8f 	bl	8008d60 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008442:	f001 f807 	bl	8009454 <xTaskResumeAll>
 8008446:	4603      	mov	r3, r0
 8008448:	2b00      	cmp	r3, #0
 800844a:	f47f af7c 	bne.w	8008346 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800844e:	4b0c      	ldr	r3, [pc, #48]	@ (8008480 <xQueueGenericSend+0x200>)
 8008450:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008454:	601a      	str	r2, [r3, #0]
 8008456:	f3bf 8f4f 	dsb	sy
 800845a:	f3bf 8f6f 	isb	sy
 800845e:	e772      	b.n	8008346 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008460:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008462:	f000 fc7d 	bl	8008d60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008466:	f000 fff5 	bl	8009454 <xTaskResumeAll>
 800846a:	e76c      	b.n	8008346 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800846c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800846e:	f000 fc77 	bl	8008d60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008472:	f000 ffef 	bl	8009454 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008476:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008478:	4618      	mov	r0, r3
 800847a:	3738      	adds	r7, #56	@ 0x38
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}
 8008480:	e000ed04 	.word	0xe000ed04

08008484 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b090      	sub	sp, #64	@ 0x40
 8008488:	af00      	add	r7, sp, #0
 800848a:	60f8      	str	r0, [r7, #12]
 800848c:	60b9      	str	r1, [r7, #8]
 800848e:	607a      	str	r2, [r7, #4]
 8008490:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008498:	2b00      	cmp	r3, #0
 800849a:	d10b      	bne.n	80084b4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800849c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a0:	f383 8811 	msr	BASEPRI, r3
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	f3bf 8f4f 	dsb	sy
 80084ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80084ae:	bf00      	nop
 80084b0:	bf00      	nop
 80084b2:	e7fd      	b.n	80084b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d103      	bne.n	80084c2 <xQueueGenericSendFromISR+0x3e>
 80084ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d101      	bne.n	80084c6 <xQueueGenericSendFromISR+0x42>
 80084c2:	2301      	movs	r3, #1
 80084c4:	e000      	b.n	80084c8 <xQueueGenericSendFromISR+0x44>
 80084c6:	2300      	movs	r3, #0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10b      	bne.n	80084e4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80084cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d0:	f383 8811 	msr	BASEPRI, r3
 80084d4:	f3bf 8f6f 	isb	sy
 80084d8:	f3bf 8f4f 	dsb	sy
 80084dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80084de:	bf00      	nop
 80084e0:	bf00      	nop
 80084e2:	e7fd      	b.n	80084e0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	2b02      	cmp	r3, #2
 80084e8:	d103      	bne.n	80084f2 <xQueueGenericSendFromISR+0x6e>
 80084ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d101      	bne.n	80084f6 <xQueueGenericSendFromISR+0x72>
 80084f2:	2301      	movs	r3, #1
 80084f4:	e000      	b.n	80084f8 <xQueueGenericSendFromISR+0x74>
 80084f6:	2300      	movs	r3, #0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d10b      	bne.n	8008514 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80084fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008500:	f383 8811 	msr	BASEPRI, r3
 8008504:	f3bf 8f6f 	isb	sy
 8008508:	f3bf 8f4f 	dsb	sy
 800850c:	623b      	str	r3, [r7, #32]
}
 800850e:	bf00      	nop
 8008510:	bf00      	nop
 8008512:	e7fd      	b.n	8008510 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008514:	f002 fb58 	bl	800abc8 <vPortValidateInterruptPriority>
	__asm volatile
 8008518:	f3ef 8211 	mrs	r2, BASEPRI
 800851c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008520:	f383 8811 	msr	BASEPRI, r3
 8008524:	f3bf 8f6f 	isb	sy
 8008528:	f3bf 8f4f 	dsb	sy
 800852c:	61fa      	str	r2, [r7, #28]
 800852e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8008530:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008532:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008536:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800853a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800853c:	429a      	cmp	r2, r3
 800853e:	d302      	bcc.n	8008546 <xQueueGenericSendFromISR+0xc2>
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	2b02      	cmp	r3, #2
 8008544:	d12f      	bne.n	80085a6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008548:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800854c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008554:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008556:	683a      	ldr	r2, [r7, #0]
 8008558:	68b9      	ldr	r1, [r7, #8]
 800855a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800855c:	f000 fb70 	bl	8008c40 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008560:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008568:	d112      	bne.n	8008590 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800856a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800856c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800856e:	2b00      	cmp	r3, #0
 8008570:	d016      	beq.n	80085a0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008574:	3324      	adds	r3, #36	@ 0x24
 8008576:	4618      	mov	r0, r3
 8008578:	f001 f98c 	bl	8009894 <xTaskRemoveFromEventList>
 800857c:	4603      	mov	r3, r0
 800857e:	2b00      	cmp	r3, #0
 8008580:	d00e      	beq.n	80085a0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d00b      	beq.n	80085a0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2201      	movs	r2, #1
 800858c:	601a      	str	r2, [r3, #0]
 800858e:	e007      	b.n	80085a0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008590:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008594:	3301      	adds	r3, #1
 8008596:	b2db      	uxtb	r3, r3
 8008598:	b25a      	sxtb	r2, r3
 800859a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800859c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80085a0:	2301      	movs	r3, #1
 80085a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80085a4:	e001      	b.n	80085aa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80085a6:	2300      	movs	r3, #0
 80085a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ac:	617b      	str	r3, [r7, #20]
	__asm volatile
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	f383 8811 	msr	BASEPRI, r3
}
 80085b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80085b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3740      	adds	r7, #64	@ 0x40
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}

080085c0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b08e      	sub	sp, #56	@ 0x38
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80085ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d10b      	bne.n	80085ec <xQueueGiveFromISR+0x2c>
	__asm volatile
 80085d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d8:	f383 8811 	msr	BASEPRI, r3
 80085dc:	f3bf 8f6f 	isb	sy
 80085e0:	f3bf 8f4f 	dsb	sy
 80085e4:	623b      	str	r3, [r7, #32]
}
 80085e6:	bf00      	nop
 80085e8:	bf00      	nop
 80085ea:	e7fd      	b.n	80085e8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80085ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d00b      	beq.n	800860c <xQueueGiveFromISR+0x4c>
	__asm volatile
 80085f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f8:	f383 8811 	msr	BASEPRI, r3
 80085fc:	f3bf 8f6f 	isb	sy
 8008600:	f3bf 8f4f 	dsb	sy
 8008604:	61fb      	str	r3, [r7, #28]
}
 8008606:	bf00      	nop
 8008608:	bf00      	nop
 800860a:	e7fd      	b.n	8008608 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800860c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d103      	bne.n	800861c <xQueueGiveFromISR+0x5c>
 8008614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d101      	bne.n	8008620 <xQueueGiveFromISR+0x60>
 800861c:	2301      	movs	r3, #1
 800861e:	e000      	b.n	8008622 <xQueueGiveFromISR+0x62>
 8008620:	2300      	movs	r3, #0
 8008622:	2b00      	cmp	r3, #0
 8008624:	d10b      	bne.n	800863e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8008626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800862a:	f383 8811 	msr	BASEPRI, r3
 800862e:	f3bf 8f6f 	isb	sy
 8008632:	f3bf 8f4f 	dsb	sy
 8008636:	61bb      	str	r3, [r7, #24]
}
 8008638:	bf00      	nop
 800863a:	bf00      	nop
 800863c:	e7fd      	b.n	800863a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800863e:	f002 fac3 	bl	800abc8 <vPortValidateInterruptPriority>
	__asm volatile
 8008642:	f3ef 8211 	mrs	r2, BASEPRI
 8008646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800864a:	f383 8811 	msr	BASEPRI, r3
 800864e:	f3bf 8f6f 	isb	sy
 8008652:	f3bf 8f4f 	dsb	sy
 8008656:	617a      	str	r2, [r7, #20]
 8008658:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800865a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800865c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800865e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008662:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008668:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800866a:	429a      	cmp	r2, r3
 800866c:	d22b      	bcs.n	80086c6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800866e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008670:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008674:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800867a:	1c5a      	adds	r2, r3, #1
 800867c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008680:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008688:	d112      	bne.n	80086b0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800868a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800868c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800868e:	2b00      	cmp	r3, #0
 8008690:	d016      	beq.n	80086c0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008694:	3324      	adds	r3, #36	@ 0x24
 8008696:	4618      	mov	r0, r3
 8008698:	f001 f8fc 	bl	8009894 <xTaskRemoveFromEventList>
 800869c:	4603      	mov	r3, r0
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d00e      	beq.n	80086c0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d00b      	beq.n	80086c0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	2201      	movs	r2, #1
 80086ac:	601a      	str	r2, [r3, #0]
 80086ae:	e007      	b.n	80086c0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80086b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086b4:	3301      	adds	r3, #1
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	b25a      	sxtb	r2, r3
 80086ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80086c0:	2301      	movs	r3, #1
 80086c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80086c4:	e001      	b.n	80086ca <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80086c6:	2300      	movs	r3, #0
 80086c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086cc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	f383 8811 	msr	BASEPRI, r3
}
 80086d4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80086d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3738      	adds	r7, #56	@ 0x38
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}

080086e0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b08c      	sub	sp, #48	@ 0x30
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	60f8      	str	r0, [r7, #12]
 80086e8:	60b9      	str	r1, [r7, #8]
 80086ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80086ec:	2300      	movs	r3, #0
 80086ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80086f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d10b      	bne.n	8008712 <xQueueReceive+0x32>
	__asm volatile
 80086fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086fe:	f383 8811 	msr	BASEPRI, r3
 8008702:	f3bf 8f6f 	isb	sy
 8008706:	f3bf 8f4f 	dsb	sy
 800870a:	623b      	str	r3, [r7, #32]
}
 800870c:	bf00      	nop
 800870e:	bf00      	nop
 8008710:	e7fd      	b.n	800870e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d103      	bne.n	8008720 <xQueueReceive+0x40>
 8008718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800871a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800871c:	2b00      	cmp	r3, #0
 800871e:	d101      	bne.n	8008724 <xQueueReceive+0x44>
 8008720:	2301      	movs	r3, #1
 8008722:	e000      	b.n	8008726 <xQueueReceive+0x46>
 8008724:	2300      	movs	r3, #0
 8008726:	2b00      	cmp	r3, #0
 8008728:	d10b      	bne.n	8008742 <xQueueReceive+0x62>
	__asm volatile
 800872a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800872e:	f383 8811 	msr	BASEPRI, r3
 8008732:	f3bf 8f6f 	isb	sy
 8008736:	f3bf 8f4f 	dsb	sy
 800873a:	61fb      	str	r3, [r7, #28]
}
 800873c:	bf00      	nop
 800873e:	bf00      	nop
 8008740:	e7fd      	b.n	800873e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008742:	f001 fad1 	bl	8009ce8 <xTaskGetSchedulerState>
 8008746:	4603      	mov	r3, r0
 8008748:	2b00      	cmp	r3, #0
 800874a:	d102      	bne.n	8008752 <xQueueReceive+0x72>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d101      	bne.n	8008756 <xQueueReceive+0x76>
 8008752:	2301      	movs	r3, #1
 8008754:	e000      	b.n	8008758 <xQueueReceive+0x78>
 8008756:	2300      	movs	r3, #0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d10b      	bne.n	8008774 <xQueueReceive+0x94>
	__asm volatile
 800875c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008760:	f383 8811 	msr	BASEPRI, r3
 8008764:	f3bf 8f6f 	isb	sy
 8008768:	f3bf 8f4f 	dsb	sy
 800876c:	61bb      	str	r3, [r7, #24]
}
 800876e:	bf00      	nop
 8008770:	bf00      	nop
 8008772:	e7fd      	b.n	8008770 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008774:	f002 f948 	bl	800aa08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800877a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800877c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800877e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008780:	2b00      	cmp	r3, #0
 8008782:	d01f      	beq.n	80087c4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008784:	68b9      	ldr	r1, [r7, #8]
 8008786:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008788:	f000 fac4 	bl	8008d14 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800878c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878e:	1e5a      	subs	r2, r3, #1
 8008790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008792:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008796:	691b      	ldr	r3, [r3, #16]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d00f      	beq.n	80087bc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800879c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800879e:	3310      	adds	r3, #16
 80087a0:	4618      	mov	r0, r3
 80087a2:	f001 f877 	bl	8009894 <xTaskRemoveFromEventList>
 80087a6:	4603      	mov	r3, r0
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d007      	beq.n	80087bc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80087ac:	4b3c      	ldr	r3, [pc, #240]	@ (80088a0 <xQueueReceive+0x1c0>)
 80087ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087b2:	601a      	str	r2, [r3, #0]
 80087b4:	f3bf 8f4f 	dsb	sy
 80087b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80087bc:	f002 f956 	bl	800aa6c <vPortExitCritical>
				return pdPASS;
 80087c0:	2301      	movs	r3, #1
 80087c2:	e069      	b.n	8008898 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d103      	bne.n	80087d2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80087ca:	f002 f94f 	bl	800aa6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80087ce:	2300      	movs	r3, #0
 80087d0:	e062      	b.n	8008898 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80087d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d106      	bne.n	80087e6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80087d8:	f107 0310 	add.w	r3, r7, #16
 80087dc:	4618      	mov	r0, r3
 80087de:	f001 f921 	bl	8009a24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80087e2:	2301      	movs	r3, #1
 80087e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80087e6:	f002 f941 	bl	800aa6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80087ea:	f000 fe25 	bl	8009438 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80087ee:	f002 f90b 	bl	800aa08 <vPortEnterCritical>
 80087f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80087f8:	b25b      	sxtb	r3, r3
 80087fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087fe:	d103      	bne.n	8008808 <xQueueReceive+0x128>
 8008800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008802:	2200      	movs	r2, #0
 8008804:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800880a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800880e:	b25b      	sxtb	r3, r3
 8008810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008814:	d103      	bne.n	800881e <xQueueReceive+0x13e>
 8008816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008818:	2200      	movs	r2, #0
 800881a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800881e:	f002 f925 	bl	800aa6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008822:	1d3a      	adds	r2, r7, #4
 8008824:	f107 0310 	add.w	r3, r7, #16
 8008828:	4611      	mov	r1, r2
 800882a:	4618      	mov	r0, r3
 800882c:	f001 f910 	bl	8009a50 <xTaskCheckForTimeOut>
 8008830:	4603      	mov	r3, r0
 8008832:	2b00      	cmp	r3, #0
 8008834:	d123      	bne.n	800887e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008836:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008838:	f000 fae4 	bl	8008e04 <prvIsQueueEmpty>
 800883c:	4603      	mov	r3, r0
 800883e:	2b00      	cmp	r3, #0
 8008840:	d017      	beq.n	8008872 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008844:	3324      	adds	r3, #36	@ 0x24
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	4611      	mov	r1, r2
 800884a:	4618      	mov	r0, r3
 800884c:	f000 ffd0 	bl	80097f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008850:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008852:	f000 fa85 	bl	8008d60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008856:	f000 fdfd 	bl	8009454 <xTaskResumeAll>
 800885a:	4603      	mov	r3, r0
 800885c:	2b00      	cmp	r3, #0
 800885e:	d189      	bne.n	8008774 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008860:	4b0f      	ldr	r3, [pc, #60]	@ (80088a0 <xQueueReceive+0x1c0>)
 8008862:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008866:	601a      	str	r2, [r3, #0]
 8008868:	f3bf 8f4f 	dsb	sy
 800886c:	f3bf 8f6f 	isb	sy
 8008870:	e780      	b.n	8008774 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008872:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008874:	f000 fa74 	bl	8008d60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008878:	f000 fdec 	bl	8009454 <xTaskResumeAll>
 800887c:	e77a      	b.n	8008774 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800887e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008880:	f000 fa6e 	bl	8008d60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008884:	f000 fde6 	bl	8009454 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008888:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800888a:	f000 fabb 	bl	8008e04 <prvIsQueueEmpty>
 800888e:	4603      	mov	r3, r0
 8008890:	2b00      	cmp	r3, #0
 8008892:	f43f af6f 	beq.w	8008774 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008896:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008898:	4618      	mov	r0, r3
 800889a:	3730      	adds	r7, #48	@ 0x30
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}
 80088a0:	e000ed04 	.word	0xe000ed04

080088a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b08e      	sub	sp, #56	@ 0x38
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80088ae:	2300      	movs	r3, #0
 80088b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80088b6:	2300      	movs	r3, #0
 80088b8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80088ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d10b      	bne.n	80088d8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80088c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c4:	f383 8811 	msr	BASEPRI, r3
 80088c8:	f3bf 8f6f 	isb	sy
 80088cc:	f3bf 8f4f 	dsb	sy
 80088d0:	623b      	str	r3, [r7, #32]
}
 80088d2:	bf00      	nop
 80088d4:	bf00      	nop
 80088d6:	e7fd      	b.n	80088d4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80088d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d00b      	beq.n	80088f8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80088e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e4:	f383 8811 	msr	BASEPRI, r3
 80088e8:	f3bf 8f6f 	isb	sy
 80088ec:	f3bf 8f4f 	dsb	sy
 80088f0:	61fb      	str	r3, [r7, #28]
}
 80088f2:	bf00      	nop
 80088f4:	bf00      	nop
 80088f6:	e7fd      	b.n	80088f4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80088f8:	f001 f9f6 	bl	8009ce8 <xTaskGetSchedulerState>
 80088fc:	4603      	mov	r3, r0
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d102      	bne.n	8008908 <xQueueSemaphoreTake+0x64>
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d101      	bne.n	800890c <xQueueSemaphoreTake+0x68>
 8008908:	2301      	movs	r3, #1
 800890a:	e000      	b.n	800890e <xQueueSemaphoreTake+0x6a>
 800890c:	2300      	movs	r3, #0
 800890e:	2b00      	cmp	r3, #0
 8008910:	d10b      	bne.n	800892a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008916:	f383 8811 	msr	BASEPRI, r3
 800891a:	f3bf 8f6f 	isb	sy
 800891e:	f3bf 8f4f 	dsb	sy
 8008922:	61bb      	str	r3, [r7, #24]
}
 8008924:	bf00      	nop
 8008926:	bf00      	nop
 8008928:	e7fd      	b.n	8008926 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800892a:	f002 f86d 	bl	800aa08 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800892e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008932:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008936:	2b00      	cmp	r3, #0
 8008938:	d024      	beq.n	8008984 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800893a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800893c:	1e5a      	subs	r2, r3, #1
 800893e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008940:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d104      	bne.n	8008954 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800894a:	f001 fb47 	bl	8009fdc <pvTaskIncrementMutexHeldCount>
 800894e:	4602      	mov	r2, r0
 8008950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008952:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008956:	691b      	ldr	r3, [r3, #16]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d00f      	beq.n	800897c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800895c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800895e:	3310      	adds	r3, #16
 8008960:	4618      	mov	r0, r3
 8008962:	f000 ff97 	bl	8009894 <xTaskRemoveFromEventList>
 8008966:	4603      	mov	r3, r0
 8008968:	2b00      	cmp	r3, #0
 800896a:	d007      	beq.n	800897c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800896c:	4b54      	ldr	r3, [pc, #336]	@ (8008ac0 <xQueueSemaphoreTake+0x21c>)
 800896e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008972:	601a      	str	r2, [r3, #0]
 8008974:	f3bf 8f4f 	dsb	sy
 8008978:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800897c:	f002 f876 	bl	800aa6c <vPortExitCritical>
				return pdPASS;
 8008980:	2301      	movs	r3, #1
 8008982:	e098      	b.n	8008ab6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d112      	bne.n	80089b0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800898a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898c:	2b00      	cmp	r3, #0
 800898e:	d00b      	beq.n	80089a8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008994:	f383 8811 	msr	BASEPRI, r3
 8008998:	f3bf 8f6f 	isb	sy
 800899c:	f3bf 8f4f 	dsb	sy
 80089a0:	617b      	str	r3, [r7, #20]
}
 80089a2:	bf00      	nop
 80089a4:	bf00      	nop
 80089a6:	e7fd      	b.n	80089a4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80089a8:	f002 f860 	bl	800aa6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80089ac:	2300      	movs	r3, #0
 80089ae:	e082      	b.n	8008ab6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80089b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d106      	bne.n	80089c4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80089b6:	f107 030c 	add.w	r3, r7, #12
 80089ba:	4618      	mov	r0, r3
 80089bc:	f001 f832 	bl	8009a24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80089c0:	2301      	movs	r3, #1
 80089c2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80089c4:	f002 f852 	bl	800aa6c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80089c8:	f000 fd36 	bl	8009438 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80089cc:	f002 f81c 	bl	800aa08 <vPortEnterCritical>
 80089d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80089d6:	b25b      	sxtb	r3, r3
 80089d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089dc:	d103      	bne.n	80089e6 <xQueueSemaphoreTake+0x142>
 80089de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80089ec:	b25b      	sxtb	r3, r3
 80089ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089f2:	d103      	bne.n	80089fc <xQueueSemaphoreTake+0x158>
 80089f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089f6:	2200      	movs	r2, #0
 80089f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089fc:	f002 f836 	bl	800aa6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a00:	463a      	mov	r2, r7
 8008a02:	f107 030c 	add.w	r3, r7, #12
 8008a06:	4611      	mov	r1, r2
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f001 f821 	bl	8009a50 <xTaskCheckForTimeOut>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d132      	bne.n	8008a7a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a16:	f000 f9f5 	bl	8008e04 <prvIsQueueEmpty>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d026      	beq.n	8008a6e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d109      	bne.n	8008a3c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008a28:	f001 ffee 	bl	800aa08 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	4618      	mov	r0, r3
 8008a32:	f001 f977 	bl	8009d24 <xTaskPriorityInherit>
 8008a36:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008a38:	f002 f818 	bl	800aa6c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a3e:	3324      	adds	r3, #36	@ 0x24
 8008a40:	683a      	ldr	r2, [r7, #0]
 8008a42:	4611      	mov	r1, r2
 8008a44:	4618      	mov	r0, r3
 8008a46:	f000 fed3 	bl	80097f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008a4a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a4c:	f000 f988 	bl	8008d60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008a50:	f000 fd00 	bl	8009454 <xTaskResumeAll>
 8008a54:	4603      	mov	r3, r0
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	f47f af67 	bne.w	800892a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008a5c:	4b18      	ldr	r3, [pc, #96]	@ (8008ac0 <xQueueSemaphoreTake+0x21c>)
 8008a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a62:	601a      	str	r2, [r3, #0]
 8008a64:	f3bf 8f4f 	dsb	sy
 8008a68:	f3bf 8f6f 	isb	sy
 8008a6c:	e75d      	b.n	800892a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008a6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a70:	f000 f976 	bl	8008d60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a74:	f000 fcee 	bl	8009454 <xTaskResumeAll>
 8008a78:	e757      	b.n	800892a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008a7a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a7c:	f000 f970 	bl	8008d60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a80:	f000 fce8 	bl	8009454 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a84:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a86:	f000 f9bd 	bl	8008e04 <prvIsQueueEmpty>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	f43f af4c 	beq.w	800892a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d00d      	beq.n	8008ab4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008a98:	f001 ffb6 	bl	800aa08 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008a9c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a9e:	f000 f8b7 	bl	8008c10 <prvGetDisinheritPriorityAfterTimeout>
 8008aa2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f001 fa12 	bl	8009ed4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008ab0:	f001 ffdc 	bl	800aa6c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008ab4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3738      	adds	r7, #56	@ 0x38
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}
 8008abe:	bf00      	nop
 8008ac0:	e000ed04 	.word	0xe000ed04

08008ac4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b08e      	sub	sp, #56	@ 0x38
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d10b      	bne.n	8008af2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ade:	f383 8811 	msr	BASEPRI, r3
 8008ae2:	f3bf 8f6f 	isb	sy
 8008ae6:	f3bf 8f4f 	dsb	sy
 8008aea:	623b      	str	r3, [r7, #32]
}
 8008aec:	bf00      	nop
 8008aee:	bf00      	nop
 8008af0:	e7fd      	b.n	8008aee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d103      	bne.n	8008b00 <xQueueReceiveFromISR+0x3c>
 8008af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d101      	bne.n	8008b04 <xQueueReceiveFromISR+0x40>
 8008b00:	2301      	movs	r3, #1
 8008b02:	e000      	b.n	8008b06 <xQueueReceiveFromISR+0x42>
 8008b04:	2300      	movs	r3, #0
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d10b      	bne.n	8008b22 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b0e:	f383 8811 	msr	BASEPRI, r3
 8008b12:	f3bf 8f6f 	isb	sy
 8008b16:	f3bf 8f4f 	dsb	sy
 8008b1a:	61fb      	str	r3, [r7, #28]
}
 8008b1c:	bf00      	nop
 8008b1e:	bf00      	nop
 8008b20:	e7fd      	b.n	8008b1e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008b22:	f002 f851 	bl	800abc8 <vPortValidateInterruptPriority>
	__asm volatile
 8008b26:	f3ef 8211 	mrs	r2, BASEPRI
 8008b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b2e:	f383 8811 	msr	BASEPRI, r3
 8008b32:	f3bf 8f6f 	isb	sy
 8008b36:	f3bf 8f4f 	dsb	sy
 8008b3a:	61ba      	str	r2, [r7, #24]
 8008b3c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008b3e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b46:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d02f      	beq.n	8008bae <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008b58:	68b9      	ldr	r1, [r7, #8]
 8008b5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b5c:	f000 f8da 	bl	8008d14 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b62:	1e5a      	subs	r2, r3, #1
 8008b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b66:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008b68:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b70:	d112      	bne.n	8008b98 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b74:	691b      	ldr	r3, [r3, #16]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d016      	beq.n	8008ba8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7c:	3310      	adds	r3, #16
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f000 fe88 	bl	8009894 <xTaskRemoveFromEventList>
 8008b84:	4603      	mov	r3, r0
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d00e      	beq.n	8008ba8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00b      	beq.n	8008ba8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2201      	movs	r2, #1
 8008b94:	601a      	str	r2, [r3, #0]
 8008b96:	e007      	b.n	8008ba8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008b98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008b9c:	3301      	adds	r3, #1
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	b25a      	sxtb	r2, r3
 8008ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bac:	e001      	b.n	8008bb2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bb4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	f383 8811 	msr	BASEPRI, r3
}
 8008bbc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3738      	adds	r7, #56	@ 0x38
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b084      	sub	sp, #16
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d10b      	bne.n	8008bf2 <vQueueDelete+0x2a>
	__asm volatile
 8008bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bde:	f383 8811 	msr	BASEPRI, r3
 8008be2:	f3bf 8f6f 	isb	sy
 8008be6:	f3bf 8f4f 	dsb	sy
 8008bea:	60bb      	str	r3, [r7, #8]
}
 8008bec:	bf00      	nop
 8008bee:	bf00      	nop
 8008bf0:	e7fd      	b.n	8008bee <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008bf2:	68f8      	ldr	r0, [r7, #12]
 8008bf4:	f000 f95e 	bl	8008eb4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d102      	bne.n	8008c08 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008c02:	68f8      	ldr	r0, [r7, #12]
 8008c04:	f002 f8f0 	bl	800ade8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008c08:	bf00      	nop
 8008c0a:	3710      	adds	r7, #16
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}

08008c10 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008c10:	b480      	push	{r7}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d006      	beq.n	8008c2e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008c2a:	60fb      	str	r3, [r7, #12]
 8008c2c:	e001      	b.n	8008c32 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008c32:	68fb      	ldr	r3, [r7, #12]
	}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3714      	adds	r7, #20
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr

08008c40 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b086      	sub	sp, #24
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	60f8      	str	r0, [r7, #12]
 8008c48:	60b9      	str	r1, [r7, #8]
 8008c4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c54:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d10d      	bne.n	8008c7a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d14d      	bne.n	8008d02 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f001 f8c2 	bl	8009df4 <xTaskPriorityDisinherit>
 8008c70:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2200      	movs	r2, #0
 8008c76:	609a      	str	r2, [r3, #8]
 8008c78:	e043      	b.n	8008d02 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d119      	bne.n	8008cb4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	6858      	ldr	r0, [r3, #4]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c88:	461a      	mov	r2, r3
 8008c8a:	68b9      	ldr	r1, [r7, #8]
 8008c8c:	f002 fa58 	bl	800b140 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	685a      	ldr	r2, [r3, #4]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c98:	441a      	add	r2, r3
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	685a      	ldr	r2, [r3, #4]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	689b      	ldr	r3, [r3, #8]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d32b      	bcc.n	8008d02 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	605a      	str	r2, [r3, #4]
 8008cb2:	e026      	b.n	8008d02 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	68d8      	ldr	r0, [r3, #12]
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	68b9      	ldr	r1, [r7, #8]
 8008cc0:	f002 fa3e 	bl	800b140 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	68da      	ldr	r2, [r3, #12]
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ccc:	425b      	negs	r3, r3
 8008cce:	441a      	add	r2, r3
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	68da      	ldr	r2, [r3, #12]
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d207      	bcs.n	8008cf0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	689a      	ldr	r2, [r3, #8]
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ce8:	425b      	negs	r3, r3
 8008cea:	441a      	add	r2, r3
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2b02      	cmp	r3, #2
 8008cf4:	d105      	bne.n	8008d02 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d002      	beq.n	8008d02 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	3b01      	subs	r3, #1
 8008d00:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	1c5a      	adds	r2, r3, #1
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008d0a:	697b      	ldr	r3, [r7, #20]
}
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	3718      	adds	r7, #24
 8008d10:	46bd      	mov	sp, r7
 8008d12:	bd80      	pop	{r7, pc}

08008d14 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b082      	sub	sp, #8
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
 8008d1c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d018      	beq.n	8008d58 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	68da      	ldr	r2, [r3, #12]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d2e:	441a      	add	r2, r3
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	68da      	ldr	r2, [r3, #12]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d303      	bcc.n	8008d48 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	68d9      	ldr	r1, [r3, #12]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d50:	461a      	mov	r2, r3
 8008d52:	6838      	ldr	r0, [r7, #0]
 8008d54:	f002 f9f4 	bl	800b140 <memcpy>
	}
}
 8008d58:	bf00      	nop
 8008d5a:	3708      	adds	r7, #8
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b084      	sub	sp, #16
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008d68:	f001 fe4e 	bl	800aa08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d72:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008d74:	e011      	b.n	8008d9a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d012      	beq.n	8008da4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	3324      	adds	r3, #36	@ 0x24
 8008d82:	4618      	mov	r0, r3
 8008d84:	f000 fd86 	bl	8009894 <xTaskRemoveFromEventList>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d001      	beq.n	8008d92 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008d8e:	f000 fec3 	bl	8009b18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008d92:	7bfb      	ldrb	r3, [r7, #15]
 8008d94:	3b01      	subs	r3, #1
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	dce9      	bgt.n	8008d76 <prvUnlockQueue+0x16>
 8008da2:	e000      	b.n	8008da6 <prvUnlockQueue+0x46>
					break;
 8008da4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	22ff      	movs	r2, #255	@ 0xff
 8008daa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008dae:	f001 fe5d 	bl	800aa6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008db2:	f001 fe29 	bl	800aa08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008dbc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008dbe:	e011      	b.n	8008de4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	691b      	ldr	r3, [r3, #16]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d012      	beq.n	8008dee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	3310      	adds	r3, #16
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f000 fd61 	bl	8009894 <xTaskRemoveFromEventList>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d001      	beq.n	8008ddc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008dd8:	f000 fe9e 	bl	8009b18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008ddc:	7bbb      	ldrb	r3, [r7, #14]
 8008dde:	3b01      	subs	r3, #1
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008de4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	dce9      	bgt.n	8008dc0 <prvUnlockQueue+0x60>
 8008dec:	e000      	b.n	8008df0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008dee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	22ff      	movs	r2, #255	@ 0xff
 8008df4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008df8:	f001 fe38 	bl	800aa6c <vPortExitCritical>
}
 8008dfc:	bf00      	nop
 8008dfe:	3710      	adds	r7, #16
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b084      	sub	sp, #16
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008e0c:	f001 fdfc 	bl	800aa08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d102      	bne.n	8008e1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	60fb      	str	r3, [r7, #12]
 8008e1c:	e001      	b.n	8008e22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008e22:	f001 fe23 	bl	800aa6c <vPortExitCritical>

	return xReturn;
 8008e26:	68fb      	ldr	r3, [r7, #12]
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3710      	adds	r7, #16
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b084      	sub	sp, #16
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008e38:	f001 fde6 	bl	800aa08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d102      	bne.n	8008e4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	60fb      	str	r3, [r7, #12]
 8008e4c:	e001      	b.n	8008e52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008e52:	f001 fe0b 	bl	800aa6c <vPortExitCritical>

	return xReturn;
 8008e56:	68fb      	ldr	r3, [r7, #12]
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	3710      	adds	r7, #16
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}

08008e60 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008e60:	b480      	push	{r7}
 8008e62:	b085      	sub	sp, #20
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	60fb      	str	r3, [r7, #12]
 8008e6e:	e014      	b.n	8008e9a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008e70:	4a0f      	ldr	r2, [pc, #60]	@ (8008eb0 <vQueueAddToRegistry+0x50>)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d10b      	bne.n	8008e94 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008e7c:	490c      	ldr	r1, [pc, #48]	@ (8008eb0 <vQueueAddToRegistry+0x50>)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	683a      	ldr	r2, [r7, #0]
 8008e82:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008e86:	4a0a      	ldr	r2, [pc, #40]	@ (8008eb0 <vQueueAddToRegistry+0x50>)
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	00db      	lsls	r3, r3, #3
 8008e8c:	4413      	add	r3, r2
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008e92:	e006      	b.n	8008ea2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	3301      	adds	r3, #1
 8008e98:	60fb      	str	r3, [r7, #12]
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2b07      	cmp	r3, #7
 8008e9e:	d9e7      	bls.n	8008e70 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008ea0:	bf00      	nop
 8008ea2:	bf00      	nop
 8008ea4:	3714      	adds	r7, #20
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eac:	4770      	bx	lr
 8008eae:	bf00      	nop
 8008eb0:	20000d00 	.word	0x20000d00

08008eb4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b085      	sub	sp, #20
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	60fb      	str	r3, [r7, #12]
 8008ec0:	e016      	b.n	8008ef0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008ec2:	4a10      	ldr	r2, [pc, #64]	@ (8008f04 <vQueueUnregisterQueue+0x50>)
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	00db      	lsls	r3, r3, #3
 8008ec8:	4413      	add	r3, r2
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	687a      	ldr	r2, [r7, #4]
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	d10b      	bne.n	8008eea <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008ed2:	4a0c      	ldr	r2, [pc, #48]	@ (8008f04 <vQueueUnregisterQueue+0x50>)
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2100      	movs	r1, #0
 8008ed8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008edc:	4a09      	ldr	r2, [pc, #36]	@ (8008f04 <vQueueUnregisterQueue+0x50>)
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	00db      	lsls	r3, r3, #3
 8008ee2:	4413      	add	r3, r2
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	605a      	str	r2, [r3, #4]
				break;
 8008ee8:	e006      	b.n	8008ef8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	3301      	adds	r3, #1
 8008eee:	60fb      	str	r3, [r7, #12]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2b07      	cmp	r3, #7
 8008ef4:	d9e5      	bls.n	8008ec2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008ef6:	bf00      	nop
 8008ef8:	bf00      	nop
 8008efa:	3714      	adds	r7, #20
 8008efc:	46bd      	mov	sp, r7
 8008efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f02:	4770      	bx	lr
 8008f04:	20000d00 	.word	0x20000d00

08008f08 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b086      	sub	sp, #24
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	60f8      	str	r0, [r7, #12]
 8008f10:	60b9      	str	r1, [r7, #8]
 8008f12:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008f18:	f001 fd76 	bl	800aa08 <vPortEnterCritical>
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008f22:	b25b      	sxtb	r3, r3
 8008f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f28:	d103      	bne.n	8008f32 <vQueueWaitForMessageRestricted+0x2a>
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f38:	b25b      	sxtb	r3, r3
 8008f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f3e:	d103      	bne.n	8008f48 <vQueueWaitForMessageRestricted+0x40>
 8008f40:	697b      	ldr	r3, [r7, #20]
 8008f42:	2200      	movs	r2, #0
 8008f44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008f48:	f001 fd90 	bl	800aa6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d106      	bne.n	8008f62 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	3324      	adds	r3, #36	@ 0x24
 8008f58:	687a      	ldr	r2, [r7, #4]
 8008f5a:	68b9      	ldr	r1, [r7, #8]
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f000 fc6d 	bl	800983c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008f62:	6978      	ldr	r0, [r7, #20]
 8008f64:	f7ff fefc 	bl	8008d60 <prvUnlockQueue>
	}
 8008f68:	bf00      	nop
 8008f6a:	3718      	adds	r7, #24
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b08e      	sub	sp, #56	@ 0x38
 8008f74:	af04      	add	r7, sp, #16
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	607a      	str	r2, [r7, #4]
 8008f7c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d10b      	bne.n	8008f9c <xTaskCreateStatic+0x2c>
	__asm volatile
 8008f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f88:	f383 8811 	msr	BASEPRI, r3
 8008f8c:	f3bf 8f6f 	isb	sy
 8008f90:	f3bf 8f4f 	dsb	sy
 8008f94:	623b      	str	r3, [r7, #32]
}
 8008f96:	bf00      	nop
 8008f98:	bf00      	nop
 8008f9a:	e7fd      	b.n	8008f98 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d10b      	bne.n	8008fba <xTaskCreateStatic+0x4a>
	__asm volatile
 8008fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa6:	f383 8811 	msr	BASEPRI, r3
 8008faa:	f3bf 8f6f 	isb	sy
 8008fae:	f3bf 8f4f 	dsb	sy
 8008fb2:	61fb      	str	r3, [r7, #28]
}
 8008fb4:	bf00      	nop
 8008fb6:	bf00      	nop
 8008fb8:	e7fd      	b.n	8008fb6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008fba:	23a8      	movs	r3, #168	@ 0xa8
 8008fbc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	2ba8      	cmp	r3, #168	@ 0xa8
 8008fc2:	d00b      	beq.n	8008fdc <xTaskCreateStatic+0x6c>
	__asm volatile
 8008fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc8:	f383 8811 	msr	BASEPRI, r3
 8008fcc:	f3bf 8f6f 	isb	sy
 8008fd0:	f3bf 8f4f 	dsb	sy
 8008fd4:	61bb      	str	r3, [r7, #24]
}
 8008fd6:	bf00      	nop
 8008fd8:	bf00      	nop
 8008fda:	e7fd      	b.n	8008fd8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008fdc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d01e      	beq.n	8009022 <xTaskCreateStatic+0xb2>
 8008fe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d01b      	beq.n	8009022 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fec:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ff2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff6:	2202      	movs	r2, #2
 8008ff8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	9303      	str	r3, [sp, #12]
 8009000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009002:	9302      	str	r3, [sp, #8]
 8009004:	f107 0314 	add.w	r3, r7, #20
 8009008:	9301      	str	r3, [sp, #4]
 800900a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800900c:	9300      	str	r3, [sp, #0]
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	687a      	ldr	r2, [r7, #4]
 8009012:	68b9      	ldr	r1, [r7, #8]
 8009014:	68f8      	ldr	r0, [r7, #12]
 8009016:	f000 f851 	bl	80090bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800901a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800901c:	f000 f8f6 	bl	800920c <prvAddNewTaskToReadyList>
 8009020:	e001      	b.n	8009026 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009022:	2300      	movs	r3, #0
 8009024:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009026:	697b      	ldr	r3, [r7, #20]
	}
 8009028:	4618      	mov	r0, r3
 800902a:	3728      	adds	r7, #40	@ 0x28
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}

08009030 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009030:	b580      	push	{r7, lr}
 8009032:	b08c      	sub	sp, #48	@ 0x30
 8009034:	af04      	add	r7, sp, #16
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	603b      	str	r3, [r7, #0]
 800903c:	4613      	mov	r3, r2
 800903e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009040:	88fb      	ldrh	r3, [r7, #6]
 8009042:	009b      	lsls	r3, r3, #2
 8009044:	4618      	mov	r0, r3
 8009046:	f001 fe01 	bl	800ac4c <pvPortMalloc>
 800904a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d00e      	beq.n	8009070 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009052:	20a8      	movs	r0, #168	@ 0xa8
 8009054:	f001 fdfa 	bl	800ac4c <pvPortMalloc>
 8009058:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800905a:	69fb      	ldr	r3, [r7, #28]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d003      	beq.n	8009068 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	697a      	ldr	r2, [r7, #20]
 8009064:	631a      	str	r2, [r3, #48]	@ 0x30
 8009066:	e005      	b.n	8009074 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009068:	6978      	ldr	r0, [r7, #20]
 800906a:	f001 febd 	bl	800ade8 <vPortFree>
 800906e:	e001      	b.n	8009074 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009070:	2300      	movs	r3, #0
 8009072:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009074:	69fb      	ldr	r3, [r7, #28]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d017      	beq.n	80090aa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800907a:	69fb      	ldr	r3, [r7, #28]
 800907c:	2200      	movs	r2, #0
 800907e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009082:	88fa      	ldrh	r2, [r7, #6]
 8009084:	2300      	movs	r3, #0
 8009086:	9303      	str	r3, [sp, #12]
 8009088:	69fb      	ldr	r3, [r7, #28]
 800908a:	9302      	str	r3, [sp, #8]
 800908c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800908e:	9301      	str	r3, [sp, #4]
 8009090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009092:	9300      	str	r3, [sp, #0]
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	68b9      	ldr	r1, [r7, #8]
 8009098:	68f8      	ldr	r0, [r7, #12]
 800909a:	f000 f80f 	bl	80090bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800909e:	69f8      	ldr	r0, [r7, #28]
 80090a0:	f000 f8b4 	bl	800920c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80090a4:	2301      	movs	r3, #1
 80090a6:	61bb      	str	r3, [r7, #24]
 80090a8:	e002      	b.n	80090b0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80090aa:	f04f 33ff 	mov.w	r3, #4294967295
 80090ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80090b0:	69bb      	ldr	r3, [r7, #24]
	}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3720      	adds	r7, #32
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
	...

080090bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b088      	sub	sp, #32
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
 80090c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80090ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090cc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	461a      	mov	r2, r3
 80090d4:	21a5      	movs	r1, #165	@ 0xa5
 80090d6:	f001 ffa7 	bl	800b028 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80090da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80090e4:	3b01      	subs	r3, #1
 80090e6:	009b      	lsls	r3, r3, #2
 80090e8:	4413      	add	r3, r2
 80090ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80090ec:	69bb      	ldr	r3, [r7, #24]
 80090ee:	f023 0307 	bic.w	r3, r3, #7
 80090f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80090f4:	69bb      	ldr	r3, [r7, #24]
 80090f6:	f003 0307 	and.w	r3, r3, #7
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d00b      	beq.n	8009116 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80090fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009102:	f383 8811 	msr	BASEPRI, r3
 8009106:	f3bf 8f6f 	isb	sy
 800910a:	f3bf 8f4f 	dsb	sy
 800910e:	617b      	str	r3, [r7, #20]
}
 8009110:	bf00      	nop
 8009112:	bf00      	nop
 8009114:	e7fd      	b.n	8009112 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d01f      	beq.n	800915c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800911c:	2300      	movs	r3, #0
 800911e:	61fb      	str	r3, [r7, #28]
 8009120:	e012      	b.n	8009148 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009122:	68ba      	ldr	r2, [r7, #8]
 8009124:	69fb      	ldr	r3, [r7, #28]
 8009126:	4413      	add	r3, r2
 8009128:	7819      	ldrb	r1, [r3, #0]
 800912a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800912c:	69fb      	ldr	r3, [r7, #28]
 800912e:	4413      	add	r3, r2
 8009130:	3334      	adds	r3, #52	@ 0x34
 8009132:	460a      	mov	r2, r1
 8009134:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009136:	68ba      	ldr	r2, [r7, #8]
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	4413      	add	r3, r2
 800913c:	781b      	ldrb	r3, [r3, #0]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d006      	beq.n	8009150 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009142:	69fb      	ldr	r3, [r7, #28]
 8009144:	3301      	adds	r3, #1
 8009146:	61fb      	str	r3, [r7, #28]
 8009148:	69fb      	ldr	r3, [r7, #28]
 800914a:	2b0f      	cmp	r3, #15
 800914c:	d9e9      	bls.n	8009122 <prvInitialiseNewTask+0x66>
 800914e:	e000      	b.n	8009152 <prvInitialiseNewTask+0x96>
			{
				break;
 8009150:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009154:	2200      	movs	r2, #0
 8009156:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800915a:	e003      	b.n	8009164 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800915c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800915e:	2200      	movs	r2, #0
 8009160:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009166:	2b37      	cmp	r3, #55	@ 0x37
 8009168:	d901      	bls.n	800916e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800916a:	2337      	movs	r3, #55	@ 0x37
 800916c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800916e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009170:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009172:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009176:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009178:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800917a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917c:	2200      	movs	r2, #0
 800917e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009182:	3304      	adds	r3, #4
 8009184:	4618      	mov	r0, r3
 8009186:	f7fe fe33 	bl	8007df0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800918a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800918c:	3318      	adds	r3, #24
 800918e:	4618      	mov	r0, r3
 8009190:	f7fe fe2e 	bl	8007df0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009196:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009198:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800919a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800919c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80091a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80091a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091a8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80091aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ac:	2200      	movs	r2, #0
 80091ae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80091b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b4:	2200      	movs	r2, #0
 80091b6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80091ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091bc:	3354      	adds	r3, #84	@ 0x54
 80091be:	224c      	movs	r2, #76	@ 0x4c
 80091c0:	2100      	movs	r1, #0
 80091c2:	4618      	mov	r0, r3
 80091c4:	f001 ff30 	bl	800b028 <memset>
 80091c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ca:	4a0d      	ldr	r2, [pc, #52]	@ (8009200 <prvInitialiseNewTask+0x144>)
 80091cc:	659a      	str	r2, [r3, #88]	@ 0x58
 80091ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d0:	4a0c      	ldr	r2, [pc, #48]	@ (8009204 <prvInitialiseNewTask+0x148>)
 80091d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80091d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d6:	4a0c      	ldr	r2, [pc, #48]	@ (8009208 <prvInitialiseNewTask+0x14c>)
 80091d8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80091da:	683a      	ldr	r2, [r7, #0]
 80091dc:	68f9      	ldr	r1, [r7, #12]
 80091de:	69b8      	ldr	r0, [r7, #24]
 80091e0:	f001 fade 	bl	800a7a0 <pxPortInitialiseStack>
 80091e4:	4602      	mov	r2, r0
 80091e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80091ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d002      	beq.n	80091f6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80091f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091f6:	bf00      	nop
 80091f8:	3720      	adds	r7, #32
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
 80091fe:	bf00      	nop
 8009200:	20001f4c 	.word	0x20001f4c
 8009204:	20001fb4 	.word	0x20001fb4
 8009208:	2000201c 	.word	0x2000201c

0800920c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b082      	sub	sp, #8
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009214:	f001 fbf8 	bl	800aa08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009218:	4b2d      	ldr	r3, [pc, #180]	@ (80092d0 <prvAddNewTaskToReadyList+0xc4>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	3301      	adds	r3, #1
 800921e:	4a2c      	ldr	r2, [pc, #176]	@ (80092d0 <prvAddNewTaskToReadyList+0xc4>)
 8009220:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009222:	4b2c      	ldr	r3, [pc, #176]	@ (80092d4 <prvAddNewTaskToReadyList+0xc8>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d109      	bne.n	800923e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800922a:	4a2a      	ldr	r2, [pc, #168]	@ (80092d4 <prvAddNewTaskToReadyList+0xc8>)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009230:	4b27      	ldr	r3, [pc, #156]	@ (80092d0 <prvAddNewTaskToReadyList+0xc4>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	2b01      	cmp	r3, #1
 8009236:	d110      	bne.n	800925a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009238:	f000 fc92 	bl	8009b60 <prvInitialiseTaskLists>
 800923c:	e00d      	b.n	800925a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800923e:	4b26      	ldr	r3, [pc, #152]	@ (80092d8 <prvAddNewTaskToReadyList+0xcc>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d109      	bne.n	800925a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009246:	4b23      	ldr	r3, [pc, #140]	@ (80092d4 <prvAddNewTaskToReadyList+0xc8>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009250:	429a      	cmp	r2, r3
 8009252:	d802      	bhi.n	800925a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009254:	4a1f      	ldr	r2, [pc, #124]	@ (80092d4 <prvAddNewTaskToReadyList+0xc8>)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800925a:	4b20      	ldr	r3, [pc, #128]	@ (80092dc <prvAddNewTaskToReadyList+0xd0>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	3301      	adds	r3, #1
 8009260:	4a1e      	ldr	r2, [pc, #120]	@ (80092dc <prvAddNewTaskToReadyList+0xd0>)
 8009262:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009264:	4b1d      	ldr	r3, [pc, #116]	@ (80092dc <prvAddNewTaskToReadyList+0xd0>)
 8009266:	681a      	ldr	r2, [r3, #0]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009270:	4b1b      	ldr	r3, [pc, #108]	@ (80092e0 <prvAddNewTaskToReadyList+0xd4>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	429a      	cmp	r2, r3
 8009276:	d903      	bls.n	8009280 <prvAddNewTaskToReadyList+0x74>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800927c:	4a18      	ldr	r2, [pc, #96]	@ (80092e0 <prvAddNewTaskToReadyList+0xd4>)
 800927e:	6013      	str	r3, [r2, #0]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009284:	4613      	mov	r3, r2
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	4413      	add	r3, r2
 800928a:	009b      	lsls	r3, r3, #2
 800928c:	4a15      	ldr	r2, [pc, #84]	@ (80092e4 <prvAddNewTaskToReadyList+0xd8>)
 800928e:	441a      	add	r2, r3
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	3304      	adds	r3, #4
 8009294:	4619      	mov	r1, r3
 8009296:	4610      	mov	r0, r2
 8009298:	f7fe fdb7 	bl	8007e0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800929c:	f001 fbe6 	bl	800aa6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80092a0:	4b0d      	ldr	r3, [pc, #52]	@ (80092d8 <prvAddNewTaskToReadyList+0xcc>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d00e      	beq.n	80092c6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80092a8:	4b0a      	ldr	r3, [pc, #40]	@ (80092d4 <prvAddNewTaskToReadyList+0xc8>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092b2:	429a      	cmp	r2, r3
 80092b4:	d207      	bcs.n	80092c6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80092b6:	4b0c      	ldr	r3, [pc, #48]	@ (80092e8 <prvAddNewTaskToReadyList+0xdc>)
 80092b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092bc:	601a      	str	r2, [r3, #0]
 80092be:	f3bf 8f4f 	dsb	sy
 80092c2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092c6:	bf00      	nop
 80092c8:	3708      	adds	r7, #8
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}
 80092ce:	bf00      	nop
 80092d0:	20001214 	.word	0x20001214
 80092d4:	20000d40 	.word	0x20000d40
 80092d8:	20001220 	.word	0x20001220
 80092dc:	20001230 	.word	0x20001230
 80092e0:	2000121c 	.word	0x2000121c
 80092e4:	20000d44 	.word	0x20000d44
 80092e8:	e000ed04 	.word	0xe000ed04

080092ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b084      	sub	sp, #16
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80092f4:	2300      	movs	r3, #0
 80092f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d018      	beq.n	8009330 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80092fe:	4b14      	ldr	r3, [pc, #80]	@ (8009350 <vTaskDelay+0x64>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d00b      	beq.n	800931e <vTaskDelay+0x32>
	__asm volatile
 8009306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800930a:	f383 8811 	msr	BASEPRI, r3
 800930e:	f3bf 8f6f 	isb	sy
 8009312:	f3bf 8f4f 	dsb	sy
 8009316:	60bb      	str	r3, [r7, #8]
}
 8009318:	bf00      	nop
 800931a:	bf00      	nop
 800931c:	e7fd      	b.n	800931a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800931e:	f000 f88b 	bl	8009438 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009322:	2100      	movs	r1, #0
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f000 fe6d 	bl	800a004 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800932a:	f000 f893 	bl	8009454 <xTaskResumeAll>
 800932e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d107      	bne.n	8009346 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009336:	4b07      	ldr	r3, [pc, #28]	@ (8009354 <vTaskDelay+0x68>)
 8009338:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800933c:	601a      	str	r2, [r3, #0]
 800933e:	f3bf 8f4f 	dsb	sy
 8009342:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009346:	bf00      	nop
 8009348:	3710      	adds	r7, #16
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}
 800934e:	bf00      	nop
 8009350:	2000123c 	.word	0x2000123c
 8009354:	e000ed04 	.word	0xe000ed04

08009358 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b08a      	sub	sp, #40	@ 0x28
 800935c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800935e:	2300      	movs	r3, #0
 8009360:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009362:	2300      	movs	r3, #0
 8009364:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009366:	463a      	mov	r2, r7
 8009368:	1d39      	adds	r1, r7, #4
 800936a:	f107 0308 	add.w	r3, r7, #8
 800936e:	4618      	mov	r0, r3
 8009370:	f7fe fb6c 	bl	8007a4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009374:	6839      	ldr	r1, [r7, #0]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	68ba      	ldr	r2, [r7, #8]
 800937a:	9202      	str	r2, [sp, #8]
 800937c:	9301      	str	r3, [sp, #4]
 800937e:	2300      	movs	r3, #0
 8009380:	9300      	str	r3, [sp, #0]
 8009382:	2300      	movs	r3, #0
 8009384:	460a      	mov	r2, r1
 8009386:	4924      	ldr	r1, [pc, #144]	@ (8009418 <vTaskStartScheduler+0xc0>)
 8009388:	4824      	ldr	r0, [pc, #144]	@ (800941c <vTaskStartScheduler+0xc4>)
 800938a:	f7ff fdf1 	bl	8008f70 <xTaskCreateStatic>
 800938e:	4603      	mov	r3, r0
 8009390:	4a23      	ldr	r2, [pc, #140]	@ (8009420 <vTaskStartScheduler+0xc8>)
 8009392:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009394:	4b22      	ldr	r3, [pc, #136]	@ (8009420 <vTaskStartScheduler+0xc8>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d002      	beq.n	80093a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800939c:	2301      	movs	r3, #1
 800939e:	617b      	str	r3, [r7, #20]
 80093a0:	e001      	b.n	80093a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80093a2:	2300      	movs	r3, #0
 80093a4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	d102      	bne.n	80093b2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80093ac:	f000 fe7e 	bl	800a0ac <xTimerCreateTimerTask>
 80093b0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	d11b      	bne.n	80093f0 <vTaskStartScheduler+0x98>
	__asm volatile
 80093b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093bc:	f383 8811 	msr	BASEPRI, r3
 80093c0:	f3bf 8f6f 	isb	sy
 80093c4:	f3bf 8f4f 	dsb	sy
 80093c8:	613b      	str	r3, [r7, #16]
}
 80093ca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80093cc:	4b15      	ldr	r3, [pc, #84]	@ (8009424 <vTaskStartScheduler+0xcc>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	3354      	adds	r3, #84	@ 0x54
 80093d2:	4a15      	ldr	r2, [pc, #84]	@ (8009428 <vTaskStartScheduler+0xd0>)
 80093d4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80093d6:	4b15      	ldr	r3, [pc, #84]	@ (800942c <vTaskStartScheduler+0xd4>)
 80093d8:	f04f 32ff 	mov.w	r2, #4294967295
 80093dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80093de:	4b14      	ldr	r3, [pc, #80]	@ (8009430 <vTaskStartScheduler+0xd8>)
 80093e0:	2201      	movs	r2, #1
 80093e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80093e4:	4b13      	ldr	r3, [pc, #76]	@ (8009434 <vTaskStartScheduler+0xdc>)
 80093e6:	2200      	movs	r2, #0
 80093e8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80093ea:	f001 fa69 	bl	800a8c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80093ee:	e00f      	b.n	8009410 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093f6:	d10b      	bne.n	8009410 <vTaskStartScheduler+0xb8>
	__asm volatile
 80093f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093fc:	f383 8811 	msr	BASEPRI, r3
 8009400:	f3bf 8f6f 	isb	sy
 8009404:	f3bf 8f4f 	dsb	sy
 8009408:	60fb      	str	r3, [r7, #12]
}
 800940a:	bf00      	nop
 800940c:	bf00      	nop
 800940e:	e7fd      	b.n	800940c <vTaskStartScheduler+0xb4>
}
 8009410:	bf00      	nop
 8009412:	3718      	adds	r7, #24
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}
 8009418:	0800b278 	.word	0x0800b278
 800941c:	08009b31 	.word	0x08009b31
 8009420:	20001238 	.word	0x20001238
 8009424:	20000d40 	.word	0x20000d40
 8009428:	20000024 	.word	0x20000024
 800942c:	20001234 	.word	0x20001234
 8009430:	20001220 	.word	0x20001220
 8009434:	20001218 	.word	0x20001218

08009438 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009438:	b480      	push	{r7}
 800943a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800943c:	4b04      	ldr	r3, [pc, #16]	@ (8009450 <vTaskSuspendAll+0x18>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	3301      	adds	r3, #1
 8009442:	4a03      	ldr	r2, [pc, #12]	@ (8009450 <vTaskSuspendAll+0x18>)
 8009444:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009446:	bf00      	nop
 8009448:	46bd      	mov	sp, r7
 800944a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944e:	4770      	bx	lr
 8009450:	2000123c 	.word	0x2000123c

08009454 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b084      	sub	sp, #16
 8009458:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800945a:	2300      	movs	r3, #0
 800945c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800945e:	2300      	movs	r3, #0
 8009460:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009462:	4b42      	ldr	r3, [pc, #264]	@ (800956c <xTaskResumeAll+0x118>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d10b      	bne.n	8009482 <xTaskResumeAll+0x2e>
	__asm volatile
 800946a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800946e:	f383 8811 	msr	BASEPRI, r3
 8009472:	f3bf 8f6f 	isb	sy
 8009476:	f3bf 8f4f 	dsb	sy
 800947a:	603b      	str	r3, [r7, #0]
}
 800947c:	bf00      	nop
 800947e:	bf00      	nop
 8009480:	e7fd      	b.n	800947e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009482:	f001 fac1 	bl	800aa08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009486:	4b39      	ldr	r3, [pc, #228]	@ (800956c <xTaskResumeAll+0x118>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	3b01      	subs	r3, #1
 800948c:	4a37      	ldr	r2, [pc, #220]	@ (800956c <xTaskResumeAll+0x118>)
 800948e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009490:	4b36      	ldr	r3, [pc, #216]	@ (800956c <xTaskResumeAll+0x118>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d162      	bne.n	800955e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009498:	4b35      	ldr	r3, [pc, #212]	@ (8009570 <xTaskResumeAll+0x11c>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d05e      	beq.n	800955e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80094a0:	e02f      	b.n	8009502 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094a2:	4b34      	ldr	r3, [pc, #208]	@ (8009574 <xTaskResumeAll+0x120>)
 80094a4:	68db      	ldr	r3, [r3, #12]
 80094a6:	68db      	ldr	r3, [r3, #12]
 80094a8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	3318      	adds	r3, #24
 80094ae:	4618      	mov	r0, r3
 80094b0:	f7fe fd08 	bl	8007ec4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	3304      	adds	r3, #4
 80094b8:	4618      	mov	r0, r3
 80094ba:	f7fe fd03 	bl	8007ec4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094c2:	4b2d      	ldr	r3, [pc, #180]	@ (8009578 <xTaskResumeAll+0x124>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d903      	bls.n	80094d2 <xTaskResumeAll+0x7e>
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ce:	4a2a      	ldr	r2, [pc, #168]	@ (8009578 <xTaskResumeAll+0x124>)
 80094d0:	6013      	str	r3, [r2, #0]
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094d6:	4613      	mov	r3, r2
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	4413      	add	r3, r2
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	4a27      	ldr	r2, [pc, #156]	@ (800957c <xTaskResumeAll+0x128>)
 80094e0:	441a      	add	r2, r3
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	3304      	adds	r3, #4
 80094e6:	4619      	mov	r1, r3
 80094e8:	4610      	mov	r0, r2
 80094ea:	f7fe fc8e 	bl	8007e0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094f2:	4b23      	ldr	r3, [pc, #140]	@ (8009580 <xTaskResumeAll+0x12c>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094f8:	429a      	cmp	r2, r3
 80094fa:	d302      	bcc.n	8009502 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80094fc:	4b21      	ldr	r3, [pc, #132]	@ (8009584 <xTaskResumeAll+0x130>)
 80094fe:	2201      	movs	r2, #1
 8009500:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009502:	4b1c      	ldr	r3, [pc, #112]	@ (8009574 <xTaskResumeAll+0x120>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1cb      	bne.n	80094a2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d001      	beq.n	8009514 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009510:	f000 fbca 	bl	8009ca8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009514:	4b1c      	ldr	r3, [pc, #112]	@ (8009588 <xTaskResumeAll+0x134>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d010      	beq.n	8009542 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009520:	f000 f846 	bl	80095b0 <xTaskIncrementTick>
 8009524:	4603      	mov	r3, r0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d002      	beq.n	8009530 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800952a:	4b16      	ldr	r3, [pc, #88]	@ (8009584 <xTaskResumeAll+0x130>)
 800952c:	2201      	movs	r2, #1
 800952e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	3b01      	subs	r3, #1
 8009534:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d1f1      	bne.n	8009520 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800953c:	4b12      	ldr	r3, [pc, #72]	@ (8009588 <xTaskResumeAll+0x134>)
 800953e:	2200      	movs	r2, #0
 8009540:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009542:	4b10      	ldr	r3, [pc, #64]	@ (8009584 <xTaskResumeAll+0x130>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d009      	beq.n	800955e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800954a:	2301      	movs	r3, #1
 800954c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800954e:	4b0f      	ldr	r3, [pc, #60]	@ (800958c <xTaskResumeAll+0x138>)
 8009550:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009554:	601a      	str	r2, [r3, #0]
 8009556:	f3bf 8f4f 	dsb	sy
 800955a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800955e:	f001 fa85 	bl	800aa6c <vPortExitCritical>

	return xAlreadyYielded;
 8009562:	68bb      	ldr	r3, [r7, #8]
}
 8009564:	4618      	mov	r0, r3
 8009566:	3710      	adds	r7, #16
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}
 800956c:	2000123c 	.word	0x2000123c
 8009570:	20001214 	.word	0x20001214
 8009574:	200011d4 	.word	0x200011d4
 8009578:	2000121c 	.word	0x2000121c
 800957c:	20000d44 	.word	0x20000d44
 8009580:	20000d40 	.word	0x20000d40
 8009584:	20001228 	.word	0x20001228
 8009588:	20001224 	.word	0x20001224
 800958c:	e000ed04 	.word	0xe000ed04

08009590 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009590:	b480      	push	{r7}
 8009592:	b083      	sub	sp, #12
 8009594:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009596:	4b05      	ldr	r3, [pc, #20]	@ (80095ac <xTaskGetTickCount+0x1c>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800959c:	687b      	ldr	r3, [r7, #4]
}
 800959e:	4618      	mov	r0, r3
 80095a0:	370c      	adds	r7, #12
 80095a2:	46bd      	mov	sp, r7
 80095a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a8:	4770      	bx	lr
 80095aa:	bf00      	nop
 80095ac:	20001218 	.word	0x20001218

080095b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b086      	sub	sp, #24
 80095b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80095b6:	2300      	movs	r3, #0
 80095b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095ba:	4b4f      	ldr	r3, [pc, #316]	@ (80096f8 <xTaskIncrementTick+0x148>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	f040 8090 	bne.w	80096e4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80095c4:	4b4d      	ldr	r3, [pc, #308]	@ (80096fc <xTaskIncrementTick+0x14c>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	3301      	adds	r3, #1
 80095ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80095cc:	4a4b      	ldr	r2, [pc, #300]	@ (80096fc <xTaskIncrementTick+0x14c>)
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d121      	bne.n	800961c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80095d8:	4b49      	ldr	r3, [pc, #292]	@ (8009700 <xTaskIncrementTick+0x150>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d00b      	beq.n	80095fa <xTaskIncrementTick+0x4a>
	__asm volatile
 80095e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095e6:	f383 8811 	msr	BASEPRI, r3
 80095ea:	f3bf 8f6f 	isb	sy
 80095ee:	f3bf 8f4f 	dsb	sy
 80095f2:	603b      	str	r3, [r7, #0]
}
 80095f4:	bf00      	nop
 80095f6:	bf00      	nop
 80095f8:	e7fd      	b.n	80095f6 <xTaskIncrementTick+0x46>
 80095fa:	4b41      	ldr	r3, [pc, #260]	@ (8009700 <xTaskIncrementTick+0x150>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	60fb      	str	r3, [r7, #12]
 8009600:	4b40      	ldr	r3, [pc, #256]	@ (8009704 <xTaskIncrementTick+0x154>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	4a3e      	ldr	r2, [pc, #248]	@ (8009700 <xTaskIncrementTick+0x150>)
 8009606:	6013      	str	r3, [r2, #0]
 8009608:	4a3e      	ldr	r2, [pc, #248]	@ (8009704 <xTaskIncrementTick+0x154>)
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6013      	str	r3, [r2, #0]
 800960e:	4b3e      	ldr	r3, [pc, #248]	@ (8009708 <xTaskIncrementTick+0x158>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	3301      	adds	r3, #1
 8009614:	4a3c      	ldr	r2, [pc, #240]	@ (8009708 <xTaskIncrementTick+0x158>)
 8009616:	6013      	str	r3, [r2, #0]
 8009618:	f000 fb46 	bl	8009ca8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800961c:	4b3b      	ldr	r3, [pc, #236]	@ (800970c <xTaskIncrementTick+0x15c>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	693a      	ldr	r2, [r7, #16]
 8009622:	429a      	cmp	r2, r3
 8009624:	d349      	bcc.n	80096ba <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009626:	4b36      	ldr	r3, [pc, #216]	@ (8009700 <xTaskIncrementTick+0x150>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d104      	bne.n	800963a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009630:	4b36      	ldr	r3, [pc, #216]	@ (800970c <xTaskIncrementTick+0x15c>)
 8009632:	f04f 32ff 	mov.w	r2, #4294967295
 8009636:	601a      	str	r2, [r3, #0]
					break;
 8009638:	e03f      	b.n	80096ba <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800963a:	4b31      	ldr	r3, [pc, #196]	@ (8009700 <xTaskIncrementTick+0x150>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	68db      	ldr	r3, [r3, #12]
 8009640:	68db      	ldr	r3, [r3, #12]
 8009642:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800964a:	693a      	ldr	r2, [r7, #16]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	429a      	cmp	r2, r3
 8009650:	d203      	bcs.n	800965a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009652:	4a2e      	ldr	r2, [pc, #184]	@ (800970c <xTaskIncrementTick+0x15c>)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009658:	e02f      	b.n	80096ba <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	3304      	adds	r3, #4
 800965e:	4618      	mov	r0, r3
 8009660:	f7fe fc30 	bl	8007ec4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009668:	2b00      	cmp	r3, #0
 800966a:	d004      	beq.n	8009676 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	3318      	adds	r3, #24
 8009670:	4618      	mov	r0, r3
 8009672:	f7fe fc27 	bl	8007ec4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800967a:	4b25      	ldr	r3, [pc, #148]	@ (8009710 <xTaskIncrementTick+0x160>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	429a      	cmp	r2, r3
 8009680:	d903      	bls.n	800968a <xTaskIncrementTick+0xda>
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009686:	4a22      	ldr	r2, [pc, #136]	@ (8009710 <xTaskIncrementTick+0x160>)
 8009688:	6013      	str	r3, [r2, #0]
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800968e:	4613      	mov	r3, r2
 8009690:	009b      	lsls	r3, r3, #2
 8009692:	4413      	add	r3, r2
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	4a1f      	ldr	r2, [pc, #124]	@ (8009714 <xTaskIncrementTick+0x164>)
 8009698:	441a      	add	r2, r3
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	3304      	adds	r3, #4
 800969e:	4619      	mov	r1, r3
 80096a0:	4610      	mov	r0, r2
 80096a2:	f7fe fbb2 	bl	8007e0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096aa:	4b1b      	ldr	r3, [pc, #108]	@ (8009718 <xTaskIncrementTick+0x168>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d3b8      	bcc.n	8009626 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80096b4:	2301      	movs	r3, #1
 80096b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80096b8:	e7b5      	b.n	8009626 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80096ba:	4b17      	ldr	r3, [pc, #92]	@ (8009718 <xTaskIncrementTick+0x168>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096c0:	4914      	ldr	r1, [pc, #80]	@ (8009714 <xTaskIncrementTick+0x164>)
 80096c2:	4613      	mov	r3, r2
 80096c4:	009b      	lsls	r3, r3, #2
 80096c6:	4413      	add	r3, r2
 80096c8:	009b      	lsls	r3, r3, #2
 80096ca:	440b      	add	r3, r1
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	2b01      	cmp	r3, #1
 80096d0:	d901      	bls.n	80096d6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80096d2:	2301      	movs	r3, #1
 80096d4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80096d6:	4b11      	ldr	r3, [pc, #68]	@ (800971c <xTaskIncrementTick+0x16c>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d007      	beq.n	80096ee <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80096de:	2301      	movs	r3, #1
 80096e0:	617b      	str	r3, [r7, #20]
 80096e2:	e004      	b.n	80096ee <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80096e4:	4b0e      	ldr	r3, [pc, #56]	@ (8009720 <xTaskIncrementTick+0x170>)
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	3301      	adds	r3, #1
 80096ea:	4a0d      	ldr	r2, [pc, #52]	@ (8009720 <xTaskIncrementTick+0x170>)
 80096ec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80096ee:	697b      	ldr	r3, [r7, #20]
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3718      	adds	r7, #24
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}
 80096f8:	2000123c 	.word	0x2000123c
 80096fc:	20001218 	.word	0x20001218
 8009700:	200011cc 	.word	0x200011cc
 8009704:	200011d0 	.word	0x200011d0
 8009708:	2000122c 	.word	0x2000122c
 800970c:	20001234 	.word	0x20001234
 8009710:	2000121c 	.word	0x2000121c
 8009714:	20000d44 	.word	0x20000d44
 8009718:	20000d40 	.word	0x20000d40
 800971c:	20001228 	.word	0x20001228
 8009720:	20001224 	.word	0x20001224

08009724 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009724:	b480      	push	{r7}
 8009726:	b085      	sub	sp, #20
 8009728:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800972a:	4b2b      	ldr	r3, [pc, #172]	@ (80097d8 <vTaskSwitchContext+0xb4>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d003      	beq.n	800973a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009732:	4b2a      	ldr	r3, [pc, #168]	@ (80097dc <vTaskSwitchContext+0xb8>)
 8009734:	2201      	movs	r2, #1
 8009736:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009738:	e047      	b.n	80097ca <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800973a:	4b28      	ldr	r3, [pc, #160]	@ (80097dc <vTaskSwitchContext+0xb8>)
 800973c:	2200      	movs	r2, #0
 800973e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009740:	4b27      	ldr	r3, [pc, #156]	@ (80097e0 <vTaskSwitchContext+0xbc>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	60fb      	str	r3, [r7, #12]
 8009746:	e011      	b.n	800976c <vTaskSwitchContext+0x48>
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d10b      	bne.n	8009766 <vTaskSwitchContext+0x42>
	__asm volatile
 800974e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009752:	f383 8811 	msr	BASEPRI, r3
 8009756:	f3bf 8f6f 	isb	sy
 800975a:	f3bf 8f4f 	dsb	sy
 800975e:	607b      	str	r3, [r7, #4]
}
 8009760:	bf00      	nop
 8009762:	bf00      	nop
 8009764:	e7fd      	b.n	8009762 <vTaskSwitchContext+0x3e>
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	3b01      	subs	r3, #1
 800976a:	60fb      	str	r3, [r7, #12]
 800976c:	491d      	ldr	r1, [pc, #116]	@ (80097e4 <vTaskSwitchContext+0xc0>)
 800976e:	68fa      	ldr	r2, [r7, #12]
 8009770:	4613      	mov	r3, r2
 8009772:	009b      	lsls	r3, r3, #2
 8009774:	4413      	add	r3, r2
 8009776:	009b      	lsls	r3, r3, #2
 8009778:	440b      	add	r3, r1
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d0e3      	beq.n	8009748 <vTaskSwitchContext+0x24>
 8009780:	68fa      	ldr	r2, [r7, #12]
 8009782:	4613      	mov	r3, r2
 8009784:	009b      	lsls	r3, r3, #2
 8009786:	4413      	add	r3, r2
 8009788:	009b      	lsls	r3, r3, #2
 800978a:	4a16      	ldr	r2, [pc, #88]	@ (80097e4 <vTaskSwitchContext+0xc0>)
 800978c:	4413      	add	r3, r2
 800978e:	60bb      	str	r3, [r7, #8]
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	685b      	ldr	r3, [r3, #4]
 8009794:	685a      	ldr	r2, [r3, #4]
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	605a      	str	r2, [r3, #4]
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	685a      	ldr	r2, [r3, #4]
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	3308      	adds	r3, #8
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d104      	bne.n	80097b0 <vTaskSwitchContext+0x8c>
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	685a      	ldr	r2, [r3, #4]
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	605a      	str	r2, [r3, #4]
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	68db      	ldr	r3, [r3, #12]
 80097b6:	4a0c      	ldr	r2, [pc, #48]	@ (80097e8 <vTaskSwitchContext+0xc4>)
 80097b8:	6013      	str	r3, [r2, #0]
 80097ba:	4a09      	ldr	r2, [pc, #36]	@ (80097e0 <vTaskSwitchContext+0xbc>)
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80097c0:	4b09      	ldr	r3, [pc, #36]	@ (80097e8 <vTaskSwitchContext+0xc4>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	3354      	adds	r3, #84	@ 0x54
 80097c6:	4a09      	ldr	r2, [pc, #36]	@ (80097ec <vTaskSwitchContext+0xc8>)
 80097c8:	6013      	str	r3, [r2, #0]
}
 80097ca:	bf00      	nop
 80097cc:	3714      	adds	r7, #20
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr
 80097d6:	bf00      	nop
 80097d8:	2000123c 	.word	0x2000123c
 80097dc:	20001228 	.word	0x20001228
 80097e0:	2000121c 	.word	0x2000121c
 80097e4:	20000d44 	.word	0x20000d44
 80097e8:	20000d40 	.word	0x20000d40
 80097ec:	20000024 	.word	0x20000024

080097f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d10b      	bne.n	8009818 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009804:	f383 8811 	msr	BASEPRI, r3
 8009808:	f3bf 8f6f 	isb	sy
 800980c:	f3bf 8f4f 	dsb	sy
 8009810:	60fb      	str	r3, [r7, #12]
}
 8009812:	bf00      	nop
 8009814:	bf00      	nop
 8009816:	e7fd      	b.n	8009814 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009818:	4b07      	ldr	r3, [pc, #28]	@ (8009838 <vTaskPlaceOnEventList+0x48>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	3318      	adds	r3, #24
 800981e:	4619      	mov	r1, r3
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f7fe fb16 	bl	8007e52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009826:	2101      	movs	r1, #1
 8009828:	6838      	ldr	r0, [r7, #0]
 800982a:	f000 fbeb 	bl	800a004 <prvAddCurrentTaskToDelayedList>
}
 800982e:	bf00      	nop
 8009830:	3710      	adds	r7, #16
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}
 8009836:	bf00      	nop
 8009838:	20000d40 	.word	0x20000d40

0800983c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800983c:	b580      	push	{r7, lr}
 800983e:	b086      	sub	sp, #24
 8009840:	af00      	add	r7, sp, #0
 8009842:	60f8      	str	r0, [r7, #12]
 8009844:	60b9      	str	r1, [r7, #8]
 8009846:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d10b      	bne.n	8009866 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800984e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009852:	f383 8811 	msr	BASEPRI, r3
 8009856:	f3bf 8f6f 	isb	sy
 800985a:	f3bf 8f4f 	dsb	sy
 800985e:	617b      	str	r3, [r7, #20]
}
 8009860:	bf00      	nop
 8009862:	bf00      	nop
 8009864:	e7fd      	b.n	8009862 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009866:	4b0a      	ldr	r3, [pc, #40]	@ (8009890 <vTaskPlaceOnEventListRestricted+0x54>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	3318      	adds	r3, #24
 800986c:	4619      	mov	r1, r3
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f7fe facb 	bl	8007e0a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d002      	beq.n	8009880 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800987a:	f04f 33ff 	mov.w	r3, #4294967295
 800987e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009880:	6879      	ldr	r1, [r7, #4]
 8009882:	68b8      	ldr	r0, [r7, #8]
 8009884:	f000 fbbe 	bl	800a004 <prvAddCurrentTaskToDelayedList>
	}
 8009888:	bf00      	nop
 800988a:	3718      	adds	r7, #24
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}
 8009890:	20000d40 	.word	0x20000d40

08009894 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b086      	sub	sp, #24
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	68db      	ldr	r3, [r3, #12]
 80098a0:	68db      	ldr	r3, [r3, #12]
 80098a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80098a4:	693b      	ldr	r3, [r7, #16]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d10b      	bne.n	80098c2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80098aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ae:	f383 8811 	msr	BASEPRI, r3
 80098b2:	f3bf 8f6f 	isb	sy
 80098b6:	f3bf 8f4f 	dsb	sy
 80098ba:	60fb      	str	r3, [r7, #12]
}
 80098bc:	bf00      	nop
 80098be:	bf00      	nop
 80098c0:	e7fd      	b.n	80098be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80098c2:	693b      	ldr	r3, [r7, #16]
 80098c4:	3318      	adds	r3, #24
 80098c6:	4618      	mov	r0, r3
 80098c8:	f7fe fafc 	bl	8007ec4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009944 <xTaskRemoveFromEventList+0xb0>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d11d      	bne.n	8009910 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	3304      	adds	r3, #4
 80098d8:	4618      	mov	r0, r3
 80098da:	f7fe faf3 	bl	8007ec4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80098de:	693b      	ldr	r3, [r7, #16]
 80098e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098e2:	4b19      	ldr	r3, [pc, #100]	@ (8009948 <xTaskRemoveFromEventList+0xb4>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	429a      	cmp	r2, r3
 80098e8:	d903      	bls.n	80098f2 <xTaskRemoveFromEventList+0x5e>
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098ee:	4a16      	ldr	r2, [pc, #88]	@ (8009948 <xTaskRemoveFromEventList+0xb4>)
 80098f0:	6013      	str	r3, [r2, #0]
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098f6:	4613      	mov	r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	4413      	add	r3, r2
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	4a13      	ldr	r2, [pc, #76]	@ (800994c <xTaskRemoveFromEventList+0xb8>)
 8009900:	441a      	add	r2, r3
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	3304      	adds	r3, #4
 8009906:	4619      	mov	r1, r3
 8009908:	4610      	mov	r0, r2
 800990a:	f7fe fa7e 	bl	8007e0a <vListInsertEnd>
 800990e:	e005      	b.n	800991c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	3318      	adds	r3, #24
 8009914:	4619      	mov	r1, r3
 8009916:	480e      	ldr	r0, [pc, #56]	@ (8009950 <xTaskRemoveFromEventList+0xbc>)
 8009918:	f7fe fa77 	bl	8007e0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009920:	4b0c      	ldr	r3, [pc, #48]	@ (8009954 <xTaskRemoveFromEventList+0xc0>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009926:	429a      	cmp	r2, r3
 8009928:	d905      	bls.n	8009936 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800992a:	2301      	movs	r3, #1
 800992c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800992e:	4b0a      	ldr	r3, [pc, #40]	@ (8009958 <xTaskRemoveFromEventList+0xc4>)
 8009930:	2201      	movs	r2, #1
 8009932:	601a      	str	r2, [r3, #0]
 8009934:	e001      	b.n	800993a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009936:	2300      	movs	r3, #0
 8009938:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800993a:	697b      	ldr	r3, [r7, #20]
}
 800993c:	4618      	mov	r0, r3
 800993e:	3718      	adds	r7, #24
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}
 8009944:	2000123c 	.word	0x2000123c
 8009948:	2000121c 	.word	0x2000121c
 800994c:	20000d44 	.word	0x20000d44
 8009950:	200011d4 	.word	0x200011d4
 8009954:	20000d40 	.word	0x20000d40
 8009958:	20001228 	.word	0x20001228

0800995c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b086      	sub	sp, #24
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
 8009964:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8009966:	4b2a      	ldr	r3, [pc, #168]	@ (8009a10 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d10b      	bne.n	8009986 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800996e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009972:	f383 8811 	msr	BASEPRI, r3
 8009976:	f3bf 8f6f 	isb	sy
 800997a:	f3bf 8f4f 	dsb	sy
 800997e:	613b      	str	r3, [r7, #16]
}
 8009980:	bf00      	nop
 8009982:	bf00      	nop
 8009984:	e7fd      	b.n	8009982 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	68db      	ldr	r3, [r3, #12]
 8009994:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d10b      	bne.n	80099b4 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 800999c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a0:	f383 8811 	msr	BASEPRI, r3
 80099a4:	f3bf 8f6f 	isb	sy
 80099a8:	f3bf 8f4f 	dsb	sy
 80099ac:	60fb      	str	r3, [r7, #12]
}
 80099ae:	bf00      	nop
 80099b0:	bf00      	nop
 80099b2:	e7fd      	b.n	80099b0 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f7fe fa85 	bl	8007ec4 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	3304      	adds	r3, #4
 80099be:	4618      	mov	r0, r3
 80099c0:	f7fe fa80 	bl	8007ec4 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099c8:	4b12      	ldr	r3, [pc, #72]	@ (8009a14 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	429a      	cmp	r2, r3
 80099ce:	d903      	bls.n	80099d8 <vTaskRemoveFromUnorderedEventList+0x7c>
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d4:	4a0f      	ldr	r2, [pc, #60]	@ (8009a14 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80099d6:	6013      	str	r3, [r2, #0]
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099dc:	4613      	mov	r3, r2
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	4413      	add	r3, r2
 80099e2:	009b      	lsls	r3, r3, #2
 80099e4:	4a0c      	ldr	r2, [pc, #48]	@ (8009a18 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80099e6:	441a      	add	r2, r3
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	3304      	adds	r3, #4
 80099ec:	4619      	mov	r1, r3
 80099ee:	4610      	mov	r0, r2
 80099f0:	f7fe fa0b 	bl	8007e0a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099f8:	4b08      	ldr	r3, [pc, #32]	@ (8009a1c <vTaskRemoveFromUnorderedEventList+0xc0>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099fe:	429a      	cmp	r2, r3
 8009a00:	d902      	bls.n	8009a08 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8009a02:	4b07      	ldr	r3, [pc, #28]	@ (8009a20 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8009a04:	2201      	movs	r2, #1
 8009a06:	601a      	str	r2, [r3, #0]
	}
}
 8009a08:	bf00      	nop
 8009a0a:	3718      	adds	r7, #24
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}
 8009a10:	2000123c 	.word	0x2000123c
 8009a14:	2000121c 	.word	0x2000121c
 8009a18:	20000d44 	.word	0x20000d44
 8009a1c:	20000d40 	.word	0x20000d40
 8009a20:	20001228 	.word	0x20001228

08009a24 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009a24:	b480      	push	{r7}
 8009a26:	b083      	sub	sp, #12
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009a2c:	4b06      	ldr	r3, [pc, #24]	@ (8009a48 <vTaskInternalSetTimeOutState+0x24>)
 8009a2e:	681a      	ldr	r2, [r3, #0]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009a34:	4b05      	ldr	r3, [pc, #20]	@ (8009a4c <vTaskInternalSetTimeOutState+0x28>)
 8009a36:	681a      	ldr	r2, [r3, #0]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	605a      	str	r2, [r3, #4]
}
 8009a3c:	bf00      	nop
 8009a3e:	370c      	adds	r7, #12
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr
 8009a48:	2000122c 	.word	0x2000122c
 8009a4c:	20001218 	.word	0x20001218

08009a50 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b088      	sub	sp, #32
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d10b      	bne.n	8009a78 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a64:	f383 8811 	msr	BASEPRI, r3
 8009a68:	f3bf 8f6f 	isb	sy
 8009a6c:	f3bf 8f4f 	dsb	sy
 8009a70:	613b      	str	r3, [r7, #16]
}
 8009a72:	bf00      	nop
 8009a74:	bf00      	nop
 8009a76:	e7fd      	b.n	8009a74 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d10b      	bne.n	8009a96 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a82:	f383 8811 	msr	BASEPRI, r3
 8009a86:	f3bf 8f6f 	isb	sy
 8009a8a:	f3bf 8f4f 	dsb	sy
 8009a8e:	60fb      	str	r3, [r7, #12]
}
 8009a90:	bf00      	nop
 8009a92:	bf00      	nop
 8009a94:	e7fd      	b.n	8009a92 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009a96:	f000 ffb7 	bl	800aa08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009a9a:	4b1d      	ldr	r3, [pc, #116]	@ (8009b10 <xTaskCheckForTimeOut+0xc0>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	685b      	ldr	r3, [r3, #4]
 8009aa4:	69ba      	ldr	r2, [r7, #24]
 8009aa6:	1ad3      	subs	r3, r2, r3
 8009aa8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ab2:	d102      	bne.n	8009aba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	61fb      	str	r3, [r7, #28]
 8009ab8:	e023      	b.n	8009b02 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681a      	ldr	r2, [r3, #0]
 8009abe:	4b15      	ldr	r3, [pc, #84]	@ (8009b14 <xTaskCheckForTimeOut+0xc4>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d007      	beq.n	8009ad6 <xTaskCheckForTimeOut+0x86>
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	69ba      	ldr	r2, [r7, #24]
 8009acc:	429a      	cmp	r2, r3
 8009ace:	d302      	bcc.n	8009ad6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	61fb      	str	r3, [r7, #28]
 8009ad4:	e015      	b.n	8009b02 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	697a      	ldr	r2, [r7, #20]
 8009adc:	429a      	cmp	r2, r3
 8009ade:	d20b      	bcs.n	8009af8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	681a      	ldr	r2, [r3, #0]
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	1ad2      	subs	r2, r2, r3
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f7ff ff99 	bl	8009a24 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009af2:	2300      	movs	r3, #0
 8009af4:	61fb      	str	r3, [r7, #28]
 8009af6:	e004      	b.n	8009b02 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	2200      	movs	r2, #0
 8009afc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009afe:	2301      	movs	r3, #1
 8009b00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009b02:	f000 ffb3 	bl	800aa6c <vPortExitCritical>

	return xReturn;
 8009b06:	69fb      	ldr	r3, [r7, #28]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3720      	adds	r7, #32
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}
 8009b10:	20001218 	.word	0x20001218
 8009b14:	2000122c 	.word	0x2000122c

08009b18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009b18:	b480      	push	{r7}
 8009b1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009b1c:	4b03      	ldr	r3, [pc, #12]	@ (8009b2c <vTaskMissedYield+0x14>)
 8009b1e:	2201      	movs	r2, #1
 8009b20:	601a      	str	r2, [r3, #0]
}
 8009b22:	bf00      	nop
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr
 8009b2c:	20001228 	.word	0x20001228

08009b30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b082      	sub	sp, #8
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009b38:	f000 f852 	bl	8009be0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009b3c:	4b06      	ldr	r3, [pc, #24]	@ (8009b58 <prvIdleTask+0x28>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d9f9      	bls.n	8009b38 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009b44:	4b05      	ldr	r3, [pc, #20]	@ (8009b5c <prvIdleTask+0x2c>)
 8009b46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b4a:	601a      	str	r2, [r3, #0]
 8009b4c:	f3bf 8f4f 	dsb	sy
 8009b50:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009b54:	e7f0      	b.n	8009b38 <prvIdleTask+0x8>
 8009b56:	bf00      	nop
 8009b58:	20000d44 	.word	0x20000d44
 8009b5c:	e000ed04 	.word	0xe000ed04

08009b60 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b082      	sub	sp, #8
 8009b64:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009b66:	2300      	movs	r3, #0
 8009b68:	607b      	str	r3, [r7, #4]
 8009b6a:	e00c      	b.n	8009b86 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009b6c:	687a      	ldr	r2, [r7, #4]
 8009b6e:	4613      	mov	r3, r2
 8009b70:	009b      	lsls	r3, r3, #2
 8009b72:	4413      	add	r3, r2
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	4a12      	ldr	r2, [pc, #72]	@ (8009bc0 <prvInitialiseTaskLists+0x60>)
 8009b78:	4413      	add	r3, r2
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f7fe f918 	bl	8007db0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	3301      	adds	r3, #1
 8009b84:	607b      	str	r3, [r7, #4]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2b37      	cmp	r3, #55	@ 0x37
 8009b8a:	d9ef      	bls.n	8009b6c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009b8c:	480d      	ldr	r0, [pc, #52]	@ (8009bc4 <prvInitialiseTaskLists+0x64>)
 8009b8e:	f7fe f90f 	bl	8007db0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009b92:	480d      	ldr	r0, [pc, #52]	@ (8009bc8 <prvInitialiseTaskLists+0x68>)
 8009b94:	f7fe f90c 	bl	8007db0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009b98:	480c      	ldr	r0, [pc, #48]	@ (8009bcc <prvInitialiseTaskLists+0x6c>)
 8009b9a:	f7fe f909 	bl	8007db0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009b9e:	480c      	ldr	r0, [pc, #48]	@ (8009bd0 <prvInitialiseTaskLists+0x70>)
 8009ba0:	f7fe f906 	bl	8007db0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009ba4:	480b      	ldr	r0, [pc, #44]	@ (8009bd4 <prvInitialiseTaskLists+0x74>)
 8009ba6:	f7fe f903 	bl	8007db0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009baa:	4b0b      	ldr	r3, [pc, #44]	@ (8009bd8 <prvInitialiseTaskLists+0x78>)
 8009bac:	4a05      	ldr	r2, [pc, #20]	@ (8009bc4 <prvInitialiseTaskLists+0x64>)
 8009bae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8009bdc <prvInitialiseTaskLists+0x7c>)
 8009bb2:	4a05      	ldr	r2, [pc, #20]	@ (8009bc8 <prvInitialiseTaskLists+0x68>)
 8009bb4:	601a      	str	r2, [r3, #0]
}
 8009bb6:	bf00      	nop
 8009bb8:	3708      	adds	r7, #8
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}
 8009bbe:	bf00      	nop
 8009bc0:	20000d44 	.word	0x20000d44
 8009bc4:	200011a4 	.word	0x200011a4
 8009bc8:	200011b8 	.word	0x200011b8
 8009bcc:	200011d4 	.word	0x200011d4
 8009bd0:	200011e8 	.word	0x200011e8
 8009bd4:	20001200 	.word	0x20001200
 8009bd8:	200011cc 	.word	0x200011cc
 8009bdc:	200011d0 	.word	0x200011d0

08009be0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b082      	sub	sp, #8
 8009be4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009be6:	e019      	b.n	8009c1c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009be8:	f000 ff0e 	bl	800aa08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bec:	4b10      	ldr	r3, [pc, #64]	@ (8009c30 <prvCheckTasksWaitingTermination+0x50>)
 8009bee:	68db      	ldr	r3, [r3, #12]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	3304      	adds	r3, #4
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f7fe f963 	bl	8007ec4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8009c34 <prvCheckTasksWaitingTermination+0x54>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	3b01      	subs	r3, #1
 8009c04:	4a0b      	ldr	r2, [pc, #44]	@ (8009c34 <prvCheckTasksWaitingTermination+0x54>)
 8009c06:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009c08:	4b0b      	ldr	r3, [pc, #44]	@ (8009c38 <prvCheckTasksWaitingTermination+0x58>)
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	3b01      	subs	r3, #1
 8009c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8009c38 <prvCheckTasksWaitingTermination+0x58>)
 8009c10:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009c12:	f000 ff2b 	bl	800aa6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009c16:	6878      	ldr	r0, [r7, #4]
 8009c18:	f000 f810 	bl	8009c3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009c1c:	4b06      	ldr	r3, [pc, #24]	@ (8009c38 <prvCheckTasksWaitingTermination+0x58>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d1e1      	bne.n	8009be8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009c24:	bf00      	nop
 8009c26:	bf00      	nop
 8009c28:	3708      	adds	r7, #8
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
 8009c2e:	bf00      	nop
 8009c30:	200011e8 	.word	0x200011e8
 8009c34:	20001214 	.word	0x20001214
 8009c38:	200011fc 	.word	0x200011fc

08009c3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b084      	sub	sp, #16
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	3354      	adds	r3, #84	@ 0x54
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f001 f9f5 	bl	800b038 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d108      	bne.n	8009c6a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f001 f8c3 	bl	800ade8 <vPortFree>
				vPortFree( pxTCB );
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f001 f8c0 	bl	800ade8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009c68:	e019      	b.n	8009c9e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d103      	bne.n	8009c7c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f001 f8b7 	bl	800ade8 <vPortFree>
	}
 8009c7a:	e010      	b.n	8009c9e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009c82:	2b02      	cmp	r3, #2
 8009c84:	d00b      	beq.n	8009c9e <prvDeleteTCB+0x62>
	__asm volatile
 8009c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c8a:	f383 8811 	msr	BASEPRI, r3
 8009c8e:	f3bf 8f6f 	isb	sy
 8009c92:	f3bf 8f4f 	dsb	sy
 8009c96:	60fb      	str	r3, [r7, #12]
}
 8009c98:	bf00      	nop
 8009c9a:	bf00      	nop
 8009c9c:	e7fd      	b.n	8009c9a <prvDeleteTCB+0x5e>
	}
 8009c9e:	bf00      	nop
 8009ca0:	3710      	adds	r7, #16
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}
	...

08009ca8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b083      	sub	sp, #12
 8009cac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009cae:	4b0c      	ldr	r3, [pc, #48]	@ (8009ce0 <prvResetNextTaskUnblockTime+0x38>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d104      	bne.n	8009cc2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8009ce4 <prvResetNextTaskUnblockTime+0x3c>)
 8009cba:	f04f 32ff 	mov.w	r2, #4294967295
 8009cbe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009cc0:	e008      	b.n	8009cd4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cc2:	4b07      	ldr	r3, [pc, #28]	@ (8009ce0 <prvResetNextTaskUnblockTime+0x38>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	68db      	ldr	r3, [r3, #12]
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	685b      	ldr	r3, [r3, #4]
 8009cd0:	4a04      	ldr	r2, [pc, #16]	@ (8009ce4 <prvResetNextTaskUnblockTime+0x3c>)
 8009cd2:	6013      	str	r3, [r2, #0]
}
 8009cd4:	bf00      	nop
 8009cd6:	370c      	adds	r7, #12
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr
 8009ce0:	200011cc 	.word	0x200011cc
 8009ce4:	20001234 	.word	0x20001234

08009ce8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009ce8:	b480      	push	{r7}
 8009cea:	b083      	sub	sp, #12
 8009cec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009cee:	4b0b      	ldr	r3, [pc, #44]	@ (8009d1c <xTaskGetSchedulerState+0x34>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d102      	bne.n	8009cfc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	607b      	str	r3, [r7, #4]
 8009cfa:	e008      	b.n	8009d0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cfc:	4b08      	ldr	r3, [pc, #32]	@ (8009d20 <xTaskGetSchedulerState+0x38>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d102      	bne.n	8009d0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009d04:	2302      	movs	r3, #2
 8009d06:	607b      	str	r3, [r7, #4]
 8009d08:	e001      	b.n	8009d0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009d0e:	687b      	ldr	r3, [r7, #4]
	}
 8009d10:	4618      	mov	r0, r3
 8009d12:	370c      	adds	r7, #12
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr
 8009d1c:	20001220 	.word	0x20001220
 8009d20:	2000123c 	.word	0x2000123c

08009d24 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009d30:	2300      	movs	r3, #0
 8009d32:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d051      	beq.n	8009dde <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d3e:	4b2a      	ldr	r3, [pc, #168]	@ (8009de8 <xTaskPriorityInherit+0xc4>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d241      	bcs.n	8009dcc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	699b      	ldr	r3, [r3, #24]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	db06      	blt.n	8009d5e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d50:	4b25      	ldr	r3, [pc, #148]	@ (8009de8 <xTaskPriorityInherit+0xc4>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d56:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	6959      	ldr	r1, [r3, #20]
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d66:	4613      	mov	r3, r2
 8009d68:	009b      	lsls	r3, r3, #2
 8009d6a:	4413      	add	r3, r2
 8009d6c:	009b      	lsls	r3, r3, #2
 8009d6e:	4a1f      	ldr	r2, [pc, #124]	@ (8009dec <xTaskPriorityInherit+0xc8>)
 8009d70:	4413      	add	r3, r2
 8009d72:	4299      	cmp	r1, r3
 8009d74:	d122      	bne.n	8009dbc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	3304      	adds	r3, #4
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f7fe f8a2 	bl	8007ec4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009d80:	4b19      	ldr	r3, [pc, #100]	@ (8009de8 <xTaskPriorityInherit+0xc4>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d86:	68bb      	ldr	r3, [r7, #8]
 8009d88:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d8e:	4b18      	ldr	r3, [pc, #96]	@ (8009df0 <xTaskPriorityInherit+0xcc>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d903      	bls.n	8009d9e <xTaskPriorityInherit+0x7a>
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d9a:	4a15      	ldr	r2, [pc, #84]	@ (8009df0 <xTaskPriorityInherit+0xcc>)
 8009d9c:	6013      	str	r3, [r2, #0]
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009da2:	4613      	mov	r3, r2
 8009da4:	009b      	lsls	r3, r3, #2
 8009da6:	4413      	add	r3, r2
 8009da8:	009b      	lsls	r3, r3, #2
 8009daa:	4a10      	ldr	r2, [pc, #64]	@ (8009dec <xTaskPriorityInherit+0xc8>)
 8009dac:	441a      	add	r2, r3
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	3304      	adds	r3, #4
 8009db2:	4619      	mov	r1, r3
 8009db4:	4610      	mov	r0, r2
 8009db6:	f7fe f828 	bl	8007e0a <vListInsertEnd>
 8009dba:	e004      	b.n	8009dc6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8009de8 <xTaskPriorityInherit+0xc4>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	60fb      	str	r3, [r7, #12]
 8009dca:	e008      	b.n	8009dde <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009dd0:	4b05      	ldr	r3, [pc, #20]	@ (8009de8 <xTaskPriorityInherit+0xc4>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dd6:	429a      	cmp	r2, r3
 8009dd8:	d201      	bcs.n	8009dde <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009dda:	2301      	movs	r3, #1
 8009ddc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009dde:	68fb      	ldr	r3, [r7, #12]
	}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3710      	adds	r7, #16
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}
 8009de8:	20000d40 	.word	0x20000d40
 8009dec:	20000d44 	.word	0x20000d44
 8009df0:	2000121c 	.word	0x2000121c

08009df4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b086      	sub	sp, #24
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009e00:	2300      	movs	r3, #0
 8009e02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d058      	beq.n	8009ebc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8009ec8 <xTaskPriorityDisinherit+0xd4>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	693a      	ldr	r2, [r7, #16]
 8009e10:	429a      	cmp	r2, r3
 8009e12:	d00b      	beq.n	8009e2c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e18:	f383 8811 	msr	BASEPRI, r3
 8009e1c:	f3bf 8f6f 	isb	sy
 8009e20:	f3bf 8f4f 	dsb	sy
 8009e24:	60fb      	str	r3, [r7, #12]
}
 8009e26:	bf00      	nop
 8009e28:	bf00      	nop
 8009e2a:	e7fd      	b.n	8009e28 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d10b      	bne.n	8009e4c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e38:	f383 8811 	msr	BASEPRI, r3
 8009e3c:	f3bf 8f6f 	isb	sy
 8009e40:	f3bf 8f4f 	dsb	sy
 8009e44:	60bb      	str	r3, [r7, #8]
}
 8009e46:	bf00      	nop
 8009e48:	bf00      	nop
 8009e4a:	e7fd      	b.n	8009e48 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009e4c:	693b      	ldr	r3, [r7, #16]
 8009e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e50:	1e5a      	subs	r2, r3, #1
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	d02c      	beq.n	8009ebc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d128      	bne.n	8009ebc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	3304      	adds	r3, #4
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f7fe f828 	bl	8007ec4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009e74:	693b      	ldr	r3, [r7, #16]
 8009e76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e80:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8009ecc <xTaskPriorityDisinherit+0xd8>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d903      	bls.n	8009e9c <xTaskPriorityDisinherit+0xa8>
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e98:	4a0c      	ldr	r2, [pc, #48]	@ (8009ecc <xTaskPriorityDisinherit+0xd8>)
 8009e9a:	6013      	str	r3, [r2, #0]
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ea0:	4613      	mov	r3, r2
 8009ea2:	009b      	lsls	r3, r3, #2
 8009ea4:	4413      	add	r3, r2
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	4a09      	ldr	r2, [pc, #36]	@ (8009ed0 <xTaskPriorityDisinherit+0xdc>)
 8009eaa:	441a      	add	r2, r3
 8009eac:	693b      	ldr	r3, [r7, #16]
 8009eae:	3304      	adds	r3, #4
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	4610      	mov	r0, r2
 8009eb4:	f7fd ffa9 	bl	8007e0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009eb8:	2301      	movs	r3, #1
 8009eba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009ebc:	697b      	ldr	r3, [r7, #20]
	}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3718      	adds	r7, #24
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}
 8009ec6:	bf00      	nop
 8009ec8:	20000d40 	.word	0x20000d40
 8009ecc:	2000121c 	.word	0x2000121c
 8009ed0:	20000d44 	.word	0x20000d44

08009ed4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b088      	sub	sp, #32
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d06c      	beq.n	8009fc6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009eec:	69bb      	ldr	r3, [r7, #24]
 8009eee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d10b      	bne.n	8009f0c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef8:	f383 8811 	msr	BASEPRI, r3
 8009efc:	f3bf 8f6f 	isb	sy
 8009f00:	f3bf 8f4f 	dsb	sy
 8009f04:	60fb      	str	r3, [r7, #12]
}
 8009f06:	bf00      	nop
 8009f08:	bf00      	nop
 8009f0a:	e7fd      	b.n	8009f08 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009f0c:	69bb      	ldr	r3, [r7, #24]
 8009f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f10:	683a      	ldr	r2, [r7, #0]
 8009f12:	429a      	cmp	r2, r3
 8009f14:	d902      	bls.n	8009f1c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	61fb      	str	r3, [r7, #28]
 8009f1a:	e002      	b.n	8009f22 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f20:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009f22:	69bb      	ldr	r3, [r7, #24]
 8009f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f26:	69fa      	ldr	r2, [r7, #28]
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d04c      	beq.n	8009fc6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009f2c:	69bb      	ldr	r3, [r7, #24]
 8009f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f30:	697a      	ldr	r2, [r7, #20]
 8009f32:	429a      	cmp	r2, r3
 8009f34:	d147      	bne.n	8009fc6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009f36:	4b26      	ldr	r3, [pc, #152]	@ (8009fd0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	69ba      	ldr	r2, [r7, #24]
 8009f3c:	429a      	cmp	r2, r3
 8009f3e:	d10b      	bne.n	8009f58 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f44:	f383 8811 	msr	BASEPRI, r3
 8009f48:	f3bf 8f6f 	isb	sy
 8009f4c:	f3bf 8f4f 	dsb	sy
 8009f50:	60bb      	str	r3, [r7, #8]
}
 8009f52:	bf00      	nop
 8009f54:	bf00      	nop
 8009f56:	e7fd      	b.n	8009f54 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009f58:	69bb      	ldr	r3, [r7, #24]
 8009f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f5c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009f5e:	69bb      	ldr	r3, [r7, #24]
 8009f60:	69fa      	ldr	r2, [r7, #28]
 8009f62:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009f64:	69bb      	ldr	r3, [r7, #24]
 8009f66:	699b      	ldr	r3, [r3, #24]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	db04      	blt.n	8009f76 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f6c:	69fb      	ldr	r3, [r7, #28]
 8009f6e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009f72:	69bb      	ldr	r3, [r7, #24]
 8009f74:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009f76:	69bb      	ldr	r3, [r7, #24]
 8009f78:	6959      	ldr	r1, [r3, #20]
 8009f7a:	693a      	ldr	r2, [r7, #16]
 8009f7c:	4613      	mov	r3, r2
 8009f7e:	009b      	lsls	r3, r3, #2
 8009f80:	4413      	add	r3, r2
 8009f82:	009b      	lsls	r3, r3, #2
 8009f84:	4a13      	ldr	r2, [pc, #76]	@ (8009fd4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009f86:	4413      	add	r3, r2
 8009f88:	4299      	cmp	r1, r3
 8009f8a:	d11c      	bne.n	8009fc6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f8c:	69bb      	ldr	r3, [r7, #24]
 8009f8e:	3304      	adds	r3, #4
 8009f90:	4618      	mov	r0, r3
 8009f92:	f7fd ff97 	bl	8007ec4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009f96:	69bb      	ldr	r3, [r7, #24]
 8009f98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8009fd8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	429a      	cmp	r2, r3
 8009fa0:	d903      	bls.n	8009faa <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009fa2:	69bb      	ldr	r3, [r7, #24]
 8009fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fa6:	4a0c      	ldr	r2, [pc, #48]	@ (8009fd8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009fa8:	6013      	str	r3, [r2, #0]
 8009faa:	69bb      	ldr	r3, [r7, #24]
 8009fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fae:	4613      	mov	r3, r2
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	4413      	add	r3, r2
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	4a07      	ldr	r2, [pc, #28]	@ (8009fd4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009fb8:	441a      	add	r2, r3
 8009fba:	69bb      	ldr	r3, [r7, #24]
 8009fbc:	3304      	adds	r3, #4
 8009fbe:	4619      	mov	r1, r3
 8009fc0:	4610      	mov	r0, r2
 8009fc2:	f7fd ff22 	bl	8007e0a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009fc6:	bf00      	nop
 8009fc8:	3720      	adds	r7, #32
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}
 8009fce:	bf00      	nop
 8009fd0:	20000d40 	.word	0x20000d40
 8009fd4:	20000d44 	.word	0x20000d44
 8009fd8:	2000121c 	.word	0x2000121c

08009fdc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009fdc:	b480      	push	{r7}
 8009fde:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009fe0:	4b07      	ldr	r3, [pc, #28]	@ (800a000 <pvTaskIncrementMutexHeldCount+0x24>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d004      	beq.n	8009ff2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009fe8:	4b05      	ldr	r3, [pc, #20]	@ (800a000 <pvTaskIncrementMutexHeldCount+0x24>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009fee:	3201      	adds	r2, #1
 8009ff0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009ff2:	4b03      	ldr	r3, [pc, #12]	@ (800a000 <pvTaskIncrementMutexHeldCount+0x24>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
	}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffe:	4770      	bx	lr
 800a000:	20000d40 	.word	0x20000d40

0800a004 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a00e:	4b21      	ldr	r3, [pc, #132]	@ (800a094 <prvAddCurrentTaskToDelayedList+0x90>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a014:	4b20      	ldr	r3, [pc, #128]	@ (800a098 <prvAddCurrentTaskToDelayedList+0x94>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	3304      	adds	r3, #4
 800a01a:	4618      	mov	r0, r3
 800a01c:	f7fd ff52 	bl	8007ec4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a026:	d10a      	bne.n	800a03e <prvAddCurrentTaskToDelayedList+0x3a>
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d007      	beq.n	800a03e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a02e:	4b1a      	ldr	r3, [pc, #104]	@ (800a098 <prvAddCurrentTaskToDelayedList+0x94>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	3304      	adds	r3, #4
 800a034:	4619      	mov	r1, r3
 800a036:	4819      	ldr	r0, [pc, #100]	@ (800a09c <prvAddCurrentTaskToDelayedList+0x98>)
 800a038:	f7fd fee7 	bl	8007e0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a03c:	e026      	b.n	800a08c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a03e:	68fa      	ldr	r2, [r7, #12]
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	4413      	add	r3, r2
 800a044:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a046:	4b14      	ldr	r3, [pc, #80]	@ (800a098 <prvAddCurrentTaskToDelayedList+0x94>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	68ba      	ldr	r2, [r7, #8]
 800a04c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a04e:	68ba      	ldr	r2, [r7, #8]
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	429a      	cmp	r2, r3
 800a054:	d209      	bcs.n	800a06a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a056:	4b12      	ldr	r3, [pc, #72]	@ (800a0a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	4b0f      	ldr	r3, [pc, #60]	@ (800a098 <prvAddCurrentTaskToDelayedList+0x94>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	3304      	adds	r3, #4
 800a060:	4619      	mov	r1, r3
 800a062:	4610      	mov	r0, r2
 800a064:	f7fd fef5 	bl	8007e52 <vListInsert>
}
 800a068:	e010      	b.n	800a08c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a06a:	4b0e      	ldr	r3, [pc, #56]	@ (800a0a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a06c:	681a      	ldr	r2, [r3, #0]
 800a06e:	4b0a      	ldr	r3, [pc, #40]	@ (800a098 <prvAddCurrentTaskToDelayedList+0x94>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	3304      	adds	r3, #4
 800a074:	4619      	mov	r1, r3
 800a076:	4610      	mov	r0, r2
 800a078:	f7fd feeb 	bl	8007e52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a07c:	4b0a      	ldr	r3, [pc, #40]	@ (800a0a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	68ba      	ldr	r2, [r7, #8]
 800a082:	429a      	cmp	r2, r3
 800a084:	d202      	bcs.n	800a08c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a086:	4a08      	ldr	r2, [pc, #32]	@ (800a0a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	6013      	str	r3, [r2, #0]
}
 800a08c:	bf00      	nop
 800a08e:	3710      	adds	r7, #16
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}
 800a094:	20001218 	.word	0x20001218
 800a098:	20000d40 	.word	0x20000d40
 800a09c:	20001200 	.word	0x20001200
 800a0a0:	200011d0 	.word	0x200011d0
 800a0a4:	200011cc 	.word	0x200011cc
 800a0a8:	20001234 	.word	0x20001234

0800a0ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b08a      	sub	sp, #40	@ 0x28
 800a0b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a0b6:	f000 fb13 	bl	800a6e0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a0ba:	4b1d      	ldr	r3, [pc, #116]	@ (800a130 <xTimerCreateTimerTask+0x84>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d021      	beq.n	800a106 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a0ca:	1d3a      	adds	r2, r7, #4
 800a0cc:	f107 0108 	add.w	r1, r7, #8
 800a0d0:	f107 030c 	add.w	r3, r7, #12
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f7fd fcd3 	bl	8007a80 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a0da:	6879      	ldr	r1, [r7, #4]
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	68fa      	ldr	r2, [r7, #12]
 800a0e0:	9202      	str	r2, [sp, #8]
 800a0e2:	9301      	str	r3, [sp, #4]
 800a0e4:	2302      	movs	r3, #2
 800a0e6:	9300      	str	r3, [sp, #0]
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	460a      	mov	r2, r1
 800a0ec:	4911      	ldr	r1, [pc, #68]	@ (800a134 <xTimerCreateTimerTask+0x88>)
 800a0ee:	4812      	ldr	r0, [pc, #72]	@ (800a138 <xTimerCreateTimerTask+0x8c>)
 800a0f0:	f7fe ff3e 	bl	8008f70 <xTaskCreateStatic>
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	4a11      	ldr	r2, [pc, #68]	@ (800a13c <xTimerCreateTimerTask+0x90>)
 800a0f8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a0fa:	4b10      	ldr	r3, [pc, #64]	@ (800a13c <xTimerCreateTimerTask+0x90>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d001      	beq.n	800a106 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a102:	2301      	movs	r3, #1
 800a104:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d10b      	bne.n	800a124 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a10c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a110:	f383 8811 	msr	BASEPRI, r3
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	f3bf 8f4f 	dsb	sy
 800a11c:	613b      	str	r3, [r7, #16]
}
 800a11e:	bf00      	nop
 800a120:	bf00      	nop
 800a122:	e7fd      	b.n	800a120 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a124:	697b      	ldr	r3, [r7, #20]
}
 800a126:	4618      	mov	r0, r3
 800a128:	3718      	adds	r7, #24
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
 800a12e:	bf00      	nop
 800a130:	20001270 	.word	0x20001270
 800a134:	0800b280 	.word	0x0800b280
 800a138:	0800a279 	.word	0x0800a279
 800a13c:	20001274 	.word	0x20001274

0800a140 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a140:	b580      	push	{r7, lr}
 800a142:	b08a      	sub	sp, #40	@ 0x28
 800a144:	af00      	add	r7, sp, #0
 800a146:	60f8      	str	r0, [r7, #12]
 800a148:	60b9      	str	r1, [r7, #8]
 800a14a:	607a      	str	r2, [r7, #4]
 800a14c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a14e:	2300      	movs	r3, #0
 800a150:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d10b      	bne.n	800a170 <xTimerGenericCommand+0x30>
	__asm volatile
 800a158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15c:	f383 8811 	msr	BASEPRI, r3
 800a160:	f3bf 8f6f 	isb	sy
 800a164:	f3bf 8f4f 	dsb	sy
 800a168:	623b      	str	r3, [r7, #32]
}
 800a16a:	bf00      	nop
 800a16c:	bf00      	nop
 800a16e:	e7fd      	b.n	800a16c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a170:	4b19      	ldr	r3, [pc, #100]	@ (800a1d8 <xTimerGenericCommand+0x98>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d02a      	beq.n	800a1ce <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	2b05      	cmp	r3, #5
 800a188:	dc18      	bgt.n	800a1bc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a18a:	f7ff fdad 	bl	8009ce8 <xTaskGetSchedulerState>
 800a18e:	4603      	mov	r3, r0
 800a190:	2b02      	cmp	r3, #2
 800a192:	d109      	bne.n	800a1a8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a194:	4b10      	ldr	r3, [pc, #64]	@ (800a1d8 <xTimerGenericCommand+0x98>)
 800a196:	6818      	ldr	r0, [r3, #0]
 800a198:	f107 0110 	add.w	r1, r7, #16
 800a19c:	2300      	movs	r3, #0
 800a19e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1a0:	f7fe f86e 	bl	8008280 <xQueueGenericSend>
 800a1a4:	6278      	str	r0, [r7, #36]	@ 0x24
 800a1a6:	e012      	b.n	800a1ce <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a1a8:	4b0b      	ldr	r3, [pc, #44]	@ (800a1d8 <xTimerGenericCommand+0x98>)
 800a1aa:	6818      	ldr	r0, [r3, #0]
 800a1ac:	f107 0110 	add.w	r1, r7, #16
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	f7fe f864 	bl	8008280 <xQueueGenericSend>
 800a1b8:	6278      	str	r0, [r7, #36]	@ 0x24
 800a1ba:	e008      	b.n	800a1ce <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a1bc:	4b06      	ldr	r3, [pc, #24]	@ (800a1d8 <xTimerGenericCommand+0x98>)
 800a1be:	6818      	ldr	r0, [r3, #0]
 800a1c0:	f107 0110 	add.w	r1, r7, #16
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	683a      	ldr	r2, [r7, #0]
 800a1c8:	f7fe f95c 	bl	8008484 <xQueueGenericSendFromISR>
 800a1cc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3728      	adds	r7, #40	@ 0x28
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}
 800a1d8:	20001270 	.word	0x20001270

0800a1dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b088      	sub	sp, #32
 800a1e0:	af02      	add	r7, sp, #8
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1e6:	4b23      	ldr	r3, [pc, #140]	@ (800a274 <prvProcessExpiredTimer+0x98>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	68db      	ldr	r3, [r3, #12]
 800a1ec:	68db      	ldr	r3, [r3, #12]
 800a1ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	3304      	adds	r3, #4
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	f7fd fe65 	bl	8007ec4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a200:	f003 0304 	and.w	r3, r3, #4
 800a204:	2b00      	cmp	r3, #0
 800a206:	d023      	beq.n	800a250 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a208:	697b      	ldr	r3, [r7, #20]
 800a20a:	699a      	ldr	r2, [r3, #24]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	18d1      	adds	r1, r2, r3
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	683a      	ldr	r2, [r7, #0]
 800a214:	6978      	ldr	r0, [r7, #20]
 800a216:	f000 f8d5 	bl	800a3c4 <prvInsertTimerInActiveList>
 800a21a:	4603      	mov	r3, r0
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d020      	beq.n	800a262 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a220:	2300      	movs	r3, #0
 800a222:	9300      	str	r3, [sp, #0]
 800a224:	2300      	movs	r3, #0
 800a226:	687a      	ldr	r2, [r7, #4]
 800a228:	2100      	movs	r1, #0
 800a22a:	6978      	ldr	r0, [r7, #20]
 800a22c:	f7ff ff88 	bl	800a140 <xTimerGenericCommand>
 800a230:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d114      	bne.n	800a262 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a23c:	f383 8811 	msr	BASEPRI, r3
 800a240:	f3bf 8f6f 	isb	sy
 800a244:	f3bf 8f4f 	dsb	sy
 800a248:	60fb      	str	r3, [r7, #12]
}
 800a24a:	bf00      	nop
 800a24c:	bf00      	nop
 800a24e:	e7fd      	b.n	800a24c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a250:	697b      	ldr	r3, [r7, #20]
 800a252:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a256:	f023 0301 	bic.w	r3, r3, #1
 800a25a:	b2da      	uxtb	r2, r3
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	6a1b      	ldr	r3, [r3, #32]
 800a266:	6978      	ldr	r0, [r7, #20]
 800a268:	4798      	blx	r3
}
 800a26a:	bf00      	nop
 800a26c:	3718      	adds	r7, #24
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}
 800a272:	bf00      	nop
 800a274:	20001268 	.word	0x20001268

0800a278 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b084      	sub	sp, #16
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a280:	f107 0308 	add.w	r3, r7, #8
 800a284:	4618      	mov	r0, r3
 800a286:	f000 f859 	bl	800a33c <prvGetNextExpireTime>
 800a28a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	4619      	mov	r1, r3
 800a290:	68f8      	ldr	r0, [r7, #12]
 800a292:	f000 f805 	bl	800a2a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a296:	f000 f8d7 	bl	800a448 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a29a:	bf00      	nop
 800a29c:	e7f0      	b.n	800a280 <prvTimerTask+0x8>
	...

0800a2a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a2aa:	f7ff f8c5 	bl	8009438 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a2ae:	f107 0308 	add.w	r3, r7, #8
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f000 f866 	bl	800a384 <prvSampleTimeNow>
 800a2b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d130      	bne.n	800a322 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d10a      	bne.n	800a2dc <prvProcessTimerOrBlockTask+0x3c>
 800a2c6:	687a      	ldr	r2, [r7, #4]
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d806      	bhi.n	800a2dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a2ce:	f7ff f8c1 	bl	8009454 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a2d2:	68f9      	ldr	r1, [r7, #12]
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f7ff ff81 	bl	800a1dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a2da:	e024      	b.n	800a326 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d008      	beq.n	800a2f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a2e2:	4b13      	ldr	r3, [pc, #76]	@ (800a330 <prvProcessTimerOrBlockTask+0x90>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d101      	bne.n	800a2f0 <prvProcessTimerOrBlockTask+0x50>
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e000      	b.n	800a2f2 <prvProcessTimerOrBlockTask+0x52>
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a2f4:	4b0f      	ldr	r3, [pc, #60]	@ (800a334 <prvProcessTimerOrBlockTask+0x94>)
 800a2f6:	6818      	ldr	r0, [r3, #0]
 800a2f8:	687a      	ldr	r2, [r7, #4]
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	1ad3      	subs	r3, r2, r3
 800a2fe:	683a      	ldr	r2, [r7, #0]
 800a300:	4619      	mov	r1, r3
 800a302:	f7fe fe01 	bl	8008f08 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a306:	f7ff f8a5 	bl	8009454 <xTaskResumeAll>
 800a30a:	4603      	mov	r3, r0
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d10a      	bne.n	800a326 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a310:	4b09      	ldr	r3, [pc, #36]	@ (800a338 <prvProcessTimerOrBlockTask+0x98>)
 800a312:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a316:	601a      	str	r2, [r3, #0]
 800a318:	f3bf 8f4f 	dsb	sy
 800a31c:	f3bf 8f6f 	isb	sy
}
 800a320:	e001      	b.n	800a326 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a322:	f7ff f897 	bl	8009454 <xTaskResumeAll>
}
 800a326:	bf00      	nop
 800a328:	3710      	adds	r7, #16
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}
 800a32e:	bf00      	nop
 800a330:	2000126c 	.word	0x2000126c
 800a334:	20001270 	.word	0x20001270
 800a338:	e000ed04 	.word	0xe000ed04

0800a33c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a33c:	b480      	push	{r7}
 800a33e:	b085      	sub	sp, #20
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a344:	4b0e      	ldr	r3, [pc, #56]	@ (800a380 <prvGetNextExpireTime+0x44>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d101      	bne.n	800a352 <prvGetNextExpireTime+0x16>
 800a34e:	2201      	movs	r2, #1
 800a350:	e000      	b.n	800a354 <prvGetNextExpireTime+0x18>
 800a352:	2200      	movs	r2, #0
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d105      	bne.n	800a36c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a360:	4b07      	ldr	r3, [pc, #28]	@ (800a380 <prvGetNextExpireTime+0x44>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	68db      	ldr	r3, [r3, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	60fb      	str	r3, [r7, #12]
 800a36a:	e001      	b.n	800a370 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a36c:	2300      	movs	r3, #0
 800a36e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a370:	68fb      	ldr	r3, [r7, #12]
}
 800a372:	4618      	mov	r0, r3
 800a374:	3714      	adds	r7, #20
 800a376:	46bd      	mov	sp, r7
 800a378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37c:	4770      	bx	lr
 800a37e:	bf00      	nop
 800a380:	20001268 	.word	0x20001268

0800a384 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b084      	sub	sp, #16
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a38c:	f7ff f900 	bl	8009590 <xTaskGetTickCount>
 800a390:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a392:	4b0b      	ldr	r3, [pc, #44]	@ (800a3c0 <prvSampleTimeNow+0x3c>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	68fa      	ldr	r2, [r7, #12]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d205      	bcs.n	800a3a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a39c:	f000 f93a 	bl	800a614 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	601a      	str	r2, [r3, #0]
 800a3a6:	e002      	b.n	800a3ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a3ae:	4a04      	ldr	r2, [pc, #16]	@ (800a3c0 <prvSampleTimeNow+0x3c>)
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
}
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	3710      	adds	r7, #16
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}
 800a3be:	bf00      	nop
 800a3c0:	20001278 	.word	0x20001278

0800a3c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b086      	sub	sp, #24
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	60f8      	str	r0, [r7, #12]
 800a3cc:	60b9      	str	r1, [r7, #8]
 800a3ce:	607a      	str	r2, [r7, #4]
 800a3d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	68ba      	ldr	r2, [r7, #8]
 800a3da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	68fa      	ldr	r2, [r7, #12]
 800a3e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a3e2:	68ba      	ldr	r2, [r7, #8]
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	429a      	cmp	r2, r3
 800a3e8:	d812      	bhi.n	800a410 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	1ad2      	subs	r2, r2, r3
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	699b      	ldr	r3, [r3, #24]
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d302      	bcc.n	800a3fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	617b      	str	r3, [r7, #20]
 800a3fc:	e01b      	b.n	800a436 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a3fe:	4b10      	ldr	r3, [pc, #64]	@ (800a440 <prvInsertTimerInActiveList+0x7c>)
 800a400:	681a      	ldr	r2, [r3, #0]
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	3304      	adds	r3, #4
 800a406:	4619      	mov	r1, r3
 800a408:	4610      	mov	r0, r2
 800a40a:	f7fd fd22 	bl	8007e52 <vListInsert>
 800a40e:	e012      	b.n	800a436 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a410:	687a      	ldr	r2, [r7, #4]
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	429a      	cmp	r2, r3
 800a416:	d206      	bcs.n	800a426 <prvInsertTimerInActiveList+0x62>
 800a418:	68ba      	ldr	r2, [r7, #8]
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	429a      	cmp	r2, r3
 800a41e:	d302      	bcc.n	800a426 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a420:	2301      	movs	r3, #1
 800a422:	617b      	str	r3, [r7, #20]
 800a424:	e007      	b.n	800a436 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a426:	4b07      	ldr	r3, [pc, #28]	@ (800a444 <prvInsertTimerInActiveList+0x80>)
 800a428:	681a      	ldr	r2, [r3, #0]
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	3304      	adds	r3, #4
 800a42e:	4619      	mov	r1, r3
 800a430:	4610      	mov	r0, r2
 800a432:	f7fd fd0e 	bl	8007e52 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a436:	697b      	ldr	r3, [r7, #20]
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3718      	adds	r7, #24
 800a43c:	46bd      	mov	sp, r7
 800a43e:	bd80      	pop	{r7, pc}
 800a440:	2000126c 	.word	0x2000126c
 800a444:	20001268 	.word	0x20001268

0800a448 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b08e      	sub	sp, #56	@ 0x38
 800a44c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a44e:	e0ce      	b.n	800a5ee <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2b00      	cmp	r3, #0
 800a454:	da19      	bge.n	800a48a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a456:	1d3b      	adds	r3, r7, #4
 800a458:	3304      	adds	r3, #4
 800a45a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a45c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d10b      	bne.n	800a47a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a466:	f383 8811 	msr	BASEPRI, r3
 800a46a:	f3bf 8f6f 	isb	sy
 800a46e:	f3bf 8f4f 	dsb	sy
 800a472:	61fb      	str	r3, [r7, #28]
}
 800a474:	bf00      	nop
 800a476:	bf00      	nop
 800a478:	e7fd      	b.n	800a476 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a47a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a480:	6850      	ldr	r0, [r2, #4]
 800a482:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a484:	6892      	ldr	r2, [r2, #8]
 800a486:	4611      	mov	r1, r2
 800a488:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f2c0 80ae 	blt.w	800a5ee <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a498:	695b      	ldr	r3, [r3, #20]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d004      	beq.n	800a4a8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a49e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4a0:	3304      	adds	r3, #4
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	f7fd fd0e 	bl	8007ec4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a4a8:	463b      	mov	r3, r7
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f7ff ff6a 	bl	800a384 <prvSampleTimeNow>
 800a4b0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2b09      	cmp	r3, #9
 800a4b6:	f200 8097 	bhi.w	800a5e8 <prvProcessReceivedCommands+0x1a0>
 800a4ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a4c0 <prvProcessReceivedCommands+0x78>)
 800a4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4c0:	0800a4e9 	.word	0x0800a4e9
 800a4c4:	0800a4e9 	.word	0x0800a4e9
 800a4c8:	0800a4e9 	.word	0x0800a4e9
 800a4cc:	0800a55f 	.word	0x0800a55f
 800a4d0:	0800a573 	.word	0x0800a573
 800a4d4:	0800a5bf 	.word	0x0800a5bf
 800a4d8:	0800a4e9 	.word	0x0800a4e9
 800a4dc:	0800a4e9 	.word	0x0800a4e9
 800a4e0:	0800a55f 	.word	0x0800a55f
 800a4e4:	0800a573 	.word	0x0800a573
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a4e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a4ee:	f043 0301 	orr.w	r3, r3, #1
 800a4f2:	b2da      	uxtb	r2, r3
 800a4f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a4fa:	68ba      	ldr	r2, [r7, #8]
 800a4fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4fe:	699b      	ldr	r3, [r3, #24]
 800a500:	18d1      	adds	r1, r2, r3
 800a502:	68bb      	ldr	r3, [r7, #8]
 800a504:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a506:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a508:	f7ff ff5c 	bl	800a3c4 <prvInsertTimerInActiveList>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d06c      	beq.n	800a5ec <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a514:	6a1b      	ldr	r3, [r3, #32]
 800a516:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a518:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a51a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a51c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a520:	f003 0304 	and.w	r3, r3, #4
 800a524:	2b00      	cmp	r3, #0
 800a526:	d061      	beq.n	800a5ec <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a528:	68ba      	ldr	r2, [r7, #8]
 800a52a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a52c:	699b      	ldr	r3, [r3, #24]
 800a52e:	441a      	add	r2, r3
 800a530:	2300      	movs	r3, #0
 800a532:	9300      	str	r3, [sp, #0]
 800a534:	2300      	movs	r3, #0
 800a536:	2100      	movs	r1, #0
 800a538:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a53a:	f7ff fe01 	bl	800a140 <xTimerGenericCommand>
 800a53e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a540:	6a3b      	ldr	r3, [r7, #32]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d152      	bne.n	800a5ec <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a54a:	f383 8811 	msr	BASEPRI, r3
 800a54e:	f3bf 8f6f 	isb	sy
 800a552:	f3bf 8f4f 	dsb	sy
 800a556:	61bb      	str	r3, [r7, #24]
}
 800a558:	bf00      	nop
 800a55a:	bf00      	nop
 800a55c:	e7fd      	b.n	800a55a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a55e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a560:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a564:	f023 0301 	bic.w	r3, r3, #1
 800a568:	b2da      	uxtb	r2, r3
 800a56a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a56c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a570:	e03d      	b.n	800a5ee <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a574:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a578:	f043 0301 	orr.w	r3, r3, #1
 800a57c:	b2da      	uxtb	r2, r3
 800a57e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a580:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a584:	68ba      	ldr	r2, [r7, #8]
 800a586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a588:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a58a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a58c:	699b      	ldr	r3, [r3, #24]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d10b      	bne.n	800a5aa <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a596:	f383 8811 	msr	BASEPRI, r3
 800a59a:	f3bf 8f6f 	isb	sy
 800a59e:	f3bf 8f4f 	dsb	sy
 800a5a2:	617b      	str	r3, [r7, #20]
}
 800a5a4:	bf00      	nop
 800a5a6:	bf00      	nop
 800a5a8:	e7fd      	b.n	800a5a6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a5aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ac:	699a      	ldr	r2, [r3, #24]
 800a5ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5b0:	18d1      	adds	r1, r2, r3
 800a5b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a5b8:	f7ff ff04 	bl	800a3c4 <prvInsertTimerInActiveList>
					break;
 800a5bc:	e017      	b.n	800a5ee <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a5be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5c4:	f003 0302 	and.w	r3, r3, #2
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d103      	bne.n	800a5d4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a5cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a5ce:	f000 fc0b 	bl	800ade8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a5d2:	e00c      	b.n	800a5ee <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a5d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5da:	f023 0301 	bic.w	r3, r3, #1
 800a5de:	b2da      	uxtb	r2, r3
 800a5e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a5e6:	e002      	b.n	800a5ee <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a5e8:	bf00      	nop
 800a5ea:	e000      	b.n	800a5ee <prvProcessReceivedCommands+0x1a6>
					break;
 800a5ec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a5ee:	4b08      	ldr	r3, [pc, #32]	@ (800a610 <prvProcessReceivedCommands+0x1c8>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	1d39      	adds	r1, r7, #4
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	f7fe f872 	bl	80086e0 <xQueueReceive>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	f47f af26 	bne.w	800a450 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a604:	bf00      	nop
 800a606:	bf00      	nop
 800a608:	3730      	adds	r7, #48	@ 0x30
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	20001270 	.word	0x20001270

0800a614 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b088      	sub	sp, #32
 800a618:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a61a:	e049      	b.n	800a6b0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a61c:	4b2e      	ldr	r3, [pc, #184]	@ (800a6d8 <prvSwitchTimerLists+0xc4>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a626:	4b2c      	ldr	r3, [pc, #176]	@ (800a6d8 <prvSwitchTimerLists+0xc4>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	68db      	ldr	r3, [r3, #12]
 800a62c:	68db      	ldr	r3, [r3, #12]
 800a62e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	3304      	adds	r3, #4
 800a634:	4618      	mov	r0, r3
 800a636:	f7fd fc45 	bl	8007ec4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	6a1b      	ldr	r3, [r3, #32]
 800a63e:	68f8      	ldr	r0, [r7, #12]
 800a640:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a648:	f003 0304 	and.w	r3, r3, #4
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d02f      	beq.n	800a6b0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	699b      	ldr	r3, [r3, #24]
 800a654:	693a      	ldr	r2, [r7, #16]
 800a656:	4413      	add	r3, r2
 800a658:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a65a:	68ba      	ldr	r2, [r7, #8]
 800a65c:	693b      	ldr	r3, [r7, #16]
 800a65e:	429a      	cmp	r2, r3
 800a660:	d90e      	bls.n	800a680 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	68ba      	ldr	r2, [r7, #8]
 800a666:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	68fa      	ldr	r2, [r7, #12]
 800a66c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a66e:	4b1a      	ldr	r3, [pc, #104]	@ (800a6d8 <prvSwitchTimerLists+0xc4>)
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	3304      	adds	r3, #4
 800a676:	4619      	mov	r1, r3
 800a678:	4610      	mov	r0, r2
 800a67a:	f7fd fbea 	bl	8007e52 <vListInsert>
 800a67e:	e017      	b.n	800a6b0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a680:	2300      	movs	r3, #0
 800a682:	9300      	str	r3, [sp, #0]
 800a684:	2300      	movs	r3, #0
 800a686:	693a      	ldr	r2, [r7, #16]
 800a688:	2100      	movs	r1, #0
 800a68a:	68f8      	ldr	r0, [r7, #12]
 800a68c:	f7ff fd58 	bl	800a140 <xTimerGenericCommand>
 800a690:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d10b      	bne.n	800a6b0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a69c:	f383 8811 	msr	BASEPRI, r3
 800a6a0:	f3bf 8f6f 	isb	sy
 800a6a4:	f3bf 8f4f 	dsb	sy
 800a6a8:	603b      	str	r3, [r7, #0]
}
 800a6aa:	bf00      	nop
 800a6ac:	bf00      	nop
 800a6ae:	e7fd      	b.n	800a6ac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a6b0:	4b09      	ldr	r3, [pc, #36]	@ (800a6d8 <prvSwitchTimerLists+0xc4>)
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d1b0      	bne.n	800a61c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a6ba:	4b07      	ldr	r3, [pc, #28]	@ (800a6d8 <prvSwitchTimerLists+0xc4>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a6c0:	4b06      	ldr	r3, [pc, #24]	@ (800a6dc <prvSwitchTimerLists+0xc8>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	4a04      	ldr	r2, [pc, #16]	@ (800a6d8 <prvSwitchTimerLists+0xc4>)
 800a6c6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a6c8:	4a04      	ldr	r2, [pc, #16]	@ (800a6dc <prvSwitchTimerLists+0xc8>)
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	6013      	str	r3, [r2, #0]
}
 800a6ce:	bf00      	nop
 800a6d0:	3718      	adds	r7, #24
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}
 800a6d6:	bf00      	nop
 800a6d8:	20001268 	.word	0x20001268
 800a6dc:	2000126c 	.word	0x2000126c

0800a6e0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b082      	sub	sp, #8
 800a6e4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a6e6:	f000 f98f 	bl	800aa08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a6ea:	4b15      	ldr	r3, [pc, #84]	@ (800a740 <prvCheckForValidListAndQueue+0x60>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d120      	bne.n	800a734 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a6f2:	4814      	ldr	r0, [pc, #80]	@ (800a744 <prvCheckForValidListAndQueue+0x64>)
 800a6f4:	f7fd fb5c 	bl	8007db0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a6f8:	4813      	ldr	r0, [pc, #76]	@ (800a748 <prvCheckForValidListAndQueue+0x68>)
 800a6fa:	f7fd fb59 	bl	8007db0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a6fe:	4b13      	ldr	r3, [pc, #76]	@ (800a74c <prvCheckForValidListAndQueue+0x6c>)
 800a700:	4a10      	ldr	r2, [pc, #64]	@ (800a744 <prvCheckForValidListAndQueue+0x64>)
 800a702:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a704:	4b12      	ldr	r3, [pc, #72]	@ (800a750 <prvCheckForValidListAndQueue+0x70>)
 800a706:	4a10      	ldr	r2, [pc, #64]	@ (800a748 <prvCheckForValidListAndQueue+0x68>)
 800a708:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a70a:	2300      	movs	r3, #0
 800a70c:	9300      	str	r3, [sp, #0]
 800a70e:	4b11      	ldr	r3, [pc, #68]	@ (800a754 <prvCheckForValidListAndQueue+0x74>)
 800a710:	4a11      	ldr	r2, [pc, #68]	@ (800a758 <prvCheckForValidListAndQueue+0x78>)
 800a712:	2110      	movs	r1, #16
 800a714:	200a      	movs	r0, #10
 800a716:	f7fd fc69 	bl	8007fec <xQueueGenericCreateStatic>
 800a71a:	4603      	mov	r3, r0
 800a71c:	4a08      	ldr	r2, [pc, #32]	@ (800a740 <prvCheckForValidListAndQueue+0x60>)
 800a71e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a720:	4b07      	ldr	r3, [pc, #28]	@ (800a740 <prvCheckForValidListAndQueue+0x60>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d005      	beq.n	800a734 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a728:	4b05      	ldr	r3, [pc, #20]	@ (800a740 <prvCheckForValidListAndQueue+0x60>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	490b      	ldr	r1, [pc, #44]	@ (800a75c <prvCheckForValidListAndQueue+0x7c>)
 800a72e:	4618      	mov	r0, r3
 800a730:	f7fe fb96 	bl	8008e60 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a734:	f000 f99a 	bl	800aa6c <vPortExitCritical>
}
 800a738:	bf00      	nop
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}
 800a73e:	bf00      	nop
 800a740:	20001270 	.word	0x20001270
 800a744:	20001240 	.word	0x20001240
 800a748:	20001254 	.word	0x20001254
 800a74c:	20001268 	.word	0x20001268
 800a750:	2000126c 	.word	0x2000126c
 800a754:	2000131c 	.word	0x2000131c
 800a758:	2000127c 	.word	0x2000127c
 800a75c:	0800b288 	.word	0x0800b288

0800a760 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a760:	b580      	push	{r7, lr}
 800a762:	b08a      	sub	sp, #40	@ 0x28
 800a764:	af00      	add	r7, sp, #0
 800a766:	60f8      	str	r0, [r7, #12]
 800a768:	60b9      	str	r1, [r7, #8]
 800a76a:	607a      	str	r2, [r7, #4]
 800a76c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800a76e:	f06f 0301 	mvn.w	r3, #1
 800a772:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a780:	4b06      	ldr	r3, [pc, #24]	@ (800a79c <xTimerPendFunctionCallFromISR+0x3c>)
 800a782:	6818      	ldr	r0, [r3, #0]
 800a784:	f107 0114 	add.w	r1, r7, #20
 800a788:	2300      	movs	r3, #0
 800a78a:	683a      	ldr	r2, [r7, #0]
 800a78c:	f7fd fe7a 	bl	8008484 <xQueueGenericSendFromISR>
 800a790:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800a792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a794:	4618      	mov	r0, r3
 800a796:	3728      	adds	r7, #40	@ 0x28
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}
 800a79c:	20001270 	.word	0x20001270

0800a7a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b085      	sub	sp, #20
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	60f8      	str	r0, [r7, #12]
 800a7a8:	60b9      	str	r1, [r7, #8]
 800a7aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	3b04      	subs	r3, #4
 800a7b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a7b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	3b04      	subs	r3, #4
 800a7be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a7c0:	68bb      	ldr	r3, [r7, #8]
 800a7c2:	f023 0201 	bic.w	r2, r3, #1
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	3b04      	subs	r3, #4
 800a7ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a7d0:	4a0c      	ldr	r2, [pc, #48]	@ (800a804 <pxPortInitialiseStack+0x64>)
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	3b14      	subs	r3, #20
 800a7da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	3b04      	subs	r3, #4
 800a7e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f06f 0202 	mvn.w	r2, #2
 800a7ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	3b20      	subs	r3, #32
 800a7f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3714      	adds	r7, #20
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a802:	4770      	bx	lr
 800a804:	0800a809 	.word	0x0800a809

0800a808 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a808:	b480      	push	{r7}
 800a80a:	b085      	sub	sp, #20
 800a80c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a80e:	2300      	movs	r3, #0
 800a810:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a812:	4b13      	ldr	r3, [pc, #76]	@ (800a860 <prvTaskExitError+0x58>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a81a:	d00b      	beq.n	800a834 <prvTaskExitError+0x2c>
	__asm volatile
 800a81c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a820:	f383 8811 	msr	BASEPRI, r3
 800a824:	f3bf 8f6f 	isb	sy
 800a828:	f3bf 8f4f 	dsb	sy
 800a82c:	60fb      	str	r3, [r7, #12]
}
 800a82e:	bf00      	nop
 800a830:	bf00      	nop
 800a832:	e7fd      	b.n	800a830 <prvTaskExitError+0x28>
	__asm volatile
 800a834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a838:	f383 8811 	msr	BASEPRI, r3
 800a83c:	f3bf 8f6f 	isb	sy
 800a840:	f3bf 8f4f 	dsb	sy
 800a844:	60bb      	str	r3, [r7, #8]
}
 800a846:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a848:	bf00      	nop
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d0fc      	beq.n	800a84a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a850:	bf00      	nop
 800a852:	bf00      	nop
 800a854:	3714      	adds	r7, #20
 800a856:	46bd      	mov	sp, r7
 800a858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85c:	4770      	bx	lr
 800a85e:	bf00      	nop
 800a860:	20000020 	.word	0x20000020
	...

0800a870 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a870:	4b07      	ldr	r3, [pc, #28]	@ (800a890 <pxCurrentTCBConst2>)
 800a872:	6819      	ldr	r1, [r3, #0]
 800a874:	6808      	ldr	r0, [r1, #0]
 800a876:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a87a:	f380 8809 	msr	PSP, r0
 800a87e:	f3bf 8f6f 	isb	sy
 800a882:	f04f 0000 	mov.w	r0, #0
 800a886:	f380 8811 	msr	BASEPRI, r0
 800a88a:	4770      	bx	lr
 800a88c:	f3af 8000 	nop.w

0800a890 <pxCurrentTCBConst2>:
 800a890:	20000d40 	.word	0x20000d40
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a894:	bf00      	nop
 800a896:	bf00      	nop

0800a898 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a898:	4808      	ldr	r0, [pc, #32]	@ (800a8bc <prvPortStartFirstTask+0x24>)
 800a89a:	6800      	ldr	r0, [r0, #0]
 800a89c:	6800      	ldr	r0, [r0, #0]
 800a89e:	f380 8808 	msr	MSP, r0
 800a8a2:	f04f 0000 	mov.w	r0, #0
 800a8a6:	f380 8814 	msr	CONTROL, r0
 800a8aa:	b662      	cpsie	i
 800a8ac:	b661      	cpsie	f
 800a8ae:	f3bf 8f4f 	dsb	sy
 800a8b2:	f3bf 8f6f 	isb	sy
 800a8b6:	df00      	svc	0
 800a8b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a8ba:	bf00      	nop
 800a8bc:	e000ed08 	.word	0xe000ed08

0800a8c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b086      	sub	sp, #24
 800a8c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a8c6:	4b47      	ldr	r3, [pc, #284]	@ (800a9e4 <xPortStartScheduler+0x124>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	4a47      	ldr	r2, [pc, #284]	@ (800a9e8 <xPortStartScheduler+0x128>)
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	d10b      	bne.n	800a8e8 <xPortStartScheduler+0x28>
	__asm volatile
 800a8d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8d4:	f383 8811 	msr	BASEPRI, r3
 800a8d8:	f3bf 8f6f 	isb	sy
 800a8dc:	f3bf 8f4f 	dsb	sy
 800a8e0:	60fb      	str	r3, [r7, #12]
}
 800a8e2:	bf00      	nop
 800a8e4:	bf00      	nop
 800a8e6:	e7fd      	b.n	800a8e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a8e8:	4b3e      	ldr	r3, [pc, #248]	@ (800a9e4 <xPortStartScheduler+0x124>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	4a3f      	ldr	r2, [pc, #252]	@ (800a9ec <xPortStartScheduler+0x12c>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d10b      	bne.n	800a90a <xPortStartScheduler+0x4a>
	__asm volatile
 800a8f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8f6:	f383 8811 	msr	BASEPRI, r3
 800a8fa:	f3bf 8f6f 	isb	sy
 800a8fe:	f3bf 8f4f 	dsb	sy
 800a902:	613b      	str	r3, [r7, #16]
}
 800a904:	bf00      	nop
 800a906:	bf00      	nop
 800a908:	e7fd      	b.n	800a906 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a90a:	4b39      	ldr	r3, [pc, #228]	@ (800a9f0 <xPortStartScheduler+0x130>)
 800a90c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	b2db      	uxtb	r3, r3
 800a914:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a916:	697b      	ldr	r3, [r7, #20]
 800a918:	22ff      	movs	r2, #255	@ 0xff
 800a91a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	781b      	ldrb	r3, [r3, #0]
 800a920:	b2db      	uxtb	r3, r3
 800a922:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a924:	78fb      	ldrb	r3, [r7, #3]
 800a926:	b2db      	uxtb	r3, r3
 800a928:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a92c:	b2da      	uxtb	r2, r3
 800a92e:	4b31      	ldr	r3, [pc, #196]	@ (800a9f4 <xPortStartScheduler+0x134>)
 800a930:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a932:	4b31      	ldr	r3, [pc, #196]	@ (800a9f8 <xPortStartScheduler+0x138>)
 800a934:	2207      	movs	r2, #7
 800a936:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a938:	e009      	b.n	800a94e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a93a:	4b2f      	ldr	r3, [pc, #188]	@ (800a9f8 <xPortStartScheduler+0x138>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	3b01      	subs	r3, #1
 800a940:	4a2d      	ldr	r2, [pc, #180]	@ (800a9f8 <xPortStartScheduler+0x138>)
 800a942:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a944:	78fb      	ldrb	r3, [r7, #3]
 800a946:	b2db      	uxtb	r3, r3
 800a948:	005b      	lsls	r3, r3, #1
 800a94a:	b2db      	uxtb	r3, r3
 800a94c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a94e:	78fb      	ldrb	r3, [r7, #3]
 800a950:	b2db      	uxtb	r3, r3
 800a952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a956:	2b80      	cmp	r3, #128	@ 0x80
 800a958:	d0ef      	beq.n	800a93a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a95a:	4b27      	ldr	r3, [pc, #156]	@ (800a9f8 <xPortStartScheduler+0x138>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f1c3 0307 	rsb	r3, r3, #7
 800a962:	2b04      	cmp	r3, #4
 800a964:	d00b      	beq.n	800a97e <xPortStartScheduler+0xbe>
	__asm volatile
 800a966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a96a:	f383 8811 	msr	BASEPRI, r3
 800a96e:	f3bf 8f6f 	isb	sy
 800a972:	f3bf 8f4f 	dsb	sy
 800a976:	60bb      	str	r3, [r7, #8]
}
 800a978:	bf00      	nop
 800a97a:	bf00      	nop
 800a97c:	e7fd      	b.n	800a97a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a97e:	4b1e      	ldr	r3, [pc, #120]	@ (800a9f8 <xPortStartScheduler+0x138>)
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	021b      	lsls	r3, r3, #8
 800a984:	4a1c      	ldr	r2, [pc, #112]	@ (800a9f8 <xPortStartScheduler+0x138>)
 800a986:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a988:	4b1b      	ldr	r3, [pc, #108]	@ (800a9f8 <xPortStartScheduler+0x138>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a990:	4a19      	ldr	r2, [pc, #100]	@ (800a9f8 <xPortStartScheduler+0x138>)
 800a992:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	b2da      	uxtb	r2, r3
 800a998:	697b      	ldr	r3, [r7, #20]
 800a99a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a99c:	4b17      	ldr	r3, [pc, #92]	@ (800a9fc <xPortStartScheduler+0x13c>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4a16      	ldr	r2, [pc, #88]	@ (800a9fc <xPortStartScheduler+0x13c>)
 800a9a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a9a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a9a8:	4b14      	ldr	r3, [pc, #80]	@ (800a9fc <xPortStartScheduler+0x13c>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	4a13      	ldr	r2, [pc, #76]	@ (800a9fc <xPortStartScheduler+0x13c>)
 800a9ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a9b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a9b4:	f000 f8da 	bl	800ab6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a9b8:	4b11      	ldr	r3, [pc, #68]	@ (800aa00 <xPortStartScheduler+0x140>)
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a9be:	f000 f8f9 	bl	800abb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a9c2:	4b10      	ldr	r3, [pc, #64]	@ (800aa04 <xPortStartScheduler+0x144>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	4a0f      	ldr	r2, [pc, #60]	@ (800aa04 <xPortStartScheduler+0x144>)
 800a9c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a9cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a9ce:	f7ff ff63 	bl	800a898 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a9d2:	f7fe fea7 	bl	8009724 <vTaskSwitchContext>
	prvTaskExitError();
 800a9d6:	f7ff ff17 	bl	800a808 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a9da:	2300      	movs	r3, #0
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3718      	adds	r7, #24
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}
 800a9e4:	e000ed00 	.word	0xe000ed00
 800a9e8:	410fc271 	.word	0x410fc271
 800a9ec:	410fc270 	.word	0x410fc270
 800a9f0:	e000e400 	.word	0xe000e400
 800a9f4:	2000136c 	.word	0x2000136c
 800a9f8:	20001370 	.word	0x20001370
 800a9fc:	e000ed20 	.word	0xe000ed20
 800aa00:	20000020 	.word	0x20000020
 800aa04:	e000ef34 	.word	0xe000ef34

0800aa08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800aa08:	b480      	push	{r7}
 800aa0a:	b083      	sub	sp, #12
 800aa0c:	af00      	add	r7, sp, #0
	__asm volatile
 800aa0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa12:	f383 8811 	msr	BASEPRI, r3
 800aa16:	f3bf 8f6f 	isb	sy
 800aa1a:	f3bf 8f4f 	dsb	sy
 800aa1e:	607b      	str	r3, [r7, #4]
}
 800aa20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aa22:	4b10      	ldr	r3, [pc, #64]	@ (800aa64 <vPortEnterCritical+0x5c>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	3301      	adds	r3, #1
 800aa28:	4a0e      	ldr	r2, [pc, #56]	@ (800aa64 <vPortEnterCritical+0x5c>)
 800aa2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800aa2c:	4b0d      	ldr	r3, [pc, #52]	@ (800aa64 <vPortEnterCritical+0x5c>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	2b01      	cmp	r3, #1
 800aa32:	d110      	bne.n	800aa56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aa34:	4b0c      	ldr	r3, [pc, #48]	@ (800aa68 <vPortEnterCritical+0x60>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	b2db      	uxtb	r3, r3
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d00b      	beq.n	800aa56 <vPortEnterCritical+0x4e>
	__asm volatile
 800aa3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa42:	f383 8811 	msr	BASEPRI, r3
 800aa46:	f3bf 8f6f 	isb	sy
 800aa4a:	f3bf 8f4f 	dsb	sy
 800aa4e:	603b      	str	r3, [r7, #0]
}
 800aa50:	bf00      	nop
 800aa52:	bf00      	nop
 800aa54:	e7fd      	b.n	800aa52 <vPortEnterCritical+0x4a>
	}
}
 800aa56:	bf00      	nop
 800aa58:	370c      	adds	r7, #12
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa60:	4770      	bx	lr
 800aa62:	bf00      	nop
 800aa64:	20000020 	.word	0x20000020
 800aa68:	e000ed04 	.word	0xe000ed04

0800aa6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b083      	sub	sp, #12
 800aa70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aa72:	4b12      	ldr	r3, [pc, #72]	@ (800aabc <vPortExitCritical+0x50>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d10b      	bne.n	800aa92 <vPortExitCritical+0x26>
	__asm volatile
 800aa7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa7e:	f383 8811 	msr	BASEPRI, r3
 800aa82:	f3bf 8f6f 	isb	sy
 800aa86:	f3bf 8f4f 	dsb	sy
 800aa8a:	607b      	str	r3, [r7, #4]
}
 800aa8c:	bf00      	nop
 800aa8e:	bf00      	nop
 800aa90:	e7fd      	b.n	800aa8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aa92:	4b0a      	ldr	r3, [pc, #40]	@ (800aabc <vPortExitCritical+0x50>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	3b01      	subs	r3, #1
 800aa98:	4a08      	ldr	r2, [pc, #32]	@ (800aabc <vPortExitCritical+0x50>)
 800aa9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aa9c:	4b07      	ldr	r3, [pc, #28]	@ (800aabc <vPortExitCritical+0x50>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d105      	bne.n	800aab0 <vPortExitCritical+0x44>
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	f383 8811 	msr	BASEPRI, r3
}
 800aaae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800aab0:	bf00      	nop
 800aab2:	370c      	adds	r7, #12
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr
 800aabc:	20000020 	.word	0x20000020

0800aac0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aac0:	f3ef 8009 	mrs	r0, PSP
 800aac4:	f3bf 8f6f 	isb	sy
 800aac8:	4b15      	ldr	r3, [pc, #84]	@ (800ab20 <pxCurrentTCBConst>)
 800aaca:	681a      	ldr	r2, [r3, #0]
 800aacc:	f01e 0f10 	tst.w	lr, #16
 800aad0:	bf08      	it	eq
 800aad2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aad6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aada:	6010      	str	r0, [r2, #0]
 800aadc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aae0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800aae4:	f380 8811 	msr	BASEPRI, r0
 800aae8:	f3bf 8f4f 	dsb	sy
 800aaec:	f3bf 8f6f 	isb	sy
 800aaf0:	f7fe fe18 	bl	8009724 <vTaskSwitchContext>
 800aaf4:	f04f 0000 	mov.w	r0, #0
 800aaf8:	f380 8811 	msr	BASEPRI, r0
 800aafc:	bc09      	pop	{r0, r3}
 800aafe:	6819      	ldr	r1, [r3, #0]
 800ab00:	6808      	ldr	r0, [r1, #0]
 800ab02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab06:	f01e 0f10 	tst.w	lr, #16
 800ab0a:	bf08      	it	eq
 800ab0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ab10:	f380 8809 	msr	PSP, r0
 800ab14:	f3bf 8f6f 	isb	sy
 800ab18:	4770      	bx	lr
 800ab1a:	bf00      	nop
 800ab1c:	f3af 8000 	nop.w

0800ab20 <pxCurrentTCBConst>:
 800ab20:	20000d40 	.word	0x20000d40
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ab24:	bf00      	nop
 800ab26:	bf00      	nop

0800ab28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b082      	sub	sp, #8
 800ab2c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab32:	f383 8811 	msr	BASEPRI, r3
 800ab36:	f3bf 8f6f 	isb	sy
 800ab3a:	f3bf 8f4f 	dsb	sy
 800ab3e:	607b      	str	r3, [r7, #4]
}
 800ab40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ab42:	f7fe fd35 	bl	80095b0 <xTaskIncrementTick>
 800ab46:	4603      	mov	r3, r0
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d003      	beq.n	800ab54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ab4c:	4b06      	ldr	r3, [pc, #24]	@ (800ab68 <xPortSysTickHandler+0x40>)
 800ab4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab52:	601a      	str	r2, [r3, #0]
 800ab54:	2300      	movs	r3, #0
 800ab56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	f383 8811 	msr	BASEPRI, r3
}
 800ab5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ab60:	bf00      	nop
 800ab62:	3708      	adds	r7, #8
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}
 800ab68:	e000ed04 	.word	0xe000ed04

0800ab6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ab70:	4b0b      	ldr	r3, [pc, #44]	@ (800aba0 <vPortSetupTimerInterrupt+0x34>)
 800ab72:	2200      	movs	r2, #0
 800ab74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ab76:	4b0b      	ldr	r3, [pc, #44]	@ (800aba4 <vPortSetupTimerInterrupt+0x38>)
 800ab78:	2200      	movs	r2, #0
 800ab7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ab7c:	4b0a      	ldr	r3, [pc, #40]	@ (800aba8 <vPortSetupTimerInterrupt+0x3c>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	4a0a      	ldr	r2, [pc, #40]	@ (800abac <vPortSetupTimerInterrupt+0x40>)
 800ab82:	fba2 2303 	umull	r2, r3, r2, r3
 800ab86:	099b      	lsrs	r3, r3, #6
 800ab88:	4a09      	ldr	r2, [pc, #36]	@ (800abb0 <vPortSetupTimerInterrupt+0x44>)
 800ab8a:	3b01      	subs	r3, #1
 800ab8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ab8e:	4b04      	ldr	r3, [pc, #16]	@ (800aba0 <vPortSetupTimerInterrupt+0x34>)
 800ab90:	2207      	movs	r2, #7
 800ab92:	601a      	str	r2, [r3, #0]
}
 800ab94:	bf00      	nop
 800ab96:	46bd      	mov	sp, r7
 800ab98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9c:	4770      	bx	lr
 800ab9e:	bf00      	nop
 800aba0:	e000e010 	.word	0xe000e010
 800aba4:	e000e018 	.word	0xe000e018
 800aba8:	20000014 	.word	0x20000014
 800abac:	10624dd3 	.word	0x10624dd3
 800abb0:	e000e014 	.word	0xe000e014

0800abb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800abb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800abc4 <vPortEnableVFP+0x10>
 800abb8:	6801      	ldr	r1, [r0, #0]
 800abba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800abbe:	6001      	str	r1, [r0, #0]
 800abc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800abc2:	bf00      	nop
 800abc4:	e000ed88 	.word	0xe000ed88

0800abc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800abc8:	b480      	push	{r7}
 800abca:	b085      	sub	sp, #20
 800abcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800abce:	f3ef 8305 	mrs	r3, IPSR
 800abd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	2b0f      	cmp	r3, #15
 800abd8:	d915      	bls.n	800ac06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800abda:	4a18      	ldr	r2, [pc, #96]	@ (800ac3c <vPortValidateInterruptPriority+0x74>)
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	4413      	add	r3, r2
 800abe0:	781b      	ldrb	r3, [r3, #0]
 800abe2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800abe4:	4b16      	ldr	r3, [pc, #88]	@ (800ac40 <vPortValidateInterruptPriority+0x78>)
 800abe6:	781b      	ldrb	r3, [r3, #0]
 800abe8:	7afa      	ldrb	r2, [r7, #11]
 800abea:	429a      	cmp	r2, r3
 800abec:	d20b      	bcs.n	800ac06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800abee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abf2:	f383 8811 	msr	BASEPRI, r3
 800abf6:	f3bf 8f6f 	isb	sy
 800abfa:	f3bf 8f4f 	dsb	sy
 800abfe:	607b      	str	r3, [r7, #4]
}
 800ac00:	bf00      	nop
 800ac02:	bf00      	nop
 800ac04:	e7fd      	b.n	800ac02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ac06:	4b0f      	ldr	r3, [pc, #60]	@ (800ac44 <vPortValidateInterruptPriority+0x7c>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ac0e:	4b0e      	ldr	r3, [pc, #56]	@ (800ac48 <vPortValidateInterruptPriority+0x80>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d90b      	bls.n	800ac2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ac16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac1a:	f383 8811 	msr	BASEPRI, r3
 800ac1e:	f3bf 8f6f 	isb	sy
 800ac22:	f3bf 8f4f 	dsb	sy
 800ac26:	603b      	str	r3, [r7, #0]
}
 800ac28:	bf00      	nop
 800ac2a:	bf00      	nop
 800ac2c:	e7fd      	b.n	800ac2a <vPortValidateInterruptPriority+0x62>
	}
 800ac2e:	bf00      	nop
 800ac30:	3714      	adds	r7, #20
 800ac32:	46bd      	mov	sp, r7
 800ac34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac38:	4770      	bx	lr
 800ac3a:	bf00      	nop
 800ac3c:	e000e3f0 	.word	0xe000e3f0
 800ac40:	2000136c 	.word	0x2000136c
 800ac44:	e000ed0c 	.word	0xe000ed0c
 800ac48:	20001370 	.word	0x20001370

0800ac4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b08a      	sub	sp, #40	@ 0x28
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ac54:	2300      	movs	r3, #0
 800ac56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ac58:	f7fe fbee 	bl	8009438 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ac5c:	4b5c      	ldr	r3, [pc, #368]	@ (800add0 <pvPortMalloc+0x184>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d101      	bne.n	800ac68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ac64:	f000 f924 	bl	800aeb0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ac68:	4b5a      	ldr	r3, [pc, #360]	@ (800add4 <pvPortMalloc+0x188>)
 800ac6a:	681a      	ldr	r2, [r3, #0]
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	4013      	ands	r3, r2
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	f040 8095 	bne.w	800ada0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d01e      	beq.n	800acba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ac7c:	2208      	movs	r2, #8
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	4413      	add	r3, r2
 800ac82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f003 0307 	and.w	r3, r3, #7
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d015      	beq.n	800acba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	f023 0307 	bic.w	r3, r3, #7
 800ac94:	3308      	adds	r3, #8
 800ac96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f003 0307 	and.w	r3, r3, #7
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d00b      	beq.n	800acba <pvPortMalloc+0x6e>
	__asm volatile
 800aca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aca6:	f383 8811 	msr	BASEPRI, r3
 800acaa:	f3bf 8f6f 	isb	sy
 800acae:	f3bf 8f4f 	dsb	sy
 800acb2:	617b      	str	r3, [r7, #20]
}
 800acb4:	bf00      	nop
 800acb6:	bf00      	nop
 800acb8:	e7fd      	b.n	800acb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d06f      	beq.n	800ada0 <pvPortMalloc+0x154>
 800acc0:	4b45      	ldr	r3, [pc, #276]	@ (800add8 <pvPortMalloc+0x18c>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	687a      	ldr	r2, [r7, #4]
 800acc6:	429a      	cmp	r2, r3
 800acc8:	d86a      	bhi.n	800ada0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800acca:	4b44      	ldr	r3, [pc, #272]	@ (800addc <pvPortMalloc+0x190>)
 800accc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800acce:	4b43      	ldr	r3, [pc, #268]	@ (800addc <pvPortMalloc+0x190>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800acd4:	e004      	b.n	800ace0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800acd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800acda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ace0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d903      	bls.n	800acf2 <pvPortMalloc+0xa6>
 800acea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d1f1      	bne.n	800acd6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800acf2:	4b37      	ldr	r3, [pc, #220]	@ (800add0 <pvPortMalloc+0x184>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acf8:	429a      	cmp	r2, r3
 800acfa:	d051      	beq.n	800ada0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800acfc:	6a3b      	ldr	r3, [r7, #32]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	2208      	movs	r2, #8
 800ad02:	4413      	add	r3, r2
 800ad04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ad06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad08:	681a      	ldr	r2, [r3, #0]
 800ad0a:	6a3b      	ldr	r3, [r7, #32]
 800ad0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ad0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad10:	685a      	ldr	r2, [r3, #4]
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	1ad2      	subs	r2, r2, r3
 800ad16:	2308      	movs	r3, #8
 800ad18:	005b      	lsls	r3, r3, #1
 800ad1a:	429a      	cmp	r2, r3
 800ad1c:	d920      	bls.n	800ad60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ad1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	4413      	add	r3, r2
 800ad24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad26:	69bb      	ldr	r3, [r7, #24]
 800ad28:	f003 0307 	and.w	r3, r3, #7
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d00b      	beq.n	800ad48 <pvPortMalloc+0xfc>
	__asm volatile
 800ad30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad34:	f383 8811 	msr	BASEPRI, r3
 800ad38:	f3bf 8f6f 	isb	sy
 800ad3c:	f3bf 8f4f 	dsb	sy
 800ad40:	613b      	str	r3, [r7, #16]
}
 800ad42:	bf00      	nop
 800ad44:	bf00      	nop
 800ad46:	e7fd      	b.n	800ad44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ad48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad4a:	685a      	ldr	r2, [r3, #4]
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	1ad2      	subs	r2, r2, r3
 800ad50:	69bb      	ldr	r3, [r7, #24]
 800ad52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ad54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad56:	687a      	ldr	r2, [r7, #4]
 800ad58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ad5a:	69b8      	ldr	r0, [r7, #24]
 800ad5c:	f000 f90a 	bl	800af74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ad60:	4b1d      	ldr	r3, [pc, #116]	@ (800add8 <pvPortMalloc+0x18c>)
 800ad62:	681a      	ldr	r2, [r3, #0]
 800ad64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad66:	685b      	ldr	r3, [r3, #4]
 800ad68:	1ad3      	subs	r3, r2, r3
 800ad6a:	4a1b      	ldr	r2, [pc, #108]	@ (800add8 <pvPortMalloc+0x18c>)
 800ad6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ad6e:	4b1a      	ldr	r3, [pc, #104]	@ (800add8 <pvPortMalloc+0x18c>)
 800ad70:	681a      	ldr	r2, [r3, #0]
 800ad72:	4b1b      	ldr	r3, [pc, #108]	@ (800ade0 <pvPortMalloc+0x194>)
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	429a      	cmp	r2, r3
 800ad78:	d203      	bcs.n	800ad82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ad7a:	4b17      	ldr	r3, [pc, #92]	@ (800add8 <pvPortMalloc+0x18c>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	4a18      	ldr	r2, [pc, #96]	@ (800ade0 <pvPortMalloc+0x194>)
 800ad80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ad82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad84:	685a      	ldr	r2, [r3, #4]
 800ad86:	4b13      	ldr	r3, [pc, #76]	@ (800add4 <pvPortMalloc+0x188>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	431a      	orrs	r2, r3
 800ad8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ad90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad92:	2200      	movs	r2, #0
 800ad94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ad96:	4b13      	ldr	r3, [pc, #76]	@ (800ade4 <pvPortMalloc+0x198>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	3301      	adds	r3, #1
 800ad9c:	4a11      	ldr	r2, [pc, #68]	@ (800ade4 <pvPortMalloc+0x198>)
 800ad9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ada0:	f7fe fb58 	bl	8009454 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ada4:	69fb      	ldr	r3, [r7, #28]
 800ada6:	f003 0307 	and.w	r3, r3, #7
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d00b      	beq.n	800adc6 <pvPortMalloc+0x17a>
	__asm volatile
 800adae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb2:	f383 8811 	msr	BASEPRI, r3
 800adb6:	f3bf 8f6f 	isb	sy
 800adba:	f3bf 8f4f 	dsb	sy
 800adbe:	60fb      	str	r3, [r7, #12]
}
 800adc0:	bf00      	nop
 800adc2:	bf00      	nop
 800adc4:	e7fd      	b.n	800adc2 <pvPortMalloc+0x176>
	return pvReturn;
 800adc6:	69fb      	ldr	r3, [r7, #28]
}
 800adc8:	4618      	mov	r0, r3
 800adca:	3728      	adds	r7, #40	@ 0x28
 800adcc:	46bd      	mov	sp, r7
 800adce:	bd80      	pop	{r7, pc}
 800add0:	20001f34 	.word	0x20001f34
 800add4:	20001f48 	.word	0x20001f48
 800add8:	20001f38 	.word	0x20001f38
 800addc:	20001f2c 	.word	0x20001f2c
 800ade0:	20001f3c 	.word	0x20001f3c
 800ade4:	20001f40 	.word	0x20001f40

0800ade8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b086      	sub	sp, #24
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d04f      	beq.n	800ae9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800adfa:	2308      	movs	r3, #8
 800adfc:	425b      	negs	r3, r3
 800adfe:	697a      	ldr	r2, [r7, #20]
 800ae00:	4413      	add	r3, r2
 800ae02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ae04:	697b      	ldr	r3, [r7, #20]
 800ae06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ae08:	693b      	ldr	r3, [r7, #16]
 800ae0a:	685a      	ldr	r2, [r3, #4]
 800ae0c:	4b25      	ldr	r3, [pc, #148]	@ (800aea4 <vPortFree+0xbc>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	4013      	ands	r3, r2
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d10b      	bne.n	800ae2e <vPortFree+0x46>
	__asm volatile
 800ae16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae1a:	f383 8811 	msr	BASEPRI, r3
 800ae1e:	f3bf 8f6f 	isb	sy
 800ae22:	f3bf 8f4f 	dsb	sy
 800ae26:	60fb      	str	r3, [r7, #12]
}
 800ae28:	bf00      	nop
 800ae2a:	bf00      	nop
 800ae2c:	e7fd      	b.n	800ae2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d00b      	beq.n	800ae4e <vPortFree+0x66>
	__asm volatile
 800ae36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae3a:	f383 8811 	msr	BASEPRI, r3
 800ae3e:	f3bf 8f6f 	isb	sy
 800ae42:	f3bf 8f4f 	dsb	sy
 800ae46:	60bb      	str	r3, [r7, #8]
}
 800ae48:	bf00      	nop
 800ae4a:	bf00      	nop
 800ae4c:	e7fd      	b.n	800ae4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	685a      	ldr	r2, [r3, #4]
 800ae52:	4b14      	ldr	r3, [pc, #80]	@ (800aea4 <vPortFree+0xbc>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	4013      	ands	r3, r2
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d01e      	beq.n	800ae9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ae5c:	693b      	ldr	r3, [r7, #16]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d11a      	bne.n	800ae9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	685a      	ldr	r2, [r3, #4]
 800ae68:	4b0e      	ldr	r3, [pc, #56]	@ (800aea4 <vPortFree+0xbc>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	43db      	mvns	r3, r3
 800ae6e:	401a      	ands	r2, r3
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ae74:	f7fe fae0 	bl	8009438 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ae78:	693b      	ldr	r3, [r7, #16]
 800ae7a:	685a      	ldr	r2, [r3, #4]
 800ae7c:	4b0a      	ldr	r3, [pc, #40]	@ (800aea8 <vPortFree+0xc0>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4413      	add	r3, r2
 800ae82:	4a09      	ldr	r2, [pc, #36]	@ (800aea8 <vPortFree+0xc0>)
 800ae84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ae86:	6938      	ldr	r0, [r7, #16]
 800ae88:	f000 f874 	bl	800af74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ae8c:	4b07      	ldr	r3, [pc, #28]	@ (800aeac <vPortFree+0xc4>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	3301      	adds	r3, #1
 800ae92:	4a06      	ldr	r2, [pc, #24]	@ (800aeac <vPortFree+0xc4>)
 800ae94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ae96:	f7fe fadd 	bl	8009454 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ae9a:	bf00      	nop
 800ae9c:	3718      	adds	r7, #24
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	bd80      	pop	{r7, pc}
 800aea2:	bf00      	nop
 800aea4:	20001f48 	.word	0x20001f48
 800aea8:	20001f38 	.word	0x20001f38
 800aeac:	20001f44 	.word	0x20001f44

0800aeb0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aeb0:	b480      	push	{r7}
 800aeb2:	b085      	sub	sp, #20
 800aeb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aeb6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800aeba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aebc:	4b27      	ldr	r3, [pc, #156]	@ (800af5c <prvHeapInit+0xac>)
 800aebe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	f003 0307 	and.w	r3, r3, #7
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d00c      	beq.n	800aee4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	3307      	adds	r3, #7
 800aece:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	f023 0307 	bic.w	r3, r3, #7
 800aed6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aed8:	68ba      	ldr	r2, [r7, #8]
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	1ad3      	subs	r3, r2, r3
 800aede:	4a1f      	ldr	r2, [pc, #124]	@ (800af5c <prvHeapInit+0xac>)
 800aee0:	4413      	add	r3, r2
 800aee2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aee8:	4a1d      	ldr	r2, [pc, #116]	@ (800af60 <prvHeapInit+0xb0>)
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aeee:	4b1c      	ldr	r3, [pc, #112]	@ (800af60 <prvHeapInit+0xb0>)
 800aef0:	2200      	movs	r2, #0
 800aef2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	68ba      	ldr	r2, [r7, #8]
 800aef8:	4413      	add	r3, r2
 800aefa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aefc:	2208      	movs	r2, #8
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	1a9b      	subs	r3, r3, r2
 800af02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	f023 0307 	bic.w	r3, r3, #7
 800af0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	4a15      	ldr	r2, [pc, #84]	@ (800af64 <prvHeapInit+0xb4>)
 800af10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800af12:	4b14      	ldr	r3, [pc, #80]	@ (800af64 <prvHeapInit+0xb4>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	2200      	movs	r2, #0
 800af18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800af1a:	4b12      	ldr	r3, [pc, #72]	@ (800af64 <prvHeapInit+0xb4>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	2200      	movs	r2, #0
 800af20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	68fa      	ldr	r2, [r7, #12]
 800af2a:	1ad2      	subs	r2, r2, r3
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800af30:	4b0c      	ldr	r3, [pc, #48]	@ (800af64 <prvHeapInit+0xb4>)
 800af32:	681a      	ldr	r2, [r3, #0]
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	685b      	ldr	r3, [r3, #4]
 800af3c:	4a0a      	ldr	r2, [pc, #40]	@ (800af68 <prvHeapInit+0xb8>)
 800af3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	685b      	ldr	r3, [r3, #4]
 800af44:	4a09      	ldr	r2, [pc, #36]	@ (800af6c <prvHeapInit+0xbc>)
 800af46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800af48:	4b09      	ldr	r3, [pc, #36]	@ (800af70 <prvHeapInit+0xc0>)
 800af4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800af4e:	601a      	str	r2, [r3, #0]
}
 800af50:	bf00      	nop
 800af52:	3714      	adds	r7, #20
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr
 800af5c:	20001374 	.word	0x20001374
 800af60:	20001f2c 	.word	0x20001f2c
 800af64:	20001f34 	.word	0x20001f34
 800af68:	20001f3c 	.word	0x20001f3c
 800af6c:	20001f38 	.word	0x20001f38
 800af70:	20001f48 	.word	0x20001f48

0800af74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800af74:	b480      	push	{r7}
 800af76:	b085      	sub	sp, #20
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800af7c:	4b28      	ldr	r3, [pc, #160]	@ (800b020 <prvInsertBlockIntoFreeList+0xac>)
 800af7e:	60fb      	str	r3, [r7, #12]
 800af80:	e002      	b.n	800af88 <prvInsertBlockIntoFreeList+0x14>
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	60fb      	str	r3, [r7, #12]
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	687a      	ldr	r2, [r7, #4]
 800af8e:	429a      	cmp	r2, r3
 800af90:	d8f7      	bhi.n	800af82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	685b      	ldr	r3, [r3, #4]
 800af9a:	68ba      	ldr	r2, [r7, #8]
 800af9c:	4413      	add	r3, r2
 800af9e:	687a      	ldr	r2, [r7, #4]
 800afa0:	429a      	cmp	r2, r3
 800afa2:	d108      	bne.n	800afb6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	685a      	ldr	r2, [r3, #4]
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	441a      	add	r2, r3
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	685b      	ldr	r3, [r3, #4]
 800afbe:	68ba      	ldr	r2, [r7, #8]
 800afc0:	441a      	add	r2, r3
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d118      	bne.n	800affc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	681a      	ldr	r2, [r3, #0]
 800afce:	4b15      	ldr	r3, [pc, #84]	@ (800b024 <prvInsertBlockIntoFreeList+0xb0>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	429a      	cmp	r2, r3
 800afd4:	d00d      	beq.n	800aff2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	685a      	ldr	r2, [r3, #4]
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	685b      	ldr	r3, [r3, #4]
 800afe0:	441a      	add	r2, r3
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	681a      	ldr	r2, [r3, #0]
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	601a      	str	r2, [r3, #0]
 800aff0:	e008      	b.n	800b004 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aff2:	4b0c      	ldr	r3, [pc, #48]	@ (800b024 <prvInsertBlockIntoFreeList+0xb0>)
 800aff4:	681a      	ldr	r2, [r3, #0]
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	601a      	str	r2, [r3, #0]
 800affa:	e003      	b.n	800b004 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	681a      	ldr	r2, [r3, #0]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b004:	68fa      	ldr	r2, [r7, #12]
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	429a      	cmp	r2, r3
 800b00a:	d002      	beq.n	800b012 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b012:	bf00      	nop
 800b014:	3714      	adds	r7, #20
 800b016:	46bd      	mov	sp, r7
 800b018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01c:	4770      	bx	lr
 800b01e:	bf00      	nop
 800b020:	20001f2c 	.word	0x20001f2c
 800b024:	20001f34 	.word	0x20001f34

0800b028 <memset>:
 800b028:	4402      	add	r2, r0
 800b02a:	4603      	mov	r3, r0
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d100      	bne.n	800b032 <memset+0xa>
 800b030:	4770      	bx	lr
 800b032:	f803 1b01 	strb.w	r1, [r3], #1
 800b036:	e7f9      	b.n	800b02c <memset+0x4>

0800b038 <_reclaim_reent>:
 800b038:	4b2d      	ldr	r3, [pc, #180]	@ (800b0f0 <_reclaim_reent+0xb8>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	4283      	cmp	r3, r0
 800b03e:	b570      	push	{r4, r5, r6, lr}
 800b040:	4604      	mov	r4, r0
 800b042:	d053      	beq.n	800b0ec <_reclaim_reent+0xb4>
 800b044:	69c3      	ldr	r3, [r0, #28]
 800b046:	b31b      	cbz	r3, 800b090 <_reclaim_reent+0x58>
 800b048:	68db      	ldr	r3, [r3, #12]
 800b04a:	b163      	cbz	r3, 800b066 <_reclaim_reent+0x2e>
 800b04c:	2500      	movs	r5, #0
 800b04e:	69e3      	ldr	r3, [r4, #28]
 800b050:	68db      	ldr	r3, [r3, #12]
 800b052:	5959      	ldr	r1, [r3, r5]
 800b054:	b9b1      	cbnz	r1, 800b084 <_reclaim_reent+0x4c>
 800b056:	3504      	adds	r5, #4
 800b058:	2d80      	cmp	r5, #128	@ 0x80
 800b05a:	d1f8      	bne.n	800b04e <_reclaim_reent+0x16>
 800b05c:	69e3      	ldr	r3, [r4, #28]
 800b05e:	4620      	mov	r0, r4
 800b060:	68d9      	ldr	r1, [r3, #12]
 800b062:	f000 f87b 	bl	800b15c <_free_r>
 800b066:	69e3      	ldr	r3, [r4, #28]
 800b068:	6819      	ldr	r1, [r3, #0]
 800b06a:	b111      	cbz	r1, 800b072 <_reclaim_reent+0x3a>
 800b06c:	4620      	mov	r0, r4
 800b06e:	f000 f875 	bl	800b15c <_free_r>
 800b072:	69e3      	ldr	r3, [r4, #28]
 800b074:	689d      	ldr	r5, [r3, #8]
 800b076:	b15d      	cbz	r5, 800b090 <_reclaim_reent+0x58>
 800b078:	4629      	mov	r1, r5
 800b07a:	4620      	mov	r0, r4
 800b07c:	682d      	ldr	r5, [r5, #0]
 800b07e:	f000 f86d 	bl	800b15c <_free_r>
 800b082:	e7f8      	b.n	800b076 <_reclaim_reent+0x3e>
 800b084:	680e      	ldr	r6, [r1, #0]
 800b086:	4620      	mov	r0, r4
 800b088:	f000 f868 	bl	800b15c <_free_r>
 800b08c:	4631      	mov	r1, r6
 800b08e:	e7e1      	b.n	800b054 <_reclaim_reent+0x1c>
 800b090:	6961      	ldr	r1, [r4, #20]
 800b092:	b111      	cbz	r1, 800b09a <_reclaim_reent+0x62>
 800b094:	4620      	mov	r0, r4
 800b096:	f000 f861 	bl	800b15c <_free_r>
 800b09a:	69e1      	ldr	r1, [r4, #28]
 800b09c:	b111      	cbz	r1, 800b0a4 <_reclaim_reent+0x6c>
 800b09e:	4620      	mov	r0, r4
 800b0a0:	f000 f85c 	bl	800b15c <_free_r>
 800b0a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b0a6:	b111      	cbz	r1, 800b0ae <_reclaim_reent+0x76>
 800b0a8:	4620      	mov	r0, r4
 800b0aa:	f000 f857 	bl	800b15c <_free_r>
 800b0ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b0b0:	b111      	cbz	r1, 800b0b8 <_reclaim_reent+0x80>
 800b0b2:	4620      	mov	r0, r4
 800b0b4:	f000 f852 	bl	800b15c <_free_r>
 800b0b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b0ba:	b111      	cbz	r1, 800b0c2 <_reclaim_reent+0x8a>
 800b0bc:	4620      	mov	r0, r4
 800b0be:	f000 f84d 	bl	800b15c <_free_r>
 800b0c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b0c4:	b111      	cbz	r1, 800b0cc <_reclaim_reent+0x94>
 800b0c6:	4620      	mov	r0, r4
 800b0c8:	f000 f848 	bl	800b15c <_free_r>
 800b0cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b0ce:	b111      	cbz	r1, 800b0d6 <_reclaim_reent+0x9e>
 800b0d0:	4620      	mov	r0, r4
 800b0d2:	f000 f843 	bl	800b15c <_free_r>
 800b0d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b0d8:	b111      	cbz	r1, 800b0e0 <_reclaim_reent+0xa8>
 800b0da:	4620      	mov	r0, r4
 800b0dc:	f000 f83e 	bl	800b15c <_free_r>
 800b0e0:	6a23      	ldr	r3, [r4, #32]
 800b0e2:	b11b      	cbz	r3, 800b0ec <_reclaim_reent+0xb4>
 800b0e4:	4620      	mov	r0, r4
 800b0e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b0ea:	4718      	bx	r3
 800b0ec:	bd70      	pop	{r4, r5, r6, pc}
 800b0ee:	bf00      	nop
 800b0f0:	20000024 	.word	0x20000024

0800b0f4 <__libc_init_array>:
 800b0f4:	b570      	push	{r4, r5, r6, lr}
 800b0f6:	4d0d      	ldr	r5, [pc, #52]	@ (800b12c <__libc_init_array+0x38>)
 800b0f8:	4c0d      	ldr	r4, [pc, #52]	@ (800b130 <__libc_init_array+0x3c>)
 800b0fa:	1b64      	subs	r4, r4, r5
 800b0fc:	10a4      	asrs	r4, r4, #2
 800b0fe:	2600      	movs	r6, #0
 800b100:	42a6      	cmp	r6, r4
 800b102:	d109      	bne.n	800b118 <__libc_init_array+0x24>
 800b104:	4d0b      	ldr	r5, [pc, #44]	@ (800b134 <__libc_init_array+0x40>)
 800b106:	4c0c      	ldr	r4, [pc, #48]	@ (800b138 <__libc_init_array+0x44>)
 800b108:	f000 f87e 	bl	800b208 <_init>
 800b10c:	1b64      	subs	r4, r4, r5
 800b10e:	10a4      	asrs	r4, r4, #2
 800b110:	2600      	movs	r6, #0
 800b112:	42a6      	cmp	r6, r4
 800b114:	d105      	bne.n	800b122 <__libc_init_array+0x2e>
 800b116:	bd70      	pop	{r4, r5, r6, pc}
 800b118:	f855 3b04 	ldr.w	r3, [r5], #4
 800b11c:	4798      	blx	r3
 800b11e:	3601      	adds	r6, #1
 800b120:	e7ee      	b.n	800b100 <__libc_init_array+0xc>
 800b122:	f855 3b04 	ldr.w	r3, [r5], #4
 800b126:	4798      	blx	r3
 800b128:	3601      	adds	r6, #1
 800b12a:	e7f2      	b.n	800b112 <__libc_init_array+0x1e>
 800b12c:	0800b37c 	.word	0x0800b37c
 800b130:	0800b37c 	.word	0x0800b37c
 800b134:	0800b37c 	.word	0x0800b37c
 800b138:	0800b380 	.word	0x0800b380

0800b13c <__retarget_lock_acquire_recursive>:
 800b13c:	4770      	bx	lr

0800b13e <__retarget_lock_release_recursive>:
 800b13e:	4770      	bx	lr

0800b140 <memcpy>:
 800b140:	440a      	add	r2, r1
 800b142:	4291      	cmp	r1, r2
 800b144:	f100 33ff 	add.w	r3, r0, #4294967295
 800b148:	d100      	bne.n	800b14c <memcpy+0xc>
 800b14a:	4770      	bx	lr
 800b14c:	b510      	push	{r4, lr}
 800b14e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b152:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b156:	4291      	cmp	r1, r2
 800b158:	d1f9      	bne.n	800b14e <memcpy+0xe>
 800b15a:	bd10      	pop	{r4, pc}

0800b15c <_free_r>:
 800b15c:	b538      	push	{r3, r4, r5, lr}
 800b15e:	4605      	mov	r5, r0
 800b160:	2900      	cmp	r1, #0
 800b162:	d041      	beq.n	800b1e8 <_free_r+0x8c>
 800b164:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b168:	1f0c      	subs	r4, r1, #4
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	bfb8      	it	lt
 800b16e:	18e4      	addlt	r4, r4, r3
 800b170:	f000 f83e 	bl	800b1f0 <__malloc_lock>
 800b174:	4a1d      	ldr	r2, [pc, #116]	@ (800b1ec <_free_r+0x90>)
 800b176:	6813      	ldr	r3, [r2, #0]
 800b178:	b933      	cbnz	r3, 800b188 <_free_r+0x2c>
 800b17a:	6063      	str	r3, [r4, #4]
 800b17c:	6014      	str	r4, [r2, #0]
 800b17e:	4628      	mov	r0, r5
 800b180:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b184:	f000 b83a 	b.w	800b1fc <__malloc_unlock>
 800b188:	42a3      	cmp	r3, r4
 800b18a:	d908      	bls.n	800b19e <_free_r+0x42>
 800b18c:	6820      	ldr	r0, [r4, #0]
 800b18e:	1821      	adds	r1, r4, r0
 800b190:	428b      	cmp	r3, r1
 800b192:	bf01      	itttt	eq
 800b194:	6819      	ldreq	r1, [r3, #0]
 800b196:	685b      	ldreq	r3, [r3, #4]
 800b198:	1809      	addeq	r1, r1, r0
 800b19a:	6021      	streq	r1, [r4, #0]
 800b19c:	e7ed      	b.n	800b17a <_free_r+0x1e>
 800b19e:	461a      	mov	r2, r3
 800b1a0:	685b      	ldr	r3, [r3, #4]
 800b1a2:	b10b      	cbz	r3, 800b1a8 <_free_r+0x4c>
 800b1a4:	42a3      	cmp	r3, r4
 800b1a6:	d9fa      	bls.n	800b19e <_free_r+0x42>
 800b1a8:	6811      	ldr	r1, [r2, #0]
 800b1aa:	1850      	adds	r0, r2, r1
 800b1ac:	42a0      	cmp	r0, r4
 800b1ae:	d10b      	bne.n	800b1c8 <_free_r+0x6c>
 800b1b0:	6820      	ldr	r0, [r4, #0]
 800b1b2:	4401      	add	r1, r0
 800b1b4:	1850      	adds	r0, r2, r1
 800b1b6:	4283      	cmp	r3, r0
 800b1b8:	6011      	str	r1, [r2, #0]
 800b1ba:	d1e0      	bne.n	800b17e <_free_r+0x22>
 800b1bc:	6818      	ldr	r0, [r3, #0]
 800b1be:	685b      	ldr	r3, [r3, #4]
 800b1c0:	6053      	str	r3, [r2, #4]
 800b1c2:	4408      	add	r0, r1
 800b1c4:	6010      	str	r0, [r2, #0]
 800b1c6:	e7da      	b.n	800b17e <_free_r+0x22>
 800b1c8:	d902      	bls.n	800b1d0 <_free_r+0x74>
 800b1ca:	230c      	movs	r3, #12
 800b1cc:	602b      	str	r3, [r5, #0]
 800b1ce:	e7d6      	b.n	800b17e <_free_r+0x22>
 800b1d0:	6820      	ldr	r0, [r4, #0]
 800b1d2:	1821      	adds	r1, r4, r0
 800b1d4:	428b      	cmp	r3, r1
 800b1d6:	bf04      	itt	eq
 800b1d8:	6819      	ldreq	r1, [r3, #0]
 800b1da:	685b      	ldreq	r3, [r3, #4]
 800b1dc:	6063      	str	r3, [r4, #4]
 800b1de:	bf04      	itt	eq
 800b1e0:	1809      	addeq	r1, r1, r0
 800b1e2:	6021      	streq	r1, [r4, #0]
 800b1e4:	6054      	str	r4, [r2, #4]
 800b1e6:	e7ca      	b.n	800b17e <_free_r+0x22>
 800b1e8:	bd38      	pop	{r3, r4, r5, pc}
 800b1ea:	bf00      	nop
 800b1ec:	20002088 	.word	0x20002088

0800b1f0 <__malloc_lock>:
 800b1f0:	4801      	ldr	r0, [pc, #4]	@ (800b1f8 <__malloc_lock+0x8>)
 800b1f2:	f7ff bfa3 	b.w	800b13c <__retarget_lock_acquire_recursive>
 800b1f6:	bf00      	nop
 800b1f8:	20002084 	.word	0x20002084

0800b1fc <__malloc_unlock>:
 800b1fc:	4801      	ldr	r0, [pc, #4]	@ (800b204 <__malloc_unlock+0x8>)
 800b1fe:	f7ff bf9e 	b.w	800b13e <__retarget_lock_release_recursive>
 800b202:	bf00      	nop
 800b204:	20002084 	.word	0x20002084

0800b208 <_init>:
 800b208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b20a:	bf00      	nop
 800b20c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b20e:	bc08      	pop	{r3}
 800b210:	469e      	mov	lr, r3
 800b212:	4770      	bx	lr

0800b214 <_fini>:
 800b214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b216:	bf00      	nop
 800b218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b21a:	bc08      	pop	{r3}
 800b21c:	469e      	mov	lr, r3
 800b21e:	4770      	bx	lr
