// Seed: 460425222
module module_0 (
    input tri0  id_0,
    input uwire id_1
);
  bit id_3;
  always @(posedge id_0) begin : LABEL_0
    begin : LABEL_1
      id_3 <= (1);
    end
    #1;
  end
  wire id_4;
  assign id_3 = -1;
  assign module_1.id_9 = 0;
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input wire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input wor id_6,
    input wand id_7,
    input tri id_8,
    input uwire id_9,
    output tri0 id_10,
    output tri0 id_11,
    input tri1 id_12,
    input supply0 id_13,
    input uwire id_14,
    input supply0 id_15,
    output supply0 id_16
);
  assign id_11 = id_12;
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
