$date
	Mon May  9 17:37:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ripple_carry_adder_4_tb $end
$var wire 4 ! l_s [3:0] $end
$var wire 1 " l_carry_out $end
$var reg 4 # l_a [3:0] $end
$var reg 4 $ l_b [3:0] $end
$var reg 1 % l_carry_in $end
$scope module dut $end
$var wire 4 & i_a [3:0] $end
$var wire 4 ' i_b [3:0] $end
$var wire 1 % i_carry_in $end
$var wire 4 ( o_s [3:0] $end
$var wire 1 " o_carry_out $end
$var wire 1 ) l_carry_2 $end
$var wire 1 * l_carry_1 $end
$var wire 1 + l_carry_0 $end
$scope module m_a0 $end
$var wire 1 , i_a $end
$var wire 1 - i_b $end
$var wire 1 % i_carry_in $end
$var wire 1 + o_carry_out $end
$var wire 1 . o_s $end
$upscope $end
$scope module m_a1 $end
$var wire 1 / i_a $end
$var wire 1 0 i_b $end
$var wire 1 + i_carry_in $end
$var wire 1 * o_carry_out $end
$var wire 1 1 o_s $end
$upscope $end
$scope module m_a2 $end
$var wire 1 2 i_a $end
$var wire 1 3 i_b $end
$var wire 1 * i_carry_in $end
$var wire 1 ) o_carry_out $end
$var wire 1 4 o_s $end
$upscope $end
$scope module m_a3 $end
$var wire 1 5 i_a $end
$var wire 1 6 i_b $end
$var wire 1 ) i_carry_in $end
$var wire 1 " o_carry_out $end
$var wire 1 7 o_s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
1.
11
b1011 !
b1011 (
17
1-
1/
15
b1 $
b1 '
b1010 #
b1010 &
#20
01
14
0+
b1101 !
b1101 (
1.
0-
0/
12
1%
b0 $
b0 '
b1100 #
b1100 &
#30
1"
07
1)
04
1*
1+
01
b0 !
b0 (
0.
10
16
1,
05
b1010 $
b1010 '
b101 #
b101 &
#40
0*
11
04
0+
b11 !
b11 (
1.
00
13
1/
0%
b1100 $
b1100 '
b111 #
b111 &
#50
14
1*
17
1+
b1111 !
b1111 (
1.
1-
10
15
1%
b1111 $
b1111 '
b1111 #
b1111 &
#60
