
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd"
set_global_assignment -name VHDL_FILE "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd"
