# Verilog-Processor

This project aims to implement a simple processor on the FPGA DE-10 LITE board using Verilog.

## Digital System:

The digital system (Figure 1) performs several operations (move, move top, add, subtract) using 16-bit registers and bus wires, along with a Control Unit FSM, a multiplexer, and an adder/subtracter.  
![image](https://github.com/mimalshaikh/Verilog-Processor/assets/127299655/61268c67-47cf-431f-b223-c34c6f261ae9)

## Instructions for FSM:
![image](https://github.com/mimalshaikh/Verilog-Processor/assets/127299655/19f267f1-a9cc-4c06-b3d0-519a5846d708)

## Time Step Table
![image](https://github.com/mimalshaikh/Verilog-Processor/assets/127299655/783d197e-2632-4a77-8025-f3fd1dd4769a)

## Outcome using ModelSim:
![image](https://github.com/mimalshaikh/Verilog-Processor/assets/127299655/43651b68-6a7c-4cf7-b086-b65dd8d49855)

## Connecting the processor code to the DE-10 Lite device
![image](https://github.com/mimalshaikh/Verilog-Processor/assets/127299655/4fbbb15b-b14e-4ae6-86c7-8f219ff8cebf)
