<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1156" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1156{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1156{left:497px;bottom:48px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3_1156{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1156{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1156{left:96px;bottom:1040px;letter-spacing:-0.12px;word-spacing:-0.62px;}
#t6_1156{left:96px;bottom:1009px;letter-spacing:0.14px;word-spacing:0.01px;}
#t7_1156{left:96px;bottom:987px;letter-spacing:0.13px;}
#t8_1156{left:96px;bottom:965px;letter-spacing:0.13px;}
#t9_1156{left:96px;bottom:943px;letter-spacing:0.14px;word-spacing:-0.05px;}
#ta_1156{left:96px;bottom:921px;letter-spacing:0.14px;word-spacing:-0.02px;}
#tb_1156{left:719px;bottom:921px;}
#tc_1156{left:725px;bottom:921px;letter-spacing:0.12px;}
#td_1156{left:96px;bottom:890px;letter-spacing:0.14px;}
#te_1156{left:96px;bottom:868px;letter-spacing:0.13px;}
#tf_1156{left:96px;bottom:846px;letter-spacing:0.16px;word-spacing:-0.83px;}
#tg_1156{left:96px;bottom:824px;letter-spacing:0.13px;word-spacing:0.01px;}
#th_1156{left:96px;bottom:793px;letter-spacing:0.14px;}
#ti_1156{left:96px;bottom:771px;letter-spacing:0.16px;word-spacing:0.02px;}
#tj_1156{left:405px;bottom:771px;}
#tk_1156{left:411px;bottom:771px;letter-spacing:0.12px;word-spacing:0.03px;}
#tl_1156{left:96px;bottom:734px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#tm_1156{left:96px;bottom:703px;letter-spacing:0.14px;}
#tn_1156{left:96px;bottom:672px;letter-spacing:0.13px;}
#to_1156{left:96px;bottom:650px;letter-spacing:0.14px;word-spacing:-0.01px;}
#tp_1156{left:96px;bottom:628px;letter-spacing:0.13px;}
#tq_1156{left:96px;bottom:606px;letter-spacing:0.13px;word-spacing:0.01px;}
#tr_1156{left:96px;bottom:584px;letter-spacing:0.1px;}
#ts_1156{left:96px;bottom:553px;letter-spacing:0.13px;word-spacing:-0.68px;}
#tt_1156{left:96px;bottom:531px;letter-spacing:0.2px;}
#tu_1156{left:206px;bottom:531px;}
#tv_1156{left:220px;bottom:531px;letter-spacing:0.14px;}
#tw_1156{left:269px;bottom:531px;}
#tx_1156{left:278px;bottom:531px;letter-spacing:0.12px;word-spacing:-0.13px;}
#ty_1156{left:96px;bottom:509px;letter-spacing:0.14px;word-spacing:0.01px;}
#tz_1156{left:96px;bottom:487px;letter-spacing:0.14px;word-spacing:-0.1px;}
#t10_1156{left:96px;bottom:465px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t11_1156{left:96px;bottom:434px;letter-spacing:0.13px;}
#t12_1156{left:96px;bottom:412px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t13_1156{left:96px;bottom:390px;letter-spacing:0.13px;word-spacing:0.01px;}
#t14_1156{left:96px;bottom:330px;letter-spacing:0.19px;}
#t15_1156{left:192px;bottom:330px;letter-spacing:0.24px;}
#t16_1156{left:96px;bottom:299px;letter-spacing:0.13px;}
#t17_1156{left:96px;bottom:277px;letter-spacing:0.13px;word-spacing:-0.14px;}
#t18_1156{left:96px;bottom:255px;letter-spacing:0.12px;word-spacing:0.01px;}
#t19_1156{left:96px;bottom:224px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1a_1156{left:96px;bottom:202px;letter-spacing:0.12px;word-spacing:-0.39px;}
#t1b_1156{left:96px;bottom:180px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1c_1156{left:689px;bottom:180px;}
#t1d_1156{left:695px;bottom:180px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1e_1156{left:96px;bottom:158px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1f_1156{left:96px;bottom:127px;letter-spacing:0.13px;}
#t1g_1156{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1156{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1156{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1156{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s4_1156{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1156{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_1156{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_1156{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s8_1156{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1156" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1156Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1156" style="-webkit-user-select: none;"><object width="935" height="1210" data="1156/1156.svg" type="image/svg+xml" id="pdf1156" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1156" class="t s1_1156">701 </span><span id="t2_1156" class="t s2_1156">Platform Quality of Service (PQOS) Extension </span>
<span id="t3_1156" class="t s1_1156">AMD64 Technology </span><span id="t4_1156" class="t s1_1156">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1156" class="t s3_1156">Configuring ABMC </span>
<span id="t6_1156" class="t s4_1156">After enabling ABMC, system software can configure a counter by writing the QOS_ABMC_CFG </span>
<span id="t7_1156" class="t s4_1156">register and specifying the Counter ID, Bandwidth Source, and Bandwidth Types fields and setting </span>
<span id="t8_1156" class="t s4_1156">the Configuration Enable bit. The value of the specified Counter ID is cleared to zero upon </span>
<span id="t9_1156" class="t s4_1156">configuration. Writing QOS_ABMC_CFG with CfgEn clear will not change the configuration of the </span>
<span id="ta_1156" class="t s4_1156">counter. Reading QOS_ABMC_CFG will return the last value written (see Figure 19</span><span id="tb_1156" class="t s5_1156">-</span><span id="tc_1156" class="t s4_1156">5 on page 698). </span>
<span id="td_1156" class="t s4_1156">Each logical processor has a separate copy of QOS_ABMC_CFG. The contents of this register are </span>
<span id="te_1156" class="t s4_1156">not persistent through PC6 events and will be reset in that case. Attempts to access </span>
<span id="tf_1156" class="t s4_1156">L3_QOS_ABMC_CFG when ABMC is not enabled (L3_QOS_EXT_CFG.ABMC_En == 0) result in </span>
<span id="tg_1156" class="t s4_1156">a #GP(0) exception. </span>
<span id="th_1156" class="t s4_1156">Reading L3_QOS_ABMC_DSC will return the configuration of the counter specified by </span>
<span id="ti_1156" class="t s4_1156">QOS_ABMC_CFG[CtrID] (see Figure 19</span><span id="tj_1156" class="t s5_1156">-</span><span id="tk_1156" class="t s4_1156">6 on page 699). </span>
<span id="tl_1156" class="t s3_1156">Reading the ABMC Counters </span>
<span id="tm_1156" class="t s4_1156">System software reads the assignable counters using the QM_EVTSEL and QM_CTR registers. </span>
<span id="tn_1156" class="t s4_1156">The contents of a specific counter can be read by setting the following fields in QM_EVTSEL: </span>
<span id="to_1156" class="t s4_1156">[ExtendedEvtID]=1, [EvtID]=L3CacheABMC and setting [RMID] to the desired counter ID. </span>
<span id="tp_1156" class="t s4_1156">Reading QM_CTR will then return the contents of the specified counter. The E bit will be set if the </span>
<span id="tq_1156" class="t s4_1156">counter configuration was invalid, or if an invalid counter ID was set in the QM_EVTSEL[RMID] </span>
<span id="tr_1156" class="t s4_1156">field. </span>
<span id="ts_1156" class="t s4_1156">Alternatively, the contents of a counter may be read by specifying an RMID and setting the [EvtID] to </span>
<span id="tt_1156" class="t s4_1156">L3BWMonEvt</span><span id="tu_1156" class="t s6_1156">n </span><span id="tv_1156" class="t s4_1156">where </span><span id="tw_1156" class="t s6_1156">n</span><span id="tx_1156" class="t s4_1156">= {0,1}. If an assignable bandwidth counter is monitoring that RMID with a </span>
<span id="ty_1156" class="t s4_1156">BwType bitmask that matches a QOS_EVT_CFG_n, that counter’s value will be returned when </span>
<span id="tz_1156" class="t s4_1156">reading QM_CTR. However, if multiple counters have the same configuration, QM_CTR will return </span>
<span id="t10_1156" class="t s4_1156">the value of the counter with the lowest CtrID. </span>
<span id="t11_1156" class="t s4_1156">The value returned in QM_CTR must be multiplied by the scaling factor, </span>
<span id="t12_1156" class="t s4_1156">Fn0000_000F_EBX_x1[ScalingFactor](31:0), to obtain the number of bytes used by the selected </span>
<span id="t13_1156" class="t s4_1156">bandwidth source. </span>
<span id="t14_1156" class="t s7_1156">19.4 </span><span id="t15_1156" class="t s7_1156">PQOS Enforcement (PQE) </span>
<span id="t16_1156" class="t s4_1156">The PQE feature provides the ability to set and enforce limits on the usage of shared resources by a </span>
<span id="t17_1156" class="t s4_1156">thread or a group of threads. For example, PQE can be used to specify the amount of L3 cache that is </span>
<span id="t18_1156" class="t s4_1156">available to a thread. </span>
<span id="t19_1156" class="t s4_1156">Enforcement is accomplished by assigning a numerical Class of Service (COS) to a thread and </span>
<span id="t1a_1156" class="t s4_1156">specifying allocations or limits on the usage of a shared resource for that COS. The current COS for a </span>
<span id="t1b_1156" class="t s4_1156">given processor is specified in PQR_ASSOC register, MSR C8Fh (see Figure 19</span><span id="t1c_1156" class="t s5_1156">-</span><span id="t1d_1156" class="t s4_1156">1 on page 690). If </span>
<span id="t1e_1156" class="t s4_1156">multiple threads share the same COS, those threads will competitively share the controlled resource. </span>
<span id="t1f_1156" class="t s4_1156">PQE implements several sub-features which are described in detail in the following sections: </span>
<span id="t1g_1156" class="t s8_1156">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
