[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConstPort/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 90
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/ConstPort/dut.sv
n<> u<89> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<89> s<88> l<1:1> el<1:0>
  n<> u<88> t<Source_text> p<89> c<26> l<1:1> el<20:10>
    n<> u<26> t<Description> p<88> c<25> s<44> l<1:1> el<6:11>
      n<> u<25> t<Package_declaration> p<26> c<2> l<1:1> el<6:11>
        n<> u<2> t<PACKAGE> p<25> s<3> l<1:1> el<1:8>
        n<aes_pkg> u<3> t<StringConst> p<25> s<23> l<1:9> el<1:16>
        n<> u<23> t<Package_item> p<25> c<22> s<24> l<2:1> el<5:13>
          n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<2:1> el<5:13>
            n<> u<21> t<Data_declaration> p<22> c<20> l<2:1> el<5:13>
              n<> u<20> t<Type_declaration> p<21> c<18> l<2:1> el<5:13>
                n<> u<18> t<Data_type> p<20> c<5> s<19> l<2:9> el<5:2>
                  n<> u<5> t<Enum_base_type> p<18> c<4> s<11> l<2:14> el<2:19>
                    n<> u<4> t<IntVec_TypeLogic> p<5> l<2:14> el<2:19>
                  n<> u<11> t<Enum_name_declaration> p<18> c<6> s<17> l<3:3> el<3:18>
                    n<CIPH_FWD> u<6> t<StringConst> p<11> s<10> l<3:3> el<3:11>
                    n<> u<10> t<Constant_expression> p<11> c<9> l<3:14> el<3:18>
                      n<> u<9> t<Constant_primary> p<10> c<8> l<3:14> el<3:18>
                        n<> u<8> t<Primary_literal> p<9> c<7> l<3:14> el<3:18>
                          n<> u<7> t<Number_1Tickb0> p<8> l<3:14> el<3:18>
                  n<> u<17> t<Enum_name_declaration> p<18> c<12> l<4:3> el<4:18>
                    n<CIPH_INV> u<12> t<StringConst> p<17> s<16> l<4:3> el<4:11>
                    n<> u<16> t<Constant_expression> p<17> c<15> l<4:14> el<4:18>
                      n<> u<15> t<Constant_primary> p<16> c<14> l<4:14> el<4:18>
                        n<> u<14> t<Primary_literal> p<15> c<13> l<4:14> el<4:18>
                          n<> u<13> t<Number_1Tickb1> p<14> l<4:14> el<4:18>
                n<ciph_op_e> u<19> t<StringConst> p<20> l<5:3> el<5:12>
        n<> u<24> t<ENDPACKAGE> p<25> l<6:1> el<6:11>
    n<> u<44> t<Description> p<88> c<43> s<87> l<8:1> el<11:10>
      n<> u<43> t<Module_declaration> p<44> c<41> l<8:1> el<11:10>
        n<> u<41> t<Module_ansi_header> p<43> c<27> s<42> l<8:1> el<10:3>
          n<module> u<27> t<Module_keyword> p<41> s<28> l<8:1> el<8:7>
          n<mix_columns> u<28> t<StringConst> p<41> s<40> l<8:8> el<8:19>
          n<> u<40> t<List_of_port_declarations> p<41> c<39> l<8:20> el<10:2>
            n<> u<39> t<Ansi_port_declaration> p<40> c<37> l<9:3> el<9:36>
              n<> u<37> t<Net_port_header> p<39> c<29> s<38> l<9:3> el<9:28>
                n<> u<29> t<PortDir_Inp> p<37> s<36> l<9:3> el<9:8>
                n<> u<36> t<Net_port_type> p<37> c<35> l<9:10> el<9:28>
                  n<> u<35> t<Data_type_or_implicit> p<36> c<34> l<9:10> el<9:28>
                    n<> u<34> t<Data_type> p<35> c<32> l<9:10> el<9:28>
                      n<> u<32> t<Class_scope> p<34> c<31> s<33> l<9:10> el<9:19>
                        n<> u<31> t<Class_type> p<32> c<30> l<9:10> el<9:17>
                          n<aes_pkg> u<30> t<StringConst> p<31> l<9:10> el<9:17>
                      n<ciph_op_e> u<33> t<StringConst> p<34> l<9:19> el<9:28>
              n<op_i> u<38> t<StringConst> p<39> l<9:32> el<9:36>
        n<> u<42> t<ENDMODULE> p<43> l<11:1> el<11:10>
    n<> u<87> t<Description> p<88> c<86> l<13:1> el<20:10>
      n<> u<86> t<Module_declaration> p<87> c<59> l<13:1> el<20:10>
        n<> u<59> t<Module_ansi_header> p<86> c<45> s<68> l<13:1> el<15:3>
          n<module> u<45> t<Module_keyword> p<59> s<46> l<13:1> el<13:7>
          n<cipher_core> u<46> t<StringConst> p<59> s<58> l<13:8> el<13:19>
          n<> u<58> t<List_of_port_declarations> p<59> c<57> l<13:19> el<15:2>
            n<> u<57> t<Ansi_port_declaration> p<58> c<55> l<14:3> el<14:36>
              n<> u<55> t<Net_port_header> p<57> c<47> s<56> l<14:3> el<14:28>
                n<> u<47> t<PortDir_Inp> p<55> s<54> l<14:3> el<14:8>
                n<> u<54> t<Net_port_type> p<55> c<53> l<14:10> el<14:28>
                  n<> u<53> t<Data_type_or_implicit> p<54> c<52> l<14:10> el<14:28>
                    n<> u<52> t<Data_type> p<53> c<50> l<14:10> el<14:28>
                      n<> u<50> t<Class_scope> p<52> c<49> s<51> l<14:10> el<14:19>
                        n<> u<49> t<Class_type> p<50> c<48> l<14:10> el<14:17>
                          n<aes_pkg> u<48> t<StringConst> p<49> l<14:10> el<14:17>
                      n<ciph_op_e> u<51> t<StringConst> p<52> l<14:19> el<14:28>
              n<op_i> u<56> t<StringConst> p<57> l<14:32> el<14:36>
        n<> u<68> t<Non_port_module_item> p<86> c<67> s<84> l<16:3> el<16:21>
          n<> u<67> t<Module_or_generate_item> p<68> c<66> l<16:3> el<16:21>
            n<> u<66> t<Module_common_item> p<67> c<65> l<16:3> el<16:21>
              n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<16:3> el<16:21>
                n<> u<64> t<Package_or_generate_item_declaration> p<65> c<63> l<16:3> el<16:21>
                  n<> u<63> t<Data_declaration> p<64> c<62> l<16:3> el<16:21>
                    n<> u<62> t<Package_import_declaration> p<63> c<61> l<16:3> el<16:21>
                      n<> u<61> t<Package_import_item> p<62> c<60> l<16:10> el<16:20>
                        n<aes_pkg> u<60> t<StringConst> p<61> l<16:10> el<16:17>
        n<> u<84> t<Non_port_module_item> p<86> c<83> s<85> l<17:3> el<19:5>
          n<> u<83> t<Module_or_generate_item> p<84> c<82> l<17:3> el<19:5>
            n<> u<82> t<Module_instantiation> p<83> c<69> l<17:3> el<19:5>
              n<mix_columns> u<69> t<StringConst> p<82> s<81> l<17:3> el<17:14>
              n<> u<81> t<Hierarchical_instance> p<82> c<71> l<17:15> el<19:4>
                n<> u<71> t<Name_of_instance> p<81> c<70> s<80> l<17:15> el<17:30>
                  n<key_mix_columns> u<70> t<StringConst> p<71> l<17:15> el<17:30>
                n<> u<80> t<List_of_port_connections> p<81> c<79> l<18:5> el<18:36>
                  n<> u<79> t<Named_port_connection> p<80> c<72> l<18:5> el<18:36>
                    n<op_i> u<72> t<StringConst> p<79> s<77> l<18:6> el<18:10>
                    n<> u<77> t<OPEN_PARENS> p<79> s<76> l<18:13> el<18:14>
                    n<> u<76> t<Expression> p<79> c<75> s<78> l<18:15> el<18:23>
                      n<> u<75> t<Primary> p<76> c<74> l<18:15> el<18:23>
                        n<> u<74> t<Primary_literal> p<75> c<73> l<18:15> el<18:23>
                          n<CIPH_INV> u<73> t<StringConst> p<74> l<18:15> el<18:23>
                    n<> u<78> t<CLOSE_PARENS> p<79> l<18:35> el<18:36>
        n<> u<85> t<ENDMODULE> p<86> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:1:1: No timescale set for "aes_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:8:1: No timescale set for "mix_columns".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:13:1: No timescale set for "cipher_core".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ConstPort/dut.sv:13:1: Compile module "work@cipher_core".
[INF:CP0303] ${SURELOG_DIR}/tests/ConstPort/dut.sv:8:1: Compile module "work@mix_columns".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               5
Design                                                 1
EnumConst                                              2
EnumTypespec                                           1
ImportTypespec                                         1
LogicNet                                               2
LogicTypespec                                          1
Module                                                 3
Package                                                1
Port                                                   3
RefModule                                              1
RefObj                                                 3
RefTypespec                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstPort/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ConstPort/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ConstPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_Package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:aes_pkg
  |vpiFullName:aes_pkg::
  |vpiTypedef:
  \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:aes_pkg::ciph_op_e
    |vpiInstance:
    \_Package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
    |vpiBaseTypespec:
    \_RefTypespec: (work@cipher_core.aes_pkg::ciph_op_e)
      |vpiParent:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
      |vpiFullName:work@cipher_core.aes_pkg::ciph_op_e
      |vpiActual:
      \_LogicTypespec: , line:2:14, endln:2:19
    |vpiEnumConst:
    \_EnumConst: (CIPH_FWD), line:3:3, endln:3:18
      |vpiParent:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
      |vpiName:CIPH_FWD
      |BIN:0
      |vpiDecompile:1'b0
      |vpiSize:1
    |vpiEnumConst:
    \_EnumConst: (CIPH_INV), line:4:3, endln:4:18
      |vpiParent:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
      |vpiName:CIPH_INV
      |BIN:1
      |vpiDecompile:1'b1
      |vpiSize:1
  |vpiDefName:aes_pkg
|uhdmallModules:
\_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@cipher_core
  |vpiTypedef:
  \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
  |vpiTypedef:
  \_ImportTypespec: (aes_pkg), line:16:10, endln:16:20
  |vpiDefName:work@cipher_core
  |vpiNet:
  \_LogicNet: (work@cipher_core.op_i), line:14:32, endln:14:36
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:op_i
    |vpiFullName:work@cipher_core.op_i
  |vpiPort:
  \_Port: (op_i), line:14:32, endln:14:36
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:op_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@cipher_core.op_i.op_i), line:14:32, endln:14:36
      |vpiParent:
      \_Port: (op_i), line:14:32, endln:14:36
      |vpiName:op_i
      |vpiFullName:work@cipher_core.op_i.op_i
      |vpiActual:
      \_LogicNet: (work@cipher_core.op_i), line:14:32, endln:14:36
    |vpiTypedef:
    \_RefTypespec: (work@cipher_core.op_i)
      |vpiParent:
      \_Port: (op_i), line:14:32, endln:14:36
      |vpiFullName:work@cipher_core.op_i
      |vpiActual:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
  |vpiRefModule:
  \_RefModule: work@mix_columns (key_mix_columns), line:17:15, endln:17:30
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:key_mix_columns
    |vpiDefName:work@mix_columns
    |vpiActual:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiPort:
    \_Port: (op_i), line:18:5, endln:18:36
      |vpiParent:
      \_RefModule: work@mix_columns (key_mix_columns), line:17:15, endln:17:30
      |vpiName:op_i
      |vpiHighConn:
      \_RefObj: (work@cipher_core.key_mix_columns.op_i.CIPH_INV), line:18:15, endln:18:23
        |vpiParent:
        \_Port: (op_i), line:18:5, endln:18:36
        |vpiName:CIPH_INV
        |vpiFullName:work@cipher_core.key_mix_columns.op_i.CIPH_INV
        |vpiActual:
        \_EnumConst: (CIPH_INV), line:4:3, endln:4:18
|uhdmallModules:
\_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@mix_columns
  |vpiDefName:work@mix_columns
  |vpiNet:
  \_LogicNet: (work@mix_columns.op_i), line:9:32, endln:9:36
    |vpiParent:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiName:op_i
    |vpiFullName:work@mix_columns.op_i
  |vpiPort:
  \_Port: (op_i), line:9:32, endln:9:36
    |vpiParent:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiName:op_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@mix_columns.op_i.op_i), line:9:32, endln:9:36
      |vpiParent:
      \_Port: (op_i), line:9:32, endln:9:36
      |vpiName:op_i
      |vpiFullName:work@mix_columns.op_i.op_i
      |vpiActual:
      \_LogicNet: (work@mix_columns.op_i), line:9:32, endln:9:36
    |vpiTypedef:
    \_RefTypespec: (work@mix_columns.op_i)
      |vpiParent:
      \_Port: (op_i), line:9:32, endln:9:36
      |vpiFullName:work@mix_columns.op_i
      |vpiActual:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
\_weaklyReferenced:
\_LogicTypespec: , line:2:14, endln:2:19
  |vpiInstance:
  \_Package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
