Analysis & Synthesis report for ip_wrappers
Tue Apr 19 11:08:58 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Apr 19 11:08:58 2016               ;
; Quartus Prime Version       ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name               ; ip_wrappers                                     ;
; Top-level Entity Name       ; conv3d_top                                      ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; conv3d_top         ; ip_wrappers        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Tue Apr 19 11:08:37 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ip_wrappers -c ip_wrappers
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul11.v
    Info (12023): Found entity 1: fp_mul11_altfp_mult_sln File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul11.v Line: 47
    Info (12023): Found entity 2: fp_mul11 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul11.v Line: 805
Info (12021): Found 2 design units, including 2 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul5.v
    Info (12023): Found entity 1: fp_mul5_altfp_mult_fkn File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul5.v Line: 47
    Info (12023): Found entity 2: fp_mul5 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul5.v Line: 510
Info (12021): Found 22 design units, including 22 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v
    Info (12023): Found entity 1: fp_add7_altbarrel_shift_ltd File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 51
    Info (12023): Found entity 2: fp_add7_altbarrel_shift_aeb File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 116
    Info (12023): Found entity 3: fp_add7_altpriority_encoder_3e8 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 166
    Info (12023): Found entity 4: fp_add7_altpriority_encoder_6e8 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 185
    Info (12023): Found entity 5: fp_add7_altpriority_encoder_be8 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 218
    Info (12023): Found entity 6: fp_add7_altpriority_encoder_3v7 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 263
    Info (12023): Found entity 7: fp_add7_altpriority_encoder_6v7 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 279
    Info (12023): Found entity 8: fp_add7_altpriority_encoder_bv7 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 307
    Info (12023): Found entity 9: fp_add7_altpriority_encoder_r08 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 335
    Info (12023): Found entity 10: fp_add7_altpriority_encoder_rf8 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 367
    Info (12023): Found entity 11: fp_add7_altpriority_encoder_qb6 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 400
    Info (12023): Found entity 12: fp_add7_altpriority_encoder_nh8 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 448
    Info (12023): Found entity 13: fp_add7_altpriority_encoder_qh8 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 467
    Info (12023): Found entity 14: fp_add7_altpriority_encoder_vh8 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 500
    Info (12023): Found entity 15: fp_add7_altpriority_encoder_fj8 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 533
    Info (12023): Found entity 16: fp_add7_altpriority_encoder_n28 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 582
    Info (12023): Found entity 17: fp_add7_altpriority_encoder_q28 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 598
    Info (12023): Found entity 18: fp_add7_altpriority_encoder_v28 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 626
    Info (12023): Found entity 19: fp_add7_altpriority_encoder_f48 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 654
    Info (12023): Found entity 20: fp_add7_altpriority_encoder_e48 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 682
    Info (12023): Found entity 21: fp_add7_altfp_add_sub_nti File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 710
    Info (12023): Found entity 22: fp_add7 File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v Line: 2616
Info (12021): Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_top.v
    Info (12023): Found entity 1: conv3d_top File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_top.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_schedule.v
    Info (12023): Found entity 1: conv3d_schedule File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_schedule.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_config.v
    Info (12023): Found entity 1: conv3d_config File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_config.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_wmem.v
    Info (12023): Found entity 1: conv2d_wmem File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_wmem.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_rmem.v
    Info (12023): Found entity 1: conv2d_rmem File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_rmem.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_core.v
    Info (12023): Found entity 1: conv2d_core File: C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_core.v Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file exp_wrapper.v
    Info (12023): Found entity 1: exp_wrapper_altfp_exp_pbd File: C:/altera/15.1/projects/exp_wrapper.v Line: 47
    Info (12023): Found entity 2: exp_wrapper File: C:/altera/15.1/projects/exp_wrapper.v Line: 1893
Info (12021): Found 1 design units, including 1 entities, in source file dp_ram.v
    Info (12023): Found entity 1: dp_ram File: C:/altera/15.1/projects/dp_ram.v Line: 40
Error (10170): Verilog HDL syntax error at softmax.v(42) near text: "}";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/altera/15.1/projects/softmax.v Line: 42
Info (12021): Found 0 design units, including 0 entities, in source file softmax.v
Error (10170): Verilog HDL syntax error at get_max.v(26) near text: ";";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/altera/15.1/projects/get_max.v Line: 26
Error (10112): Ignored design unit "get_max" at get_max.v(16) due to previous errors File: C:/altera/15.1/projects/get_max.v Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file get_max.v
Error (10170): Verilog HDL syntax error at norm_exp_sum.v(32) near text: ";";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/altera/15.1/projects/norm_exp_sum.v Line: 32
Error (10112): Ignored design unit "norm_exp_sum" at norm_exp_sum.v(16) due to previous errors File: C:/altera/15.1/projects/norm_exp_sum.v Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file norm_exp_sum.v
Info (12021): Found 22 design units, including 22 entities, in source file fsub14.v
    Info (12023): Found entity 1: fsub14_altbarrel_shift_ltd File: C:/altera/15.1/projects/fsub14.v Line: 51
    Info (12023): Found entity 2: fsub14_altbarrel_shift_s0g File: C:/altera/15.1/projects/fsub14.v Line: 116
    Info (12023): Found entity 3: fsub14_altpriority_encoder_3e8 File: C:/altera/15.1/projects/fsub14.v Line: 237
    Info (12023): Found entity 4: fsub14_altpriority_encoder_6e8 File: C:/altera/15.1/projects/fsub14.v Line: 256
    Info (12023): Found entity 5: fsub14_altpriority_encoder_be8 File: C:/altera/15.1/projects/fsub14.v Line: 289
    Info (12023): Found entity 6: fsub14_altpriority_encoder_3v7 File: C:/altera/15.1/projects/fsub14.v Line: 334
    Info (12023): Found entity 7: fsub14_altpriority_encoder_6v7 File: C:/altera/15.1/projects/fsub14.v Line: 350
    Info (12023): Found entity 8: fsub14_altpriority_encoder_bv7 File: C:/altera/15.1/projects/fsub14.v Line: 378
    Info (12023): Found entity 9: fsub14_altpriority_encoder_uv8 File: C:/altera/15.1/projects/fsub14.v Line: 406
    Info (12023): Found entity 10: fsub14_altpriority_encoder_ue9 File: C:/altera/15.1/projects/fsub14.v Line: 438
    Info (12023): Found entity 11: fsub14_altpriority_encoder_ou8 File: C:/altera/15.1/projects/fsub14.v Line: 471
    Info (12023): Found entity 12: fsub14_altpriority_encoder_nh8 File: C:/altera/15.1/projects/fsub14.v Line: 544
    Info (12023): Found entity 13: fsub14_altpriority_encoder_qh8 File: C:/altera/15.1/projects/fsub14.v Line: 563
    Info (12023): Found entity 14: fsub14_altpriority_encoder_2h9 File: C:/altera/15.1/projects/fsub14.v Line: 596
    Info (12023): Found entity 15: fsub14_altpriority_encoder_d6b File: C:/altera/15.1/projects/fsub14.v Line: 629
    Info (12023): Found entity 16: fsub14_altpriority_encoder_n28 File: C:/altera/15.1/projects/fsub14.v Line: 713
    Info (12023): Found entity 17: fsub14_altpriority_encoder_q28 File: C:/altera/15.1/projects/fsub14.v Line: 729
    Info (12023): Found entity 18: fsub14_altpriority_encoder_229 File: C:/altera/15.1/projects/fsub14.v Line: 757
    Info (12023): Found entity 19: fsub14_altpriority_encoder_ena File: C:/altera/15.1/projects/fsub14.v Line: 785
    Info (12023): Found entity 20: fsub14_altpriority_encoder_dna File: C:/altera/15.1/projects/fsub14.v Line: 838
    Info (12023): Found entity 21: fsub14_altfp_add_sub_60j File: C:/altera/15.1/projects/fsub14.v Line: 897
    Info (12023): Found entity 22: fsub14 File: C:/altera/15.1/projects/fsub14.v Line: 3414
Info (12021): Found 1 design units, including 1 entities, in source file simple_dp_ram.v
    Info (12023): Found entity 1: simple_dp_ram File: C:/altera/15.1/projects/simple_dp_ram.v Line: 40
Info (12021): Found 3 design units, including 3 entities, in source file fdiv14.v
    Info (12023): Found entity 1: fdiv14_altfp_div_pst_u0h File: C:/altera/15.1/projects/fdiv14.v Line: 51
    Info (12023): Found entity 2: fdiv14_altfp_div_tpj File: C:/altera/15.1/projects/fdiv14.v Line: 1645
    Info (12023): Found entity 3: fdiv14 File: C:/altera/15.1/projects/fdiv14.v Line: 1689
Info (12021): Found 1 design units, including 1 entities, in source file proab_calu.v
    Info (12023): Found entity 1: proab_calu File: C:/altera/15.1/projects/proab_calu.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file addr_gen.v
    Info (12023): Found entity 1: addr_gen File: C:/altera/15.1/projects/addr_gen.v Line: 17
Info (144001): Generated suppressed messages file C:/altera/15.1/projects/output_files/ip_wrappers.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings
    Error: Peak virtual memory: 818 megabytes
    Error: Processing ended: Tue Apr 19 11:08:59 2016
    Error: Elapsed time: 00:00:22
    Error: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/15.1/projects/output_files/ip_wrappers.map.smsg.


