verilog xil_defaultlib --include "/home/user11/tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../test_18.gen/sources_1/bd/soc_intc/ipshared/3cbc" --include "../../../../test_18.gen/sources_1/bd/soc_intc/ipshared/ec67/hdl" \
"../../../bd/soc_intc/ip/soc_intc_clk_wiz_0/soc_intc_clk_wiz_0_clk_wiz.v" \
"../../../bd/soc_intc/ip/soc_intc_clk_wiz_0/soc_intc_clk_wiz_0.v" \
"../../../bd/soc_intc/ip/soc_intc_lmb_bram_0/sim/soc_intc_lmb_bram_0.v" \
"../../../bd/soc_intc/ip/soc_intc_microblaze_riscv_0_axi_periph_imp_xbar_0/sim/soc_intc_microblaze_riscv_0_axi_periph_imp_xbar_0.v" \
"../../../bd/soc_intc/ip/soc_intc_microblaze_riscv_0_xlconcat_0/sim/soc_intc_microblaze_riscv_0_xlconcat_0.v" \
"../../../bd/soc_intc/sim/soc_intc.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
