v 20121031 2
L 300 600 700 600 3 0 0 0 -1 -1
L 300 100 300 1700 3 0 0 0 -1 -1
A 700 900 300 270 180 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
V 1050 900 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1100 900 1300 900 1 0 1
{
T 1175 750 5 8 0 1 0 0 1
pinnumber=1
T 1175 750 5 8 0 1 0 0 1
pinseq=1
T 1125 950 5 8 0 1 0 0 1
pinlabel=out
T 1125 950 5 8 0 1 0 0 1
pintype=out
}
P 300 200 0 200 1 0 1
{
T 0 250 5 8 0 1 0 0 1
pinnumber=2
T 0 250 5 8 0 1 0 0 1
pinseq=2
T 350 125 9 8 0 1 0 0 1
pinlabel=IN0
T 100 175 5 8 0 1 0 2 1
pintype=in
}
P 300 400 0 400 1 0 1
{
T 0 450 5 8 0 1 0 0 1
pinnumber=3
T 0 450 5 8 0 1 0 0 1
pinseq=3
T 350 275 9 8 0 1 0 0 1
pinlabel=IN1
T 100 375 5 8 0 1 0 2 1
pintype=in
}
P 300 600 0 600 1 0 1
{
T 0 650 5 8 0 1 0 0 1
pinnumber=4
T 0 650 5 8 0 1 0 0 1
pinseq=4
T 350 525 9 8 0 1 0 0 1
pinlabel=IN3
T 100 575 5 8 0 1 0 2 1
pintype=in
}
P 300 800 0 800 1 0 1
{
T 0 850 5 8 0 1 0 0 1
pinnumber=5
T 0 850 5 8 0 1 0 0 1
pinseq=5
T 350 725 9 8 0 1 0 0 1
pinlabel=IN4
T 100 775 5 8 0 1 0 2 1
pintype=in
}
P 300 1000 0 1000 1 0 1
{
T 0 1050 5 8 0 1 0 0 1
pinnumber=6
T 0 1050 5 8 0 1 0 0 1
pinseq=6
T 350 875 9 8 0 1 0 0 1
pinlabel=IN5
T 100 975 5 8 0 1 0 2 1
pintype=in
}
P 300 1200 0 1200 1 0 1
{
T 0 1250 5 8 0 1 0 0 1
pinnumber=7
T 0 1250 5 8 0 1 0 0 1
pinseq=7
T 350 1175 9 8 0 1 0 0 1
pinlabel=IN6
T 100 1175 5 8 0 1 0 2 1
pintype=in
}
P 300 1400 0 1400 1 0 1
{
T 0 1450 5 8 0 1 0 0 1
pinnumber=8
T 0 1450 5 8 0 1 0 0 1
pinseq=8
T 350 1375 9 8 0 1 0 0 1
pinlabel=IN7
T 100 1375 5 8 0 1 0 2 1
pintype=in
}
P 300 1600 0 1600 1 0 1
{
T 0 1650 5 8 0 1 0 0 1
pinnumber=9
T 0 1650 5 8 0 1 0 0 1
pinseq=9
T 350 1575 9 8 0 1 0 0 1
pinlabel=IN8
T 100 1575 5 8 0 1 0 2 1
pintype=in
}
T 650 1300 8 10 1 1 0 0 1
refdes=U?
T 650 1600 5 8 0 1 0 0 1
device=nand8
T 650 1450 5 8 0 1 0 0 1
description=8 INPUT NAND GATE
L 300 1200 700 1200 3 0 0 0 -1 -1
T 650 1875 9 10 0 0 0 0 1
numslots=0
T 650 1725 9 10 0 0 0 0 1
footprint=unknown
T 650 2050 5 10 0 0 0 0 1
author=AutoTron
