INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Automat/Automat.srcs/sources_1/new/automat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module automat
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Automat/Automat.ip_user_files/bd/automat_V1/sim/automat_V1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module automat_V1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Automat/Automat.ip_user_files/bd/automat_V1/ip/automat_V1_automat_0_0_1/sim/automat_V1_automat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module automat_V1_automat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Automat/Automat.gen/sources_1/bd/automat_V1/hdl/automat_V1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module automat_V1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Automat/Automat.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Automat/Automat.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
