
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048dc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08004a6c  08004a6c  00005a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b34  08004b34  000061c8  2**0
                  CONTENTS
  4 .ARM          00000008  08004b34  08004b34  00005b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b3c  08004b3c  000061c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b3c  08004b3c  00005b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b40  08004b40  00005b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  08004b44  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  200001c8  08004d0c  000061c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  08004d0c  000064d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000061c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a937  00000000  00000000  000061f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fed  00000000  00000000  00010b2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b0  00000000  00000000  00012b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000072e  00000000  00000000  000134d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000277a0  00000000  00000000  00013bfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b766  00000000  00000000  0003b39e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f165f  00000000  00000000  00046b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00138163  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002db4  00000000  00000000  001381a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  0013af5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001c8 	.word	0x200001c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004a54 	.word	0x08004a54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001cc 	.word	0x200001cc
 80001cc:	08004a54 	.word	0x08004a54

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <ble_init>:
 int16_t connectionHandler[2] = {-1, -1}; // Little Endian Format for connection handler
 
 /**
  * Initializes the BLE module with appropriate settings
  */
 void ble_init(){
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af02      	add	r7, sp, #8
	 //fetching the reset event
	 rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 8000276:	2006      	movs	r0, #6
 8000278:	f003 fbb8 	bl	80039ec <malloc>
 800027c:	4603      	mov	r3, r0
 800027e:	461a      	mov	r2, r3
 8000280:	4b70      	ldr	r3, [pc, #448]	@ (8000444 <ble_init+0x1d4>)
 8000282:	601a      	str	r2, [r3, #0]
	 int res;
 
	 while(!dataAvailable);
 8000284:	bf00      	nop
 8000286:	4b70      	ldr	r3, [pc, #448]	@ (8000448 <ble_init+0x1d8>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	2b00      	cmp	r3, #0
 800028c:	d0fb      	beq.n	8000286 <ble_init+0x16>
	 res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 800028e:	4b6d      	ldr	r3, [pc, #436]	@ (8000444 <ble_init+0x1d4>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	2106      	movs	r1, #6
 8000294:	4618      	mov	r0, r3
 8000296:	f000 f91f 	bl	80004d8 <fetchBleEvent>
 800029a:	6078      	str	r0, [r7, #4]
 
	 if(res==BLE_OK){
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d111      	bne.n	80002c6 <ble_init+0x56>
	 res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 80002a2:	4b68      	ldr	r3, [pc, #416]	@ (8000444 <ble_init+0x1d4>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	2206      	movs	r2, #6
 80002a8:	4968      	ldr	r1, [pc, #416]	@ (800044c <ble_init+0x1dc>)
 80002aa:	4618      	mov	r0, r3
 80002ac:	f000 f99e 	bl	80005ec <checkEventResp>
 80002b0:	6078      	str	r0, [r7, #4]
	 if(res==BLE_OK){
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d106      	bne.n	80002c6 <ble_init+0x56>
		stackInitCompleteFlag|=0x01;
 80002b8:	4b65      	ldr	r3, [pc, #404]	@ (8000450 <ble_init+0x1e0>)
 80002ba:	881b      	ldrh	r3, [r3, #0]
 80002bc:	f043 0301 	orr.w	r3, r3, #1
 80002c0:	b29a      	uxth	r2, r3
 80002c2:	4b63      	ldr	r3, [pc, #396]	@ (8000450 <ble_init+0x1e0>)
 80002c4:	801a      	strh	r2, [r3, #0]
	 }
	 }
	 HAL_Delay(10);
 80002c6:	200a      	movs	r0, #10
 80002c8:	f001 fc72 	bl	8001bb0 <HAL_Delay>
	 free(rxEvent);
 80002cc:	4b5d      	ldr	r3, [pc, #372]	@ (8000444 <ble_init+0x1d4>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4618      	mov	r0, r3
 80002d2:	f003 fb93 	bl	80039fc <free>
 
	 //INIT GATT
	 if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 80002d6:	2300      	movs	r3, #0
 80002d8:	9300      	str	r3, [sp, #0]
 80002da:	2307      	movs	r3, #7
 80002dc:	4a5d      	ldr	r2, [pc, #372]	@ (8000454 <ble_init+0x1e4>)
 80002de:	2104      	movs	r1, #4
 80002e0:	485d      	ldr	r0, [pc, #372]	@ (8000458 <ble_init+0x1e8>)
 80002e2:	f000 fab9 	bl	8000858 <BLE_command>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d106      	bne.n	80002fa <ble_init+0x8a>
		stackInitCompleteFlag|=0x02;
 80002ec:	4b58      	ldr	r3, [pc, #352]	@ (8000450 <ble_init+0x1e0>)
 80002ee:	881b      	ldrh	r3, [r3, #0]
 80002f0:	f043 0302 	orr.w	r3, r3, #2
 80002f4:	b29a      	uxth	r2, r3
 80002f6:	4b56      	ldr	r3, [pc, #344]	@ (8000450 <ble_init+0x1e0>)
 80002f8:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80002fa:	4b52      	ldr	r3, [pc, #328]	@ (8000444 <ble_init+0x1d4>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	4618      	mov	r0, r3
 8000300:	f003 fb7c 	bl	80039fc <free>
 
	 //INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	 if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 8000304:	2303      	movs	r3, #3
 8000306:	9300      	str	r3, [sp, #0]
 8000308:	2307      	movs	r3, #7
 800030a:	4a54      	ldr	r2, [pc, #336]	@ (800045c <ble_init+0x1ec>)
 800030c:	2107      	movs	r1, #7
 800030e:	4854      	ldr	r0, [pc, #336]	@ (8000460 <ble_init+0x1f0>)
 8000310:	f000 faa2 	bl	8000858 <BLE_command>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d11b      	bne.n	8000352 <ble_init+0xe2>
		stackInitCompleteFlag|=0x04;
 800031a:	4b4d      	ldr	r3, [pc, #308]	@ (8000450 <ble_init+0x1e0>)
 800031c:	881b      	ldrh	r3, [r3, #0]
 800031e:	f043 0304 	orr.w	r3, r3, #4
 8000322:	b29a      	uxth	r2, r3
 8000324:	4b4a      	ldr	r3, [pc, #296]	@ (8000450 <ble_init+0x1e0>)
 8000326:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 8000328:	4b46      	ldr	r3, [pc, #280]	@ (8000444 <ble_init+0x1d4>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	3307      	adds	r3, #7
 800032e:	881b      	ldrh	r3, [r3, #0]
 8000330:	b29a      	uxth	r2, r3
 8000332:	4b4c      	ldr	r3, [pc, #304]	@ (8000464 <ble_init+0x1f4>)
 8000334:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 8000336:	4b43      	ldr	r3, [pc, #268]	@ (8000444 <ble_init+0x1d4>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	3309      	adds	r3, #9
 800033c:	881b      	ldrh	r3, [r3, #0]
 800033e:	b29a      	uxth	r2, r3
 8000340:	4b49      	ldr	r3, [pc, #292]	@ (8000468 <ble_init+0x1f8>)
 8000342:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 8000344:	4b3f      	ldr	r3, [pc, #252]	@ (8000444 <ble_init+0x1d4>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	330b      	adds	r3, #11
 800034a:	881b      	ldrh	r3, [r3, #0]
 800034c:	b29a      	uxth	r2, r3
 800034e:	4b47      	ldr	r3, [pc, #284]	@ (800046c <ble_init+0x1fc>)
 8000350:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000352:	4b3c      	ldr	r3, [pc, #240]	@ (8000444 <ble_init+0x1d4>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4618      	mov	r0, r3
 8000358:	f003 fb50 	bl	80039fc <free>
 
	 //SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	 updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 800035c:	4b44      	ldr	r3, [pc, #272]	@ (8000470 <ble_init+0x200>)
 800035e:	9300      	str	r3, [sp, #0]
 8000360:	2307      	movs	r3, #7
 8000362:	2200      	movs	r2, #0
 8000364:	4940      	ldr	r1, [pc, #256]	@ (8000468 <ble_init+0x1f8>)
 8000366:	483f      	ldr	r0, [pc, #252]	@ (8000464 <ble_init+0x1f4>)
 8000368:	f000 fb3c 	bl	80009e4 <updateCharValue>
	 stackInitCompleteFlag|=0x08;
 800036c:	4b38      	ldr	r3, [pc, #224]	@ (8000450 <ble_init+0x1e0>)
 800036e:	881b      	ldrh	r3, [r3, #0]
 8000370:	f043 0308 	orr.w	r3, r3, #8
 8000374:	b29a      	uxth	r2, r3
 8000376:	4b36      	ldr	r3, [pc, #216]	@ (8000450 <ble_init+0x1e0>)
 8000378:	801a      	strh	r2, [r3, #0]
	 free(rxEvent);
 800037a:	4b32      	ldr	r3, [pc, #200]	@ (8000444 <ble_init+0x1d4>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4618      	mov	r0, r3
 8000380:	f003 fb3c 	bl	80039fc <free>
 
	 //INIT AUTH
	 if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 8000384:	2300      	movs	r3, #0
 8000386:	9300      	str	r3, [sp, #0]
 8000388:	2307      	movs	r3, #7
 800038a:	4a3a      	ldr	r2, [pc, #232]	@ (8000474 <ble_init+0x204>)
 800038c:	2110      	movs	r1, #16
 800038e:	483a      	ldr	r0, [pc, #232]	@ (8000478 <ble_init+0x208>)
 8000390:	f000 fa62 	bl	8000858 <BLE_command>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d106      	bne.n	80003a8 <ble_init+0x138>
		stackInitCompleteFlag|=0x10;
 800039a:	4b2d      	ldr	r3, [pc, #180]	@ (8000450 <ble_init+0x1e0>)
 800039c:	881b      	ldrh	r3, [r3, #0]
 800039e:	f043 0310 	orr.w	r3, r3, #16
 80003a2:	b29a      	uxth	r2, r3
 80003a4:	4b2a      	ldr	r3, [pc, #168]	@ (8000450 <ble_init+0x1e0>)
 80003a6:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003a8:	4b26      	ldr	r3, [pc, #152]	@ (8000444 <ble_init+0x1d4>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4618      	mov	r0, r3
 80003ae:	f003 fb25 	bl	80039fc <free>
 
	 //SET_TX_LEVEL
	 if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 80003b2:	2300      	movs	r3, #0
 80003b4:	9300      	str	r3, [sp, #0]
 80003b6:	2307      	movs	r3, #7
 80003b8:	4a30      	ldr	r2, [pc, #192]	@ (800047c <ble_init+0x20c>)
 80003ba:	2106      	movs	r1, #6
 80003bc:	4830      	ldr	r0, [pc, #192]	@ (8000480 <ble_init+0x210>)
 80003be:	f000 fa4b 	bl	8000858 <BLE_command>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d106      	bne.n	80003d6 <ble_init+0x166>
		stackInitCompleteFlag|=0x20;
 80003c8:	4b21      	ldr	r3, [pc, #132]	@ (8000450 <ble_init+0x1e0>)
 80003ca:	881b      	ldrh	r3, [r3, #0]
 80003cc:	f043 0320 	orr.w	r3, r3, #32
 80003d0:	b29a      	uxth	r2, r3
 80003d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000450 <ble_init+0x1e0>)
 80003d4:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000444 <ble_init+0x1d4>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	4618      	mov	r0, r3
 80003dc:	f003 fb0e 	bl	80039fc <free>
 
	 //SET SCAN RESPONSE DATA
	 if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 80003e0:	2300      	movs	r3, #0
 80003e2:	9300      	str	r3, [sp, #0]
 80003e4:	2307      	movs	r3, #7
 80003e6:	4a27      	ldr	r2, [pc, #156]	@ (8000484 <ble_init+0x214>)
 80003e8:	2124      	movs	r1, #36	@ 0x24
 80003ea:	4827      	ldr	r0, [pc, #156]	@ (8000488 <ble_init+0x218>)
 80003ec:	f000 fa34 	bl	8000858 <BLE_command>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d106      	bne.n	8000404 <ble_init+0x194>
		stackInitCompleteFlag|=0x40;
 80003f6:	4b16      	ldr	r3, [pc, #88]	@ (8000450 <ble_init+0x1e0>)
 80003f8:	881b      	ldrh	r3, [r3, #0]
 80003fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003fe:	b29a      	uxth	r2, r3
 8000400:	4b13      	ldr	r3, [pc, #76]	@ (8000450 <ble_init+0x1e0>)
 8000402:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000404:	4b0f      	ldr	r3, [pc, #60]	@ (8000444 <ble_init+0x1d4>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4618      	mov	r0, r3
 800040a:	f003 faf7 	bl	80039fc <free>
 
	 //This will start the advertisment,
	 setConnectable();
 800040e:	f000 f9a3 	bl	8000758 <setConnectable>
 
	 //add the nordic UART service
	 addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 8000412:	2207      	movs	r2, #7
 8000414:	491d      	ldr	r1, [pc, #116]	@ (800048c <ble_init+0x21c>)
 8000416:	481e      	ldr	r0, [pc, #120]	@ (8000490 <ble_init+0x220>)
 8000418:	f000 fa6a 	bl	80008f0 <addService>
 
	 //add the nordic UART charachteristics
	 addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 800041c:	2310      	movs	r3, #16
 800041e:	9300      	str	r3, [sp, #0]
 8000420:	2314      	movs	r3, #20
 8000422:	4a1a      	ldr	r2, [pc, #104]	@ (800048c <ble_init+0x21c>)
 8000424:	491b      	ldr	r1, [pc, #108]	@ (8000494 <ble_init+0x224>)
 8000426:	481c      	ldr	r0, [pc, #112]	@ (8000498 <ble_init+0x228>)
 8000428:	f000 fa9a 	bl	8000960 <addCharacteristic>
	 addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 800042c:	2304      	movs	r3, #4
 800042e:	9300      	str	r3, [sp, #0]
 8000430:	2314      	movs	r3, #20
 8000432:	4a16      	ldr	r2, [pc, #88]	@ (800048c <ble_init+0x21c>)
 8000434:	4919      	ldr	r1, [pc, #100]	@ (800049c <ble_init+0x22c>)
 8000436:	481a      	ldr	r0, [pc, #104]	@ (80004a0 <ble_init+0x230>)
 8000438:	f000 fa92 	bl	8000960 <addCharacteristic>
 
	 if(stackInitCompleteFlag==255){
	   //turn on led blue if everything was fine
	 //  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	 }
	 return;
 800043c:	bf00      	nop
 }
 800043e:	3708      	adds	r7, #8
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}
 8000444:	200002fc 	.word	0x200002fc
 8000448:	20000314 	.word	0x20000314
 800044c:	20000000 	.word	0x20000000
 8000450:	200002fa 	.word	0x200002fa
 8000454:	2000000c 	.word	0x2000000c
 8000458:	20000008 	.word	0x20000008
 800045c:	2000001c 	.word	0x2000001c
 8000460:	20000014 	.word	0x20000014
 8000464:	200001e4 	.word	0x200001e4
 8000468:	200001e8 	.word	0x200001e8
 800046c:	200001ec 	.word	0x200001ec
 8000470:	20000120 	.word	0x20000120
 8000474:	20000034 	.word	0x20000034
 8000478:	20000024 	.word	0x20000024
 800047c:	20000044 	.word	0x20000044
 8000480:	2000003c 	.word	0x2000003c
 8000484:	2000007c 	.word	0x2000007c
 8000488:	20000058 	.word	0x20000058
 800048c:	200002f0 	.word	0x200002f0
 8000490:	20000128 	.word	0x20000128
 8000494:	200002f8 	.word	0x200002f8
 8000498:	20000148 	.word	0x20000148
 800049c:	200002f4 	.word	0x200002f4
 80004a0:	20000138 	.word	0x20000138

080004a4 <standbyBle>:
 
 void standbyBle() {
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af02      	add	r7, sp, #8
	  //STANDBY MODE
	  if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
 80004aa:	2300      	movs	r3, #0
 80004ac:	9300      	str	r3, [sp, #0]
 80004ae:	2307      	movs	r3, #7
 80004b0:	4a06      	ldr	r2, [pc, #24]	@ (80004cc <standbyBle+0x28>)
 80004b2:	2104      	movs	r1, #4
 80004b4:	4806      	ldr	r0, [pc, #24]	@ (80004d0 <standbyBle+0x2c>)
 80004b6:	f000 f9cf 	bl	8000858 <BLE_command>
	  }
	  free(rxEvent);
 80004ba:	4b06      	ldr	r3, [pc, #24]	@ (80004d4 <standbyBle+0x30>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	4618      	mov	r0, r3
 80004c0:	f003 fa9c 	bl	80039fc <free>
 }
 80004c4:	bf00      	nop
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000050 	.word	0x20000050
 80004d0:	2000004c 	.word	0x2000004c
 80004d4:	200002fc 	.word	0x200002fc

080004d8 <fetchBleEvent>:
 
 int fetchBleEvent(uint8_t *container, int size){
 80004d8:	b580      	push	{r7, lr}
 80004da:	b08c      	sub	sp, #48	@ 0x30
 80004dc:	af02      	add	r7, sp, #8
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
 
   uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 80004e2:	4a3d      	ldr	r2, [pc, #244]	@ (80005d8 <fetchBleEvent+0x100>)
 80004e4:	f107 0318 	add.w	r3, r7, #24
 80004e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004ec:	6018      	str	r0, [r3, #0]
 80004ee:	3304      	adds	r3, #4
 80004f0:	7019      	strb	r1, [r3, #0]
   uint8_t slave_header[5];
 
   //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
   if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80004f2:	2140      	movs	r1, #64	@ 0x40
 80004f4:	4839      	ldr	r0, [pc, #228]	@ (80005dc <fetchBleEvent+0x104>)
 80004f6:	f001 fe5b 	bl	80021b0 <HAL_GPIO_ReadPin>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d065      	beq.n	80005cc <fetchBleEvent+0xf4>
 
   HAL_Delay(5);
 8000500:	2005      	movs	r0, #5
 8000502:	f001 fb55 	bl	8001bb0 <HAL_Delay>
   //PIN_CS of SPI2 LOW
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000506:	2200      	movs	r2, #0
 8000508:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800050c:	4834      	ldr	r0, [pc, #208]	@ (80005e0 <fetchBleEvent+0x108>)
 800050e:	f001 fe67 	bl	80021e0 <HAL_GPIO_WritePin>
 
   //SPI2 in this case, it could change according to the board
   //we send a byte containing a request of reading followed by 4 dummy bytes
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000512:	f107 0210 	add.w	r2, r7, #16
 8000516:	f107 0118 	add.w	r1, r7, #24
 800051a:	2301      	movs	r3, #1
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	2305      	movs	r3, #5
 8000520:	4830      	ldr	r0, [pc, #192]	@ (80005e4 <fetchBleEvent+0x10c>)
 8000522:	f002 fedd 	bl	80032e0 <HAL_SPI_TransmitReceive>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000526:	2201      	movs	r2, #1
 8000528:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800052c:	482c      	ldr	r0, [pc, #176]	@ (80005e0 <fetchBleEvent+0x108>)
 800052e:	f001 fe57 	bl	80021e0 <HAL_GPIO_WritePin>
   HAL_Delay(1);
 8000532:	2001      	movs	r0, #1
 8000534:	f001 fb3c 	bl	8001bb0 <HAL_Delay>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000538:	2200      	movs	r2, #0
 800053a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800053e:	4828      	ldr	r0, [pc, #160]	@ (80005e0 <fetchBleEvent+0x108>)
 8000540:	f001 fe4e 	bl	80021e0 <HAL_GPIO_WritePin>
 
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000544:	f107 0210 	add.w	r2, r7, #16
 8000548:	f107 0118 	add.w	r1, r7, #24
 800054c:	2301      	movs	r3, #1
 800054e:	9300      	str	r3, [sp, #0]
 8000550:	2305      	movs	r3, #5
 8000552:	4824      	ldr	r0, [pc, #144]	@ (80005e4 <fetchBleEvent+0x10c>)
 8000554:	f002 fec4 	bl	80032e0 <HAL_SPI_TransmitReceive>
 
   //let's get the size of data available
   int dataSize;
   dataSize=(slave_header[3]|slave_header[4]<<8);
 8000558:	7cfb      	ldrb	r3, [r7, #19]
 800055a:	461a      	mov	r2, r3
 800055c:	7d3b      	ldrb	r3, [r7, #20]
 800055e:	021b      	lsls	r3, r3, #8
 8000560:	4313      	orrs	r3, r2
 8000562:	627b      	str	r3, [r7, #36]	@ 0x24
   int i;
   char dummy=0xff;
 8000564:	23ff      	movs	r3, #255	@ 0xff
 8000566:	73fb      	strb	r3, [r7, #15]
 
   if(dataSize>size){
 8000568:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	429a      	cmp	r2, r3
 800056e:	dd01      	ble.n	8000574 <fetchBleEvent+0x9c>
	   dataSize=size;
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	627b      	str	r3, [r7, #36]	@ 0x24
   }
 
   if(dataSize>0){
 8000574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000576:	2b00      	cmp	r3, #0
 8000578:	dd1f      	ble.n	80005ba <fetchBleEvent+0xe2>
		 //let's fill the get the bytes availables and insert them into the container variable
		   for(i=0;i<dataSize;i++){
 800057a:	2300      	movs	r3, #0
 800057c:	623b      	str	r3, [r7, #32]
 800057e:	e00d      	b.n	800059c <fetchBleEvent+0xc4>
		   HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 8000580:	6a3b      	ldr	r3, [r7, #32]
 8000582:	687a      	ldr	r2, [r7, #4]
 8000584:	441a      	add	r2, r3
 8000586:	f107 010f 	add.w	r1, r7, #15
 800058a:	2301      	movs	r3, #1
 800058c:	9300      	str	r3, [sp, #0]
 800058e:	2301      	movs	r3, #1
 8000590:	4814      	ldr	r0, [pc, #80]	@ (80005e4 <fetchBleEvent+0x10c>)
 8000592:	f002 fea5 	bl	80032e0 <HAL_SPI_TransmitReceive>
		   for(i=0;i<dataSize;i++){
 8000596:	6a3b      	ldr	r3, [r7, #32]
 8000598:	3301      	adds	r3, #1
 800059a:	623b      	str	r3, [r7, #32]
 800059c:	6a3a      	ldr	r2, [r7, #32]
 800059e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005a0:	429a      	cmp	r2, r3
 80005a2:	dbed      	blt.n	8000580 <fetchBleEvent+0xa8>
 
		   }
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80005a4:	2201      	movs	r2, #1
 80005a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005aa:	480d      	ldr	r0, [pc, #52]	@ (80005e0 <fetchBleEvent+0x108>)
 80005ac:	f001 fe18 	bl	80021e0 <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
		 return -1;
	   }
 
   //let's stop the SPI2
   dataAvailable=0;
 80005b0:	4b0d      	ldr	r3, [pc, #52]	@ (80005e8 <fetchBleEvent+0x110>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
   return BLE_OK;
 80005b6:	2300      	movs	r3, #0
 80005b8:	e00a      	b.n	80005d0 <fetchBleEvent+0xf8>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80005ba:	2201      	movs	r2, #1
 80005bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005c0:	4807      	ldr	r0, [pc, #28]	@ (80005e0 <fetchBleEvent+0x108>)
 80005c2:	f001 fe0d 	bl	80021e0 <HAL_GPIO_WritePin>
		 return -1;
 80005c6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ca:	e001      	b.n	80005d0 <fetchBleEvent+0xf8>
   }else{
   return -2;
 80005cc:	f06f 0301 	mvn.w	r3, #1
   }
 }
 80005d0:	4618      	mov	r0, r3
 80005d2:	3728      	adds	r7, #40	@ 0x28
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	08004a6c 	.word	0x08004a6c
 80005dc:	48001000 	.word	0x48001000
 80005e0:	48000c00 	.word	0x48000c00
 80005e4:	20000318 	.word	0x20000318
 80005e8:	20000314 	.word	0x20000314

080005ec <checkEventResp>:
 
 
 int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 80005ec:	b480      	push	{r7}
 80005ee:	b087      	sub	sp, #28
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
	 int j=0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	617b      	str	r3, [r7, #20]
 
	 for(j=0;j<size;j++){
 80005fc:	2300      	movs	r3, #0
 80005fe:	617b      	str	r3, [r7, #20]
 8000600:	e00f      	b.n	8000622 <checkEventResp+0x36>
 
		 if(event[j]!=reference[j]){
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	68fa      	ldr	r2, [r7, #12]
 8000606:	4413      	add	r3, r2
 8000608:	781a      	ldrb	r2, [r3, #0]
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	68b9      	ldr	r1, [r7, #8]
 800060e:	440b      	add	r3, r1
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	429a      	cmp	r2, r3
 8000614:	d002      	beq.n	800061c <checkEventResp+0x30>
			 return -1;
 8000616:	f04f 33ff 	mov.w	r3, #4294967295
 800061a:	e007      	b.n	800062c <checkEventResp+0x40>
	 for(j=0;j<size;j++){
 800061c:	697b      	ldr	r3, [r7, #20]
 800061e:	3301      	adds	r3, #1
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	697a      	ldr	r2, [r7, #20]
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	429a      	cmp	r2, r3
 8000628:	dbeb      	blt.n	8000602 <checkEventResp+0x16>
		 }
	 }
 
 return BLE_OK;
 800062a:	2300      	movs	r3, #0
 }
 800062c:	4618      	mov	r0, r3
 800062e:	371c      	adds	r7, #28
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr

08000638 <sendCommand>:
 
 void sendCommand(uint8_t *command,int size){
 8000638:	b580      	push	{r7, lr}
 800063a:	b08a      	sub	sp, #40	@ 0x28
 800063c:	af02      	add	r7, sp, #8
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	6039      	str	r1, [r7, #0]
 
	   uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 8000642:	4a1f      	ldr	r2, [pc, #124]	@ (80006c0 <sendCommand+0x88>)
 8000644:	f107 0310 	add.w	r3, r7, #16
 8000648:	e892 0003 	ldmia.w	r2, {r0, r1}
 800064c:	6018      	str	r0, [r3, #0]
 800064e:	3304      	adds	r3, #4
 8000650:	7019      	strb	r1, [r3, #0]
	   uint8_t slave_header[5];
 
	   int result;
 
	 do{
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000652:	2200      	movs	r2, #0
 8000654:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000658:	481a      	ldr	r0, [pc, #104]	@ (80006c4 <sendCommand+0x8c>)
 800065a:	f001 fdc1 	bl	80021e0 <HAL_GPIO_WritePin>
 
	   //wait until it is possible to write
	   //while(!dataAvailable);
	   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 800065e:	f107 0208 	add.w	r2, r7, #8
 8000662:	f107 0110 	add.w	r1, r7, #16
 8000666:	2301      	movs	r3, #1
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	2305      	movs	r3, #5
 800066c:	4816      	ldr	r0, [pc, #88]	@ (80006c8 <sendCommand+0x90>)
 800066e:	f002 fe37 	bl	80032e0 <HAL_SPI_TransmitReceive>
	   int bufferSize=(slave_header[2]<<8|slave_header[1]);
 8000672:	7abb      	ldrb	r3, [r7, #10]
 8000674:	021b      	lsls	r3, r3, #8
 8000676:	7a7a      	ldrb	r2, [r7, #9]
 8000678:	4313      	orrs	r3, r2
 800067a:	61bb      	str	r3, [r7, #24]
	   if(bufferSize>=size){
 800067c:	69ba      	ldr	r2, [r7, #24]
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	429a      	cmp	r2, r3
 8000682:	db09      	blt.n	8000698 <sendCommand+0x60>
		 HAL_SPI_Transmit(&hspi3,command,size,1);
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	b29a      	uxth	r2, r3
 8000688:	2301      	movs	r3, #1
 800068a:	6879      	ldr	r1, [r7, #4]
 800068c:	480e      	ldr	r0, [pc, #56]	@ (80006c8 <sendCommand+0x90>)
 800068e:	f002 fcb2 	bl	8002ff6 <HAL_SPI_Transmit>
		 result=0;
 8000692:	2300      	movs	r3, #0
 8000694:	61fb      	str	r3, [r7, #28]
 8000696:	e002      	b.n	800069e <sendCommand+0x66>
	   }else{
		 result=-1;
 8000698:	f04f 33ff 	mov.w	r3, #4294967295
 800069c:	61fb      	str	r3, [r7, #28]
	   }
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 800069e:	2201      	movs	r2, #1
 80006a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006a4:	4807      	ldr	r0, [pc, #28]	@ (80006c4 <sendCommand+0x8c>)
 80006a6:	f001 fd9b 	bl	80021e0 <HAL_GPIO_WritePin>
	   dataAvailable=0;
 80006aa:	4b08      	ldr	r3, [pc, #32]	@ (80006cc <sendCommand+0x94>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
	 }while(result!=0);
 80006b0:	69fb      	ldr	r3, [r7, #28]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d1cd      	bne.n	8000652 <sendCommand+0x1a>
 
 }
 80006b6:	bf00      	nop
 80006b8:	bf00      	nop
 80006ba:	3720      	adds	r7, #32
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	08004a74 	.word	0x08004a74
 80006c4:	48000c00 	.word	0x48000c00
 80006c8:	20000318 	.word	0x20000318
 80006cc:	20000314 	.word	0x20000314

080006d0 <catchBLE>:
 
 void catchBLE(uint8_t * byte1, uint8_t * byte2){
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	6039      	str	r1, [r7, #0]
	 int result=fetchBleEvent(buffer,127);
 80006da:	217f      	movs	r1, #127	@ 0x7f
 80006dc:	4819      	ldr	r0, [pc, #100]	@ (8000744 <catchBLE+0x74>)
 80006de:	f7ff fefb 	bl	80004d8 <fetchBleEvent>
 80006e2:	60f8      	str	r0, [r7, #12]
	 if(result==BLE_OK){
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d128      	bne.n	800073c <catchBLE+0x6c>
		 if(checkEventResp(buffer,EVENT_DISCONNECTED,3)==BLE_OK){
 80006ea:	2203      	movs	r2, #3
 80006ec:	4916      	ldr	r1, [pc, #88]	@ (8000748 <catchBLE+0x78>)
 80006ee:	4815      	ldr	r0, [pc, #84]	@ (8000744 <catchBLE+0x74>)
 80006f0:	f7ff ff7c 	bl	80005ec <checkEventResp>
			 //setConnectable();
		 }
		 if(checkEventResp(buffer, EVENT_CONNECTED, 5)==BLE_OK){
 80006f4:	2205      	movs	r2, #5
 80006f6:	4915      	ldr	r1, [pc, #84]	@ (800074c <catchBLE+0x7c>)
 80006f8:	4812      	ldr	r0, [pc, #72]	@ (8000744 <catchBLE+0x74>)
 80006fa:	f7ff ff77 	bl	80005ec <checkEventResp>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d109      	bne.n	8000718 <catchBLE+0x48>
			 // Little Endian Format
			 *(connectionHandler) = buffer[5];
 8000704:	4b0f      	ldr	r3, [pc, #60]	@ (8000744 <catchBLE+0x74>)
 8000706:	795b      	ldrb	r3, [r3, #5]
 8000708:	b21a      	sxth	r2, r3
 800070a:	4b11      	ldr	r3, [pc, #68]	@ (8000750 <catchBLE+0x80>)
 800070c:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 800070e:	4b0d      	ldr	r3, [pc, #52]	@ (8000744 <catchBLE+0x74>)
 8000710:	799b      	ldrb	r3, [r3, #6]
 8000712:	b21a      	sxth	r2, r3
 8000714:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <catchBLE+0x80>)
 8000716:	805a      	strh	r2, [r3, #2]
		 }
		 if (checkEventResp(buffer, EVENT_GATT_CHANGED, 5) == BLE_OK){
 8000718:	2205      	movs	r2, #5
 800071a:	490e      	ldr	r1, [pc, #56]	@ (8000754 <catchBLE+0x84>)
 800071c:	4809      	ldr	r0, [pc, #36]	@ (8000744 <catchBLE+0x74>)
 800071e:	f7ff ff65 	bl	80005ec <checkEventResp>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d109      	bne.n	800073c <catchBLE+0x6c>
			 *(connectionHandler) = buffer[5];
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <catchBLE+0x74>)
 800072a:	795b      	ldrb	r3, [r3, #5]
 800072c:	b21a      	sxth	r2, r3
 800072e:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <catchBLE+0x80>)
 8000730:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 8000732:	4b04      	ldr	r3, [pc, #16]	@ (8000744 <catchBLE+0x74>)
 8000734:	799b      	ldrb	r3, [r3, #6]
 8000736:	b21a      	sxth	r2, r3
 8000738:	4b05      	ldr	r3, [pc, #20]	@ (8000750 <catchBLE+0x80>)
 800073a:	805a      	strh	r2, [r3, #2]
		 }
	 }else{
		 //something bad is happening if I am here
	 }
 }
 800073c:	bf00      	nop
 800073e:	3710      	adds	r7, #16
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	200001f0 	.word	0x200001f0
 8000748:	200000f8 	.word	0x200000f8
 800074c:	20000104 	.word	0x20000104
 8000750:	20000158 	.word	0x20000158
 8000754:	2000010c 	.word	0x2000010c

08000758 <setConnectable>:
 
 void setConnectable(){
 8000758:	b590      	push	{r4, r7, lr}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
	 uint8_t* rxEvent;
	//Start advertising
	uint8_t *localname;
	int res;
	localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 800075e:	200c      	movs	r0, #12
 8000760:	f003 f944 	bl	80039ec <malloc>
 8000764:	4603      	mov	r3, r0
 8000766:	60fb      	str	r3, [r7, #12]
	memcpy(localname,deviceName,sizeof(deviceName));
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	4a37      	ldr	r2, [pc, #220]	@ (8000848 <setConnectable+0xf0>)
 800076c:	6810      	ldr	r0, [r2, #0]
 800076e:	6018      	str	r0, [r3, #0]
 8000770:	8891      	ldrh	r1, [r2, #4]
 8000772:	7992      	ldrb	r2, [r2, #6]
 8000774:	8099      	strh	r1, [r3, #4]
 8000776:	719a      	strb	r2, [r3, #6]
	localname[sizeof(deviceName)+1]=0x00;
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	3308      	adds	r3, #8
 800077c:	2200      	movs	r2, #0
 800077e:	701a      	strb	r2, [r3, #0]
	localname[sizeof(deviceName)+2]=0x00;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	3309      	adds	r3, #9
 8000784:	2200      	movs	r2, #0
 8000786:	701a      	strb	r2, [r3, #0]
	localname[sizeof(deviceName)+3]=0x00;
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	330a      	adds	r3, #10
 800078c:	2200      	movs	r2, #0
 800078e:	701a      	strb	r2, [r3, #0]
	localname[sizeof(deviceName)+4]=0x00;
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	330b      	adds	r3, #11
 8000794:	2200      	movs	r2, #0
 8000796:	701a      	strb	r2, [r3, #0]
	localname[sizeof(deviceName)]=0x00;
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	3307      	adds	r3, #7
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]


	ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 80007a0:	4b2a      	ldr	r3, [pc, #168]	@ (800084c <setConnectable+0xf4>)
 80007a2:	2208      	movs	r2, #8
 80007a4:	72da      	strb	r2, [r3, #11]
	ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 80007a6:	4b29      	ldr	r3, [pc, #164]	@ (800084c <setConnectable+0xf4>)
 80007a8:	2215      	movs	r2, #21
 80007aa:	70da      	strb	r2, [r3, #3]

	uint8_t *discoverableCommand;
	discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 80007ac:	2019      	movs	r0, #25
 80007ae:	f003 f91d 	bl	80039ec <malloc>
 80007b2:	4603      	mov	r3, r0
 80007b4:	60bb      	str	r3, [r7, #8]
	memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 80007b6:	68bb      	ldr	r3, [r7, #8]
 80007b8:	4a24      	ldr	r2, [pc, #144]	@ (800084c <setConnectable+0xf4>)
 80007ba:	461c      	mov	r4, r3
 80007bc:	4613      	mov	r3, r2
 80007be:	cb07      	ldmia	r3!, {r0, r1, r2}
 80007c0:	6020      	str	r0, [r4, #0]
 80007c2:	6061      	str	r1, [r4, #4]
 80007c4:	60a2      	str	r2, [r4, #8]
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	7323      	strb	r3, [r4, #12]
	memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 80007ca:	68bb      	ldr	r3, [r7, #8]
 80007cc:	330d      	adds	r3, #13
 80007ce:	220c      	movs	r2, #12
 80007d0:	68f9      	ldr	r1, [r7, #12]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f003 fc7f 	bl	80040d6 <memcpy>

	// remove existing buffer content
	rxEvent=(uint8_t*)malloc(7);
 80007d8:	2007      	movs	r0, #7
 80007da:	f003 f907 	bl	80039ec <malloc>
 80007de:	4603      	mov	r3, r0
 80007e0:	607b      	str	r3, [r7, #4]
	res=fetchBleEvent(rxEvent,7);
 80007e2:	2107      	movs	r1, #7
 80007e4:	6878      	ldr	r0, [r7, #4]
 80007e6:	f7ff fe77 	bl	80004d8 <fetchBleEvent>
 80007ea:	6038      	str	r0, [r7, #0]

	// send the command to make the peripheral discoverable
	sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 80007ec:	2119      	movs	r1, #25
 80007ee:	68b8      	ldr	r0, [r7, #8]
 80007f0:	f7ff ff22 	bl	8000638 <sendCommand>
	HAL_Delay(100);
 80007f4:	2064      	movs	r0, #100	@ 0x64
 80007f6:	f001 f9db 	bl	8001bb0 <HAL_Delay>
	res=fetchBleEvent(rxEvent,7);
 80007fa:	2107      	movs	r1, #7
 80007fc:	6878      	ldr	r0, [r7, #4]
 80007fe:	f7ff fe6b 	bl	80004d8 <fetchBleEvent>
 8000802:	6038      	str	r0, [r7, #0]
	if(res==BLE_OK){
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d10e      	bne.n	8000828 <setConnectable+0xd0>
	   if(checkEventResp(rxEvent, ACI_GAP_SET_DISCOVERABLE_COMPLETE, 7)==BLE_OK){
 800080a:	2207      	movs	r2, #7
 800080c:	4910      	ldr	r1, [pc, #64]	@ (8000850 <setConnectable+0xf8>)
 800080e:	6878      	ldr	r0, [r7, #4]
 8000810:	f7ff feec 	bl	80005ec <checkEventResp>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d106      	bne.n	8000828 <setConnectable+0xd0>
		  stackInitCompleteFlag|=0x80;
 800081a:	4b0e      	ldr	r3, [pc, #56]	@ (8000854 <setConnectable+0xfc>)
 800081c:	881b      	ldrh	r3, [r3, #0]
 800081e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000822:	b29a      	uxth	r2, r3
 8000824:	4b0b      	ldr	r3, [pc, #44]	@ (8000854 <setConnectable+0xfc>)
 8000826:	801a      	strh	r2, [r3, #0]
	   }
	}
	free(rxEvent);
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f003 f8e7 	bl	80039fc <free>
	free(discoverableCommand);
 800082e:	68b8      	ldr	r0, [r7, #8]
 8000830:	f003 f8e4 	bl	80039fc <free>
	free(localname);
 8000834:	68f8      	ldr	r0, [r7, #12]
 8000836:	f003 f8e1 	bl	80039fc <free>
	HAL_Delay(10);
 800083a:	200a      	movs	r0, #10
 800083c:	f001 f9b8 	bl	8001bb0 <HAL_Delay>
 }
 8000840:	bf00      	nop
 8000842:	3714      	adds	r7, #20
 8000844:	46bd      	mov	sp, r7
 8000846:	bd90      	pop	{r4, r7, pc}
 8000848:	20000120 	.word	0x20000120
 800084c:	20000084 	.word	0x20000084
 8000850:	20000094 	.word	0x20000094
 8000854:	200002fa 	.word	0x200002fa

08000858 <BLE_command>:
  * @param sizeRes Expected size of the response result.
  * @param returnHandles Number of handles expected in the response (each handle occupies 2 bytes).
  * @return int Returns BLE_OK if the command was successfully executed and the event response is valid,
  *             or an error code if something went wrong.
  */
 int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af00      	add	r7, sp, #0
 800085e:	60f8      	str	r0, [r7, #12]
 8000860:	60b9      	str	r1, [r7, #8]
 8000862:	607a      	str	r2, [r7, #4]
 8000864:	603b      	str	r3, [r7, #0]
		int response;
 
		sendCommand(command,size);
 8000866:	68b9      	ldr	r1, [r7, #8]
 8000868:	68f8      	ldr	r0, [r7, #12]
 800086a:	f7ff fee5 	bl	8000638 <sendCommand>
		rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 800086e:	6a3b      	ldr	r3, [r7, #32]
 8000870:	005a      	lsls	r2, r3, #1
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	4413      	add	r3, r2
 8000876:	4618      	mov	r0, r3
 8000878:	f003 f8b8 	bl	80039ec <malloc>
 800087c:	4603      	mov	r3, r0
 800087e:	461a      	mov	r2, r3
 8000880:	4b19      	ldr	r3, [pc, #100]	@ (80008e8 <BLE_command+0x90>)
 8000882:	601a      	str	r2, [r3, #0]
 
		long contatore=0;
 8000884:	2300      	movs	r3, #0
 8000886:	613b      	str	r3, [r7, #16]
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000888:	e007      	b.n	800089a <BLE_command+0x42>
			contatore++;
 800088a:	693b      	ldr	r3, [r7, #16]
 800088c:	3301      	adds	r3, #1
 800088e:	613b      	str	r3, [r7, #16]
			if(contatore>30000){
 8000890:	693b      	ldr	r3, [r7, #16]
 8000892:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000896:	4293      	cmp	r3, r2
 8000898:	dc07      	bgt.n	80008aa <BLE_command+0x52>
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 800089a:	2140      	movs	r1, #64	@ 0x40
 800089c:	4813      	ldr	r0, [pc, #76]	@ (80008ec <BLE_command+0x94>)
 800089e:	f001 fc87 	bl	80021b0 <HAL_GPIO_ReadPin>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d0f0      	beq.n	800088a <BLE_command+0x32>
 80008a8:	e000      	b.n	80008ac <BLE_command+0x54>
				break;
 80008aa:	bf00      	nop
			}
		}
 
 
		response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 80008ac:	4b0e      	ldr	r3, [pc, #56]	@ (80008e8 <BLE_command+0x90>)
 80008ae:	6818      	ldr	r0, [r3, #0]
 80008b0:	6a3b      	ldr	r3, [r7, #32]
 80008b2:	005a      	lsls	r2, r3, #1
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	4413      	add	r3, r2
 80008b8:	4619      	mov	r1, r3
 80008ba:	f7ff fe0d 	bl	80004d8 <fetchBleEvent>
 80008be:	6178      	str	r0, [r7, #20]
		if(response==BLE_OK){
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d107      	bne.n	80008d6 <BLE_command+0x7e>
			response=checkEventResp(rxEvent,result,sizeRes);
 80008c6:	4b08      	ldr	r3, [pc, #32]	@ (80008e8 <BLE_command+0x90>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	683a      	ldr	r2, [r7, #0]
 80008cc:	6879      	ldr	r1, [r7, #4]
 80008ce:	4618      	mov	r0, r3
 80008d0:	f7ff fe8c 	bl	80005ec <checkEventResp>
 80008d4:	6178      	str	r0, [r7, #20]
		}
		HAL_Delay(10);
 80008d6:	200a      	movs	r0, #10
 80008d8:	f001 f96a 	bl	8001bb0 <HAL_Delay>
 
 
	 return response;
 80008dc:	697b      	ldr	r3, [r7, #20]
 }
 80008de:	4618      	mov	r0, r3
 80008e0:	3718      	adds	r7, #24
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	200002fc 	.word	0x200002fc
 80008ec:	48001000 	.word	0x48001000

080008f0 <addService>:
 
 void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b086      	sub	sp, #24
 80008f4:	af02      	add	r7, sp, #8
 80008f6:	60f8      	str	r0, [r7, #12]
 80008f8:	60b9      	str	r1, [r7, #8]
 80008fa:	607a      	str	r2, [r7, #4]
 
 
	 //memcpy
	 memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 80008fc:	4b14      	ldr	r3, [pc, #80]	@ (8000950 <addService+0x60>)
 80008fe:	2210      	movs	r2, #16
 8000900:	68f9      	ldr	r1, [r7, #12]
 8000902:	4618      	mov	r0, r3
 8000904:	f003 fbe7 	bl	80040d6 <memcpy>
	 ADD_PRIMARY_SERVICE[22]=attributes;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	b2da      	uxtb	r2, r3
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <addService+0x64>)
 800090e:	759a      	strb	r2, [r3, #22]
		if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 8000910:	2301      	movs	r3, #1
 8000912:	9300      	str	r3, [sp, #0]
 8000914:	2307      	movs	r3, #7
 8000916:	4a10      	ldr	r2, [pc, #64]	@ (8000958 <addService+0x68>)
 8000918:	2117      	movs	r1, #23
 800091a:	480e      	ldr	r0, [pc, #56]	@ (8000954 <addService+0x64>)
 800091c:	f7ff ff9c 	bl	8000858 <BLE_command>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d10a      	bne.n	800093c <addService+0x4c>
			handle[0]=rxEvent[7];
 8000926:	4b0d      	ldr	r3, [pc, #52]	@ (800095c <addService+0x6c>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	79da      	ldrb	r2, [r3, #7]
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	701a      	strb	r2, [r3, #0]
			handle[1]=rxEvent[8];
 8000930:	4b0a      	ldr	r3, [pc, #40]	@ (800095c <addService+0x6c>)
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	3301      	adds	r3, #1
 8000938:	7a12      	ldrb	r2, [r2, #8]
 800093a:	701a      	strb	r2, [r3, #0]
		 }
		free(rxEvent);
 800093c:	4b07      	ldr	r3, [pc, #28]	@ (800095c <addService+0x6c>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4618      	mov	r0, r3
 8000942:	f003 f85b 	bl	80039fc <free>
 }
 8000946:	bf00      	nop
 8000948:	3710      	adds	r7, #16
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200000a1 	.word	0x200000a1
 8000954:	2000009c 	.word	0x2000009c
 8000958:	200000b4 	.word	0x200000b4
 800095c:	200002fc 	.word	0x200002fc

08000960 <addCharacteristic>:
 
 void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 8000960:	b580      	push	{r7, lr}
 8000962:	b086      	sub	sp, #24
 8000964:	af02      	add	r7, sp, #8
 8000966:	60f8      	str	r0, [r7, #12]
 8000968:	60b9      	str	r1, [r7, #8]
 800096a:	607a      	str	r2, [r7, #4]
 800096c:	70fb      	strb	r3, [r7, #3]
	 memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 800096e:	4b19      	ldr	r3, [pc, #100]	@ (80009d4 <addCharacteristic+0x74>)
 8000970:	2210      	movs	r2, #16
 8000972:	68f9      	ldr	r1, [r7, #12]
 8000974:	4618      	mov	r0, r3
 8000976:	f003 fbae 	bl	80040d6 <memcpy>
 
	 ADD_CUSTOM_CHAR[4]= handleService[0];
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	781a      	ldrb	r2, [r3, #0]
 800097e:	4b16      	ldr	r3, [pc, #88]	@ (80009d8 <addCharacteristic+0x78>)
 8000980:	711a      	strb	r2, [r3, #4]
	 ADD_CUSTOM_CHAR[5]= handleService[1];
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	785a      	ldrb	r2, [r3, #1]
 8000986:	4b14      	ldr	r3, [pc, #80]	@ (80009d8 <addCharacteristic+0x78>)
 8000988:	715a      	strb	r2, [r3, #5]
	 ADD_CUSTOM_CHAR[23]= maxsize;
 800098a:	4a13      	ldr	r2, [pc, #76]	@ (80009d8 <addCharacteristic+0x78>)
 800098c:	78fb      	ldrb	r3, [r7, #3]
 800098e:	75d3      	strb	r3, [r2, #23]
	 ADD_CUSTOM_CHAR[25]= proprieties;
 8000990:	4a11      	ldr	r2, [pc, #68]	@ (80009d8 <addCharacteristic+0x78>)
 8000992:	7e3b      	ldrb	r3, [r7, #24]
 8000994:	7653      	strb	r3, [r2, #25]
	 if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 8000996:	2301      	movs	r3, #1
 8000998:	9300      	str	r3, [sp, #0]
 800099a:	2307      	movs	r3, #7
 800099c:	4a0f      	ldr	r2, [pc, #60]	@ (80009dc <addCharacteristic+0x7c>)
 800099e:	211e      	movs	r1, #30
 80009a0:	480d      	ldr	r0, [pc, #52]	@ (80009d8 <addCharacteristic+0x78>)
 80009a2:	f7ff ff59 	bl	8000858 <BLE_command>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d10a      	bne.n	80009c2 <addCharacteristic+0x62>
		 handleChar[0]=rxEvent[7];
 80009ac:	4b0c      	ldr	r3, [pc, #48]	@ (80009e0 <addCharacteristic+0x80>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	79da      	ldrb	r2, [r3, #7]
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	701a      	strb	r2, [r3, #0]
		 handleChar[1]=rxEvent[8];
 80009b6:	4b0a      	ldr	r3, [pc, #40]	@ (80009e0 <addCharacteristic+0x80>)
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	3301      	adds	r3, #1
 80009be:	7a12      	ldrb	r2, [r2, #8]
 80009c0:	701a      	strb	r2, [r3, #0]
	 }
	 free(rxEvent);
 80009c2:	4b07      	ldr	r3, [pc, #28]	@ (80009e0 <addCharacteristic+0x80>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4618      	mov	r0, r3
 80009c8:	f003 f818 	bl	80039fc <free>
 }
 80009cc:	bf00      	nop
 80009ce:	3710      	adds	r7, #16
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	200000c3 	.word	0x200000c3
 80009d8:	200000bc 	.word	0x200000bc
 80009dc:	200000dc 	.word	0x200000dc
 80009e0:	200002fc 	.word	0x200002fc

080009e4 <updateCharValue>:
 
 void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b088      	sub	sp, #32
 80009e8:	af02      	add	r7, sp, #8
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
 80009f0:	603b      	str	r3, [r7, #0]
	 UPDATE_CHAR[3]=size+6;
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	3306      	adds	r3, #6
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	4b21      	ldr	r3, [pc, #132]	@ (8000a80 <updateCharValue+0x9c>)
 80009fc:	70da      	strb	r2, [r3, #3]
	 UPDATE_CHAR[4]=handleService[0];
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	781a      	ldrb	r2, [r3, #0]
 8000a02:	4b1f      	ldr	r3, [pc, #124]	@ (8000a80 <updateCharValue+0x9c>)
 8000a04:	711a      	strb	r2, [r3, #4]
	 UPDATE_CHAR[5]=handleService[1];
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	785a      	ldrb	r2, [r3, #1]
 8000a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a80 <updateCharValue+0x9c>)
 8000a0c:	715a      	strb	r2, [r3, #5]
	 UPDATE_CHAR[6]=handleChar[0];
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	781a      	ldrb	r2, [r3, #0]
 8000a12:	4b1b      	ldr	r3, [pc, #108]	@ (8000a80 <updateCharValue+0x9c>)
 8000a14:	719a      	strb	r2, [r3, #6]
	 UPDATE_CHAR[7]=handleChar[1];
 8000a16:	68bb      	ldr	r3, [r7, #8]
 8000a18:	785a      	ldrb	r2, [r3, #1]
 8000a1a:	4b19      	ldr	r3, [pc, #100]	@ (8000a80 <updateCharValue+0x9c>)
 8000a1c:	71da      	strb	r2, [r3, #7]
	 UPDATE_CHAR[8]=offset;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	b2da      	uxtb	r2, r3
 8000a22:	4b17      	ldr	r3, [pc, #92]	@ (8000a80 <updateCharValue+0x9c>)
 8000a24:	721a      	strb	r2, [r3, #8]
	 UPDATE_CHAR[9]=size;
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	b2da      	uxtb	r2, r3
 8000a2a:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <updateCharValue+0x9c>)
 8000a2c:	725a      	strb	r2, [r3, #9]
 
	 uint8_t* commandComplete;
	 commandComplete=(uint8_t*)malloc(10+size);
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	330a      	adds	r3, #10
 8000a32:	4618      	mov	r0, r3
 8000a34:	f002 ffda 	bl	80039ec <malloc>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	617b      	str	r3, [r7, #20]
	 memcpy(commandComplete,UPDATE_CHAR,10);
 8000a3c:	220a      	movs	r2, #10
 8000a3e:	4910      	ldr	r1, [pc, #64]	@ (8000a80 <updateCharValue+0x9c>)
 8000a40:	6978      	ldr	r0, [r7, #20]
 8000a42:	f003 fb48 	bl	80040d6 <memcpy>
	 memcpy(commandComplete+10,data,size);
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	330a      	adds	r3, #10
 8000a4a:	683a      	ldr	r2, [r7, #0]
 8000a4c:	6a39      	ldr	r1, [r7, #32]
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f003 fb41 	bl	80040d6 <memcpy>
 
	 BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	f103 010a 	add.w	r1, r3, #10
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	9300      	str	r3, [sp, #0]
 8000a5e:	2307      	movs	r3, #7
 8000a60:	4a08      	ldr	r2, [pc, #32]	@ (8000a84 <updateCharValue+0xa0>)
 8000a62:	6978      	ldr	r0, [r7, #20]
 8000a64:	f7ff fef8 	bl	8000858 <BLE_command>
 
	 free(commandComplete);
 8000a68:	6978      	ldr	r0, [r7, #20]
 8000a6a:	f002 ffc7 	bl	80039fc <free>
	 free(rxEvent);
 8000a6e:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <updateCharValue+0xa4>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4618      	mov	r0, r3
 8000a74:	f002 ffc2 	bl	80039fc <free>
 }
 8000a78:	bf00      	nop
 8000a7a:	3718      	adds	r7, #24
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	200000e4 	.word	0x200000e4
 8000a84:	200000dc 	.word	0x200000dc
 8000a88:	200002fc 	.word	0x200002fc

08000a8c <disconnectBLE>:
 
 /** 
  * @brief Disconnects the peripheral from the central
 */
 void disconnectBLE(){
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af02      	add	r7, sp, #8
	 if (connectionHandler[0] == -1 && connectionHandler[1] == -1){
 8000a92:	4b24      	ldr	r3, [pc, #144]	@ (8000b24 <disconnectBLE+0x98>)
 8000a94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a9c:	d105      	bne.n	8000aaa <disconnectBLE+0x1e>
 8000a9e:	4b21      	ldr	r3, [pc, #132]	@ (8000b24 <disconnectBLE+0x98>)
 8000aa0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aa8:	d037      	beq.n	8000b1a <disconnectBLE+0x8e>
		// should not be -1
		return;
	 }
	 uint8_t command[7];
	 memcpy(command, DISCONNECT, 4);
 8000aaa:	4b1f      	ldr	r3, [pc, #124]	@ (8000b28 <disconnectBLE+0x9c>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	607b      	str	r3, [r7, #4]
	 command[4] = connectionHandler[0];
 8000ab0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b24 <disconnectBLE+0x98>)
 8000ab2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	723b      	strb	r3, [r7, #8]
	 command[5] = connectionHandler[1];
 8000aba:	4b1a      	ldr	r3, [pc, #104]	@ (8000b24 <disconnectBLE+0x98>)
 8000abc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	727b      	strb	r3, [r7, #9]
	 command[6] = 0x13;
 8000ac4:	2313      	movs	r3, #19
 8000ac6:	72bb      	strb	r3, [r7, #10]
	 if(BLE_command(command,sizeof(command),EVENT_DISCONNECT_PENDING,7,0)==BLE_OK){
 8000ac8:	1d38      	adds	r0, r7, #4
 8000aca:	2300      	movs	r3, #0
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	2307      	movs	r3, #7
 8000ad0:	4a16      	ldr	r2, [pc, #88]	@ (8000b2c <disconnectBLE+0xa0>)
 8000ad2:	2107      	movs	r1, #7
 8000ad4:	f7ff fec0 	bl	8000858 <BLE_command>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d11e      	bne.n	8000b1c <disconnectBLE+0x90>
		 int result=fetchBleEvent(buffer,127);
 8000ade:	217f      	movs	r1, #127	@ 0x7f
 8000ae0:	4813      	ldr	r0, [pc, #76]	@ (8000b30 <disconnectBLE+0xa4>)
 8000ae2:	f7ff fcf9 	bl	80004d8 <fetchBleEvent>
 8000ae6:	60f8      	str	r0, [r7, #12]
		 if(result==BLE_OK){
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d10f      	bne.n	8000b0e <disconnectBLE+0x82>
			  if(checkEventResp(buffer,EVENT_DISCONNECTED,4)==BLE_OK){
 8000aee:	2204      	movs	r2, #4
 8000af0:	4910      	ldr	r1, [pc, #64]	@ (8000b34 <disconnectBLE+0xa8>)
 8000af2:	480f      	ldr	r0, [pc, #60]	@ (8000b30 <disconnectBLE+0xa4>)
 8000af4:	f7ff fd7a 	bl	80005ec <checkEventResp>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d107      	bne.n	8000b0e <disconnectBLE+0x82>
				  //setConnectable();
				  connectionHandler[0] = -1;
 8000afe:	4b09      	ldr	r3, [pc, #36]	@ (8000b24 <disconnectBLE+0x98>)
 8000b00:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b04:	801a      	strh	r2, [r3, #0]
				  connectionHandler[1] = -1;
 8000b06:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <disconnectBLE+0x98>)
 8000b08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b0c:	805a      	strh	r2, [r3, #2]
			  }
		 }
	 free(rxEvent);
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b38 <disconnectBLE+0xac>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4618      	mov	r0, r3
 8000b14:	f002 ff72 	bl	80039fc <free>
 8000b18:	e000      	b.n	8000b1c <disconnectBLE+0x90>
		return;
 8000b1a:	bf00      	nop
	 }
 }
 8000b1c:	3710      	adds	r7, #16
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	20000158 	.word	0x20000158
 8000b28:	200000f4 	.word	0x200000f4
 8000b2c:	200000fc 	.word	0x200000fc
 8000b30:	200001f0 	.word	0x200001f0
 8000b34:	200000f8 	.word	0x200000f8
 8000b38:	200002fc 	.word	0x200002fc

08000b3c <setDiscoverability>:
 /**
  * DO NOT CHANGE FUNCTION definition
  * @brief Sets the discoverability of the peripheral
  * @param mode 0 => Non Discoverable, 1 => Discoverable
  * */
 void setDiscoverability(uint8_t mode){
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af02      	add	r7, sp, #8
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]
	 if (mode == 1){
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d102      	bne.n	8000b52 <setDiscoverability+0x16>
		 setConnectable();
 8000b4c:	f7ff fe04 	bl	8000758 <setConnectable>
		 free(rxEvent);
	 }
	 else{
		 // Do nothing
	 }
 }
 8000b50:	e00f      	b.n	8000b72 <setDiscoverability+0x36>
	 else if (mode == 0){
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d10c      	bne.n	8000b72 <setDiscoverability+0x36>
		 if(BLE_command(ACI_GAP_SET_NON_DISCOVERABLE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE),ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE),0)==BLE_OK){
 8000b58:	2300      	movs	r3, #0
 8000b5a:	9300      	str	r3, [sp, #0]
 8000b5c:	2307      	movs	r3, #7
 8000b5e:	4a07      	ldr	r2, [pc, #28]	@ (8000b7c <setDiscoverability+0x40>)
 8000b60:	2104      	movs	r1, #4
 8000b62:	4807      	ldr	r0, [pc, #28]	@ (8000b80 <setDiscoverability+0x44>)
 8000b64:	f7ff fe78 	bl	8000858 <BLE_command>
		 free(rxEvent);
 8000b68:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <setDiscoverability+0x48>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f002 ff45 	bl	80039fc <free>
 }
 8000b72:	bf00      	nop
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	20000118 	.word	0x20000118
 8000b80:	20000114 	.word	0x20000114
 8000b84:	200002fc 	.word	0x200002fc

08000b88 <i2c_init>:
#include <stdint.h>
#include <stm32l475xx.h>
#include <stdio.h>
#include "i2c.h"

void i2c_init() {
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;   // Enable I2C2 clock
 8000b8c:	4b47      	ldr	r3, [pc, #284]	@ (8000cac <i2c_init+0x124>)
 8000b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b90:	4a46      	ldr	r2, [pc, #280]	@ (8000cac <i2c_init+0x124>)
 8000b92:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b96:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->APB1SMENR1 |= RCC_APB1SMENR1_I2C2SMEN;
 8000b98:	4b44      	ldr	r3, [pc, #272]	@ (8000cac <i2c_init+0x124>)
 8000b9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000b9c:	4a43      	ldr	r2, [pc, #268]	@ (8000cac <i2c_init+0x124>)
 8000b9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ba2:	6793      	str	r3, [r2, #120]	@ 0x78
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;   //enable GPIOB clock
 8000ba4:	4b41      	ldr	r3, [pc, #260]	@ (8000cac <i2c_init+0x124>)
 8000ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba8:	4a40      	ldr	r2, [pc, #256]	@ (8000cac <i2c_init+0x124>)
 8000baa:	f043 0302 	orr.w	r3, r3, #2
 8000bae:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2SMENR |= RCC_AHB2SMENR_GPIOBSMEN;   //enable GPIOB clock
 8000bb0:	4b3e      	ldr	r3, [pc, #248]	@ (8000cac <i2c_init+0x124>)
 8000bb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000bb4:	4a3d      	ldr	r2, [pc, #244]	@ (8000cac <i2c_init+0x124>)
 8000bb6:	f043 0302 	orr.w	r3, r3, #2
 8000bba:	66d3      	str	r3, [r2, #108]	@ 0x6c


	I2C2->CR1 &= ~I2C_CR1_PE; // Disable the I2C2 peripheral for configuration
 8000bbc:	4b3c      	ldr	r3, [pc, #240]	@ (8000cb0 <i2c_init+0x128>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a3b      	ldr	r2, [pc, #236]	@ (8000cb0 <i2c_init+0x128>)
 8000bc2:	f023 0301 	bic.w	r3, r3, #1
 8000bc6:	6013      	str	r3, [r2, #0]
	//repeat above for PB11 pin

	GPIOB->MODER &= ~(3 << (10 * 2));  // Clear PB10 mode
 8000bc8:	4b3a      	ldr	r3, [pc, #232]	@ (8000cb4 <i2c_init+0x12c>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a39      	ldr	r2, [pc, #228]	@ (8000cb4 <i2c_init+0x12c>)
 8000bce:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000bd2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (2 << (10 * 2));   // Set PB10 to Alternate Function mode (10)
 8000bd4:	4b37      	ldr	r3, [pc, #220]	@ (8000cb4 <i2c_init+0x12c>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a36      	ldr	r2, [pc, #216]	@ (8000cb4 <i2c_init+0x12c>)
 8000bda:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bde:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &= ~(3 << (11 * 2));  // Clear PB11 mode
 8000be0:	4b34      	ldr	r3, [pc, #208]	@ (8000cb4 <i2c_init+0x12c>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a33      	ldr	r2, [pc, #204]	@ (8000cb4 <i2c_init+0x12c>)
 8000be6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000bea:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (2 << (11 * 2)); 	//Set PB11 to Alternate Function mode (10)
 8000bec:	4b31      	ldr	r3, [pc, #196]	@ (8000cb4 <i2c_init+0x12c>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a30      	ldr	r2, [pc, #192]	@ (8000cb4 <i2c_init+0x12c>)
 8000bf2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000bf6:	6013      	str	r3, [r2, #0]

	 // setting to Open-Drain mode for PB10 and PB11

	GPIOB->OTYPER |= (1 << 10) | (1 << 11);   //set bit 10 and 11 to 1, which sets to open drain
 8000bf8:	4b2e      	ldr	r3, [pc, #184]	@ (8000cb4 <i2c_init+0x12c>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	4a2d      	ldr	r2, [pc, #180]	@ (8000cb4 <i2c_init+0x12c>)
 8000bfe:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000c02:	6053      	str	r3, [r2, #4]

	GPIOB->PUPDR &= ~(3 << (10 * 2));  // Clear PB10 PUPDR
 8000c04:	4b2b      	ldr	r3, [pc, #172]	@ (8000cb4 <i2c_init+0x12c>)
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	4a2a      	ldr	r2, [pc, #168]	@ (8000cb4 <i2c_init+0x12c>)
 8000c0a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000c0e:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (1 << (10 * 2));   // Set PB10 as Pull-up (01)
 8000c10:	4b28      	ldr	r3, [pc, #160]	@ (8000cb4 <i2c_init+0x12c>)
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	4a27      	ldr	r2, [pc, #156]	@ (8000cb4 <i2c_init+0x12c>)
 8000c16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000c1a:	60d3      	str	r3, [r2, #12]

	GPIOB->PUPDR &= ~(3 << (11 * 2));  // Clear PB11 PUPDR
 8000c1c:	4b25      	ldr	r3, [pc, #148]	@ (8000cb4 <i2c_init+0x12c>)
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	4a24      	ldr	r2, [pc, #144]	@ (8000cb4 <i2c_init+0x12c>)
 8000c22:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000c26:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (1 << (11 * 2));    //Set PB11 as Pull-up (01)
 8000c28:	4b22      	ldr	r3, [pc, #136]	@ (8000cb4 <i2c_init+0x12c>)
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	4a21      	ldr	r2, [pc, #132]	@ (8000cb4 <i2c_init+0x12c>)
 8000c2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c32:	60d3      	str	r3, [r2, #12]




	GPIOB->AFR[1] &= ~(0xF << GPIO_AFRH_AFSEL10_Pos);  //clear AF bits
 8000c34:	4b1f      	ldr	r3, [pc, #124]	@ (8000cb4 <i2c_init+0x12c>)
 8000c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c38:	4a1e      	ldr	r2, [pc, #120]	@ (8000cb4 <i2c_init+0x12c>)
 8000c3a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000c3e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(0xF << GPIO_AFRH_AFSEL11_Pos);
 8000c40:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb4 <i2c_init+0x12c>)
 8000c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c44:	4a1b      	ldr	r2, [pc, #108]	@ (8000cb4 <i2c_init+0x12c>)
 8000c46:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000c4a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (0x4 << GPIO_AFRH_AFSEL10_Pos) | (0x4 << GPIO_AFRH_AFSEL11_Pos);
 8000c4c:	4b19      	ldr	r3, [pc, #100]	@ (8000cb4 <i2c_init+0x12c>)
 8000c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c50:	4a18      	ldr	r2, [pc, #96]	@ (8000cb4 <i2c_init+0x12c>)
 8000c52:	f443 4388 	orr.w	r3, r3, #17408	@ 0x4400
 8000c56:	6253      	str	r3, [r2, #36]	@ 0x24



	I2C2->TIMINGR &= ~(I2C_TIMINGR_SCLL | I2C_TIMINGR_SCLH | I2C_TIMINGR_SCLDEL | I2C_TIMINGR_SDADEL | I2C_TIMINGR_PRESC);
 8000c58:	4b15      	ldr	r3, [pc, #84]	@ (8000cb0 <i2c_init+0x128>)
 8000c5a:	691b      	ldr	r3, [r3, #16]
 8000c5c:	4a14      	ldr	r2, [pc, #80]	@ (8000cb0 <i2c_init+0x128>)
 8000c5e:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8000c62:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR |= (0 << I2C_TIMINGR_PRESC_Pos);

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SCLL;
	I2C2->TIMINGR |= (0x13 << I2C_TIMINGR_SCLL_Pos);
 8000c64:	4b12      	ldr	r3, [pc, #72]	@ (8000cb0 <i2c_init+0x128>)
 8000c66:	691b      	ldr	r3, [r3, #16]
 8000c68:	4a11      	ldr	r2, [pc, #68]	@ (8000cb0 <i2c_init+0x128>)
 8000c6a:	f043 0313 	orr.w	r3, r3, #19
 8000c6e:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SCLH;
	I2C2->TIMINGR |= (0xF << I2C_TIMINGR_SCLH_Pos);
 8000c70:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb0 <i2c_init+0x128>)
 8000c72:	691b      	ldr	r3, [r3, #16]
 8000c74:	4a0e      	ldr	r2, [pc, #56]	@ (8000cb0 <i2c_init+0x128>)
 8000c76:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 8000c7a:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SDADEL;
	I2C2->TIMINGR |= (0x2 << I2C_TIMINGR_SDADEL_Pos);
 8000c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb0 <i2c_init+0x128>)
 8000c7e:	691b      	ldr	r3, [r3, #16]
 8000c80:	4a0b      	ldr	r2, [pc, #44]	@ (8000cb0 <i2c_init+0x128>)
 8000c82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c86:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SCLDEL;
	I2C2->TIMINGR |= (0x4 << I2C_TIMINGR_SCLDEL_Pos);
 8000c88:	4b09      	ldr	r3, [pc, #36]	@ (8000cb0 <i2c_init+0x128>)
 8000c8a:	691b      	ldr	r3, [r3, #16]
 8000c8c:	4a08      	ldr	r2, [pc, #32]	@ (8000cb0 <i2c_init+0x128>)
 8000c8e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c92:	6113      	str	r3, [r2, #16]




	// Enable I2C2 peripheral
	I2C2->CR1 |= I2C_CR1_PE; // Enable the I2C2 peripheral
 8000c94:	4b06      	ldr	r3, [pc, #24]	@ (8000cb0 <i2c_init+0x128>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a05      	ldr	r2, [pc, #20]	@ (8000cb0 <i2c_init+0x128>)
 8000c9a:	f043 0301 	orr.w	r3, r3, #1
 8000c9e:	6013      	str	r3, [r2, #0]



}
 8000ca0:	bf00      	nop
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	40005800 	.word	0x40005800
 8000cb4:	48000400 	.word	0x48000400

08000cb8 <i2c_transaction>:
uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len){
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	603a      	str	r2, [r7, #0]
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	71fb      	strb	r3, [r7, #7]
 8000cc6:	460b      	mov	r3, r1
 8000cc8:	71bb      	strb	r3, [r7, #6]
 8000cca:	4613      	mov	r3, r2
 8000ccc:	717b      	strb	r3, [r7, #5]

	while (I2C2->ISR & I2C_ISR_BUSY);
 8000cce:	bf00      	nop
 8000cd0:	4b51      	ldr	r3, [pc, #324]	@ (8000e18 <i2c_transaction+0x160>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d1f9      	bne.n	8000cd0 <i2c_transaction+0x18>



	I2C2->CR2 &= ~I2C_CR2_NBYTES;
 8000cdc:	4b4e      	ldr	r3, [pc, #312]	@ (8000e18 <i2c_transaction+0x160>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	4a4d      	ldr	r2, [pc, #308]	@ (8000e18 <i2c_transaction+0x160>)
 8000ce2:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000ce6:	6053      	str	r3, [r2, #4]
	I2C2->CR2 &= ~I2C_CR2_SADD;
 8000ce8:	4b4b      	ldr	r3, [pc, #300]	@ (8000e18 <i2c_transaction+0x160>)
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	4a4a      	ldr	r2, [pc, #296]	@ (8000e18 <i2c_transaction+0x160>)
 8000cee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000cf2:	f023 0303 	bic.w	r3, r3, #3
 8000cf6:	6053      	str	r3, [r2, #4]
	I2C2->CR2 &= ~I2C_CR2_START;
 8000cf8:	4b47      	ldr	r3, [pc, #284]	@ (8000e18 <i2c_transaction+0x160>)
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	4a46      	ldr	r2, [pc, #280]	@ (8000e18 <i2c_transaction+0x160>)
 8000cfe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000d02:	6053      	str	r3, [r2, #4]


	if (dir == 0) {  // WRITE OPERATION
 8000d04:	79bb      	ldrb	r3, [r7, #6]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d13c      	bne.n	8000d84 <i2c_transaction+0xcc>


		//I2C2->CR2 = 0;
		I2C2->CR2 |= (address << 1);
 8000d0a:	4b43      	ldr	r3, [pc, #268]	@ (8000e18 <i2c_transaction+0x160>)
 8000d0c:	685a      	ldr	r2, [r3, #4]
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	005b      	lsls	r3, r3, #1
 8000d12:	4941      	ldr	r1, [pc, #260]	@ (8000e18 <i2c_transaction+0x160>)
 8000d14:	4313      	orrs	r3, r2
 8000d16:	604b      	str	r3, [r1, #4]
		I2C2->CR2 |= (0 << I2C_CR2_RD_WRN_Pos);
 8000d18:	4b3f      	ldr	r3, [pc, #252]	@ (8000e18 <i2c_transaction+0x160>)
 8000d1a:	4a3f      	ldr	r2, [pc, #252]	@ (8000e18 <i2c_transaction+0x160>)
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= (len << I2C_CR2_NBYTES_Pos);
 8000d20:	4b3d      	ldr	r3, [pc, #244]	@ (8000e18 <i2c_transaction+0x160>)
 8000d22:	685a      	ldr	r2, [r3, #4]
 8000d24:	797b      	ldrb	r3, [r7, #5]
 8000d26:	041b      	lsls	r3, r3, #16
 8000d28:	493b      	ldr	r1, [pc, #236]	@ (8000e18 <i2c_transaction+0x160>)
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	604b      	str	r3, [r1, #4]

		I2C2->CR2 |= I2C_CR2_START;
 8000d2e:	4b3a      	ldr	r3, [pc, #232]	@ (8000e18 <i2c_transaction+0x160>)
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	4a39      	ldr	r2, [pc, #228]	@ (8000e18 <i2c_transaction+0x160>)
 8000d34:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d38:	6053      	str	r3, [r2, #4]

		for (uint8_t i = 0; i < len; i++) {
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	73fb      	strb	r3, [r7, #15]
 8000d3e:	e015      	b.n	8000d6c <i2c_transaction+0xb4>

			while ((I2C2->ISR & I2C_ISR_NACKF) || (!(I2C2->ISR & I2C_ISR_TXIS)));  // Wait until TX buffer is empty
 8000d40:	bf00      	nop
 8000d42:	4b35      	ldr	r3, [pc, #212]	@ (8000e18 <i2c_transaction+0x160>)
 8000d44:	699b      	ldr	r3, [r3, #24]
 8000d46:	f003 0310 	and.w	r3, r3, #16
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d1f9      	bne.n	8000d42 <i2c_transaction+0x8a>
 8000d4e:	4b32      	ldr	r3, [pc, #200]	@ (8000e18 <i2c_transaction+0x160>)
 8000d50:	699b      	ldr	r3, [r3, #24]
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d0f3      	beq.n	8000d42 <i2c_transaction+0x8a>

			I2C2->TXDR = data[i] & 0xFF;  // Send data byte
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
 8000d5c:	683a      	ldr	r2, [r7, #0]
 8000d5e:	4413      	add	r3, r2
 8000d60:	781a      	ldrb	r2, [r3, #0]
 8000d62:	4b2d      	ldr	r3, [pc, #180]	@ (8000e18 <i2c_transaction+0x160>)
 8000d64:	629a      	str	r2, [r3, #40]	@ 0x28
		for (uint8_t i = 0; i < len; i++) {
 8000d66:	7bfb      	ldrb	r3, [r7, #15]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	73fb      	strb	r3, [r7, #15]
 8000d6c:	7bfa      	ldrb	r2, [r7, #15]
 8000d6e:	797b      	ldrb	r3, [r7, #5]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d3e5      	bcc.n	8000d40 <i2c_transaction+0x88>
			//printf("data ith elem w %x \n", data[i]);
		}
		while (!(I2C2->ISR & I2C_ISR_TC));  // Wait until transfer is complete
 8000d74:	bf00      	nop
 8000d76:	4b28      	ldr	r3, [pc, #160]	@ (8000e18 <i2c_transaction+0x160>)
 8000d78:	699b      	ldr	r3, [r3, #24]
 8000d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d0f9      	beq.n	8000d76 <i2c_transaction+0xbe>
 8000d82:	e038      	b.n	8000df6 <i2c_transaction+0x13e>

	else {  // READ OPERATION



		I2C2->CR2 |= (address << 1);
 8000d84:	4b24      	ldr	r3, [pc, #144]	@ (8000e18 <i2c_transaction+0x160>)
 8000d86:	685a      	ldr	r2, [r3, #4]
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	4922      	ldr	r1, [pc, #136]	@ (8000e18 <i2c_transaction+0x160>)
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	604b      	str	r3, [r1, #4]
		I2C2->CR2 |= (len << I2C_CR2_NBYTES_Pos);
 8000d92:	4b21      	ldr	r3, [pc, #132]	@ (8000e18 <i2c_transaction+0x160>)
 8000d94:	685a      	ldr	r2, [r3, #4]
 8000d96:	797b      	ldrb	r3, [r7, #5]
 8000d98:	041b      	lsls	r3, r3, #16
 8000d9a:	491f      	ldr	r1, [pc, #124]	@ (8000e18 <i2c_transaction+0x160>)
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	604b      	str	r3, [r1, #4]
		I2C2->CR2 |= (1 << I2C_CR2_RD_WRN_Pos);
 8000da0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e18 <i2c_transaction+0x160>)
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	4a1c      	ldr	r2, [pc, #112]	@ (8000e18 <i2c_transaction+0x160>)
 8000da6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000daa:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= I2C_CR2_START;
 8000dac:	4b1a      	ldr	r3, [pc, #104]	@ (8000e18 <i2c_transaction+0x160>)
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	4a19      	ldr	r2, [pc, #100]	@ (8000e18 <i2c_transaction+0x160>)
 8000db2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000db6:	6053      	str	r3, [r2, #4]

		for (uint8_t i = 0; i < len; i++) {
 8000db8:	2300      	movs	r3, #0
 8000dba:	73bb      	strb	r3, [r7, #14]
 8000dbc:	e010      	b.n	8000de0 <i2c_transaction+0x128>
			while (!(I2C2->ISR & I2C_ISR_RXNE));  // Wait until RX buffer is full
 8000dbe:	bf00      	nop
 8000dc0:	4b15      	ldr	r3, [pc, #84]	@ (8000e18 <i2c_transaction+0x160>)
 8000dc2:	699b      	ldr	r3, [r3, #24]
 8000dc4:	f003 0304 	and.w	r3, r3, #4
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d0f9      	beq.n	8000dc0 <i2c_transaction+0x108>
			data[i] = I2C2->RXDR & 0xFF;  // Read data byte
 8000dcc:	4b12      	ldr	r3, [pc, #72]	@ (8000e18 <i2c_transaction+0x160>)
 8000dce:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000dd0:	7bbb      	ldrb	r3, [r7, #14]
 8000dd2:	683a      	ldr	r2, [r7, #0]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	b2ca      	uxtb	r2, r1
 8000dd8:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < len; i++) {
 8000dda:	7bbb      	ldrb	r3, [r7, #14]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	73bb      	strb	r3, [r7, #14]
 8000de0:	7bba      	ldrb	r2, [r7, #14]
 8000de2:	797b      	ldrb	r3, [r7, #5]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d3ea      	bcc.n	8000dbe <i2c_transaction+0x106>
			//printf("data ith elem r %x \n", data[i]);
		}
		while (!(I2C2->ISR & I2C_ISR_TC));  // Wait until transfer is complete
 8000de8:	bf00      	nop
 8000dea:	4b0b      	ldr	r3, [pc, #44]	@ (8000e18 <i2c_transaction+0x160>)
 8000dec:	699b      	ldr	r3, [r3, #24]
 8000dee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d0f9      	beq.n	8000dea <i2c_transaction+0x132>

	}

	I2C2->CR2 |= I2C_CR2_STOP;
 8000df6:	4b08      	ldr	r3, [pc, #32]	@ (8000e18 <i2c_transaction+0x160>)
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	4a07      	ldr	r2, [pc, #28]	@ (8000e18 <i2c_transaction+0x160>)
 8000dfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e00:	6053      	str	r3, [r2, #4]
	I2C2->CR2 = 0x0000;
 8000e02:	4b05      	ldr	r3, [pc, #20]	@ (8000e18 <i2c_transaction+0x160>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	605a      	str	r2, [r3, #4]

	return 0;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3714      	adds	r7, #20
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	40005800 	.word	0x40005800

08000e1c <leds_init>:

/* Include memory map of our MCU */
#include <stm32l475xx.h>

void leds_init()
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
	/* Configure PA5 as an output by clearing all bits and setting the mode */

	//setting clock thing
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000e20:	4b32      	ldr	r3, [pc, #200]	@ (8000eec <leds_init+0xd0>)
 8000e22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e24:	4a31      	ldr	r2, [pc, #196]	@ (8000eec <leds_init+0xd0>)
 8000e26:	f043 0301 	orr.w	r3, r3, #1
 8000e2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000e2c:	4b2f      	ldr	r3, [pc, #188]	@ (8000eec <leds_init+0xd0>)
 8000e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e30:	4a2e      	ldr	r2, [pc, #184]	@ (8000eec <leds_init+0xd0>)
 8000e32:	f043 0302 	orr.w	r3, r3, #2
 8000e36:	64d3      	str	r3, [r2, #76]	@ 0x4c

	GPIOA->MODER &= ~GPIO_MODER_MODE5;
 8000e38:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e42:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000e46:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE5_0;
 8000e48:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e56:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT5;
 8000e58:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e62:	f023 0320 	bic.w	r3, r3, #32
 8000e66:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOA->PUPDR &= GPIO_PUPDR_PUPD5;
 8000e68:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e6c:	68db      	ldr	r3, [r3, #12]
 8000e6e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e72:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000e76:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use very high speed mode */
	GPIOA->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED5_Pos);
 8000e78:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e82:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000e86:	6093      	str	r3, [r2, #8]

	/* Turn off the LED */
	GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000e88:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e8c:	695b      	ldr	r3, [r3, #20]
 8000e8e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e92:	f023 0320 	bic.w	r3, r3, #32
 8000e96:	6153      	str	r3, [r2, #20]



	GPIOB->MODER &= ~GPIO_MODER_MODE14;
 8000e98:	4b15      	ldr	r3, [pc, #84]	@ (8000ef0 <leds_init+0xd4>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a14      	ldr	r2, [pc, #80]	@ (8000ef0 <leds_init+0xd4>)
 8000e9e:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8000ea2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE14_0;
 8000ea4:	4b12      	ldr	r3, [pc, #72]	@ (8000ef0 <leds_init+0xd4>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a11      	ldr	r2, [pc, #68]	@ (8000ef0 <leds_init+0xd4>)
 8000eaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eae:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOB->OTYPER &= ~GPIO_OTYPER_OT14;
 8000eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef0 <leds_init+0xd4>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef0 <leds_init+0xd4>)
 8000eb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000eba:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOB->PUPDR &= GPIO_PUPDR_PUPD14;
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef0 <leds_init+0xd4>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	4a0b      	ldr	r2, [pc, #44]	@ (8000ef0 <leds_init+0xd4>)
 8000ec2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000ec6:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use very high speed mode */
	GPIOB->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED14_Pos);
 8000ec8:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <leds_init+0xd4>)
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	4a08      	ldr	r2, [pc, #32]	@ (8000ef0 <leds_init+0xd4>)
 8000ece:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 8000ed2:	6093      	str	r3, [r2, #8]

	/* Turn off the LED */
	GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000ed4:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <leds_init+0xd4>)
 8000ed6:	695b      	ldr	r3, [r3, #20]
 8000ed8:	4a05      	ldr	r2, [pc, #20]	@ (8000ef0 <leds_init+0xd4>)
 8000eda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000ede:	6153      	str	r3, [r2, #20]


}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	48000400 	.word	0x48000400

08000ef4 <leds_set>:

void leds_set(uint8_t led)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
  // TODO implement this
	//passing in 0(0b00) means that both are off, 1(0b01) means led1 is on, 2(0b10) means led2 is on, 3(0b11) means both are on
	if (led == 0) {
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d10d      	bne.n	8000f20 <leds_set+0x2c>
		//turn off both


		/* Turn off the LED */
		GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000f04:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f08:	695b      	ldr	r3, [r3, #20]
 8000f0a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f0e:	f023 0320 	bic.w	r3, r3, #32
 8000f12:	6153      	str	r3, [r2, #20]

		//turn off led2 (PB14)
		GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000f14:	4b1f      	ldr	r3, [pc, #124]	@ (8000f94 <leds_set+0xa0>)
 8000f16:	695b      	ldr	r3, [r3, #20]
 8000f18:	4a1e      	ldr	r2, [pc, #120]	@ (8000f94 <leds_set+0xa0>)
 8000f1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f1e:	6153      	str	r3, [r2, #20]
	}
	if (led == 1) {
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d10d      	bne.n	8000f42 <leds_set+0x4e>
		//turn on led1 (PA5)


		/* Turn on the LED */
		GPIOA->ODR |= GPIO_ODR_OD5;
 8000f26:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f2a:	695b      	ldr	r3, [r3, #20]
 8000f2c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f30:	f043 0320 	orr.w	r3, r3, #32
 8000f34:	6153      	str	r3, [r2, #20]

		//turn off led2 (PB14)
		GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000f36:	4b17      	ldr	r3, [pc, #92]	@ (8000f94 <leds_set+0xa0>)
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	4a16      	ldr	r2, [pc, #88]	@ (8000f94 <leds_set+0xa0>)
 8000f3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f40:	6153      	str	r3, [r2, #20]
	}

	if (led == 2) {
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d10d      	bne.n	8000f64 <leds_set+0x70>
		//turn on led2 (PB14)


		/* Turn off the LED1 */
		GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000f48:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f4c:	695b      	ldr	r3, [r3, #20]
 8000f4e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f52:	f023 0320 	bic.w	r3, r3, #32
 8000f56:	6153      	str	r3, [r2, #20]

		//turn on led2 (PB14)
		GPIOB->ODR |= GPIO_ODR_OD14;
 8000f58:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <leds_set+0xa0>)
 8000f5a:	695b      	ldr	r3, [r3, #20]
 8000f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f94 <leds_set+0xa0>)
 8000f5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f62:	6153      	str	r3, [r2, #20]
	}

	if (led == 3) {
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	2b03      	cmp	r3, #3
 8000f68:	d10d      	bne.n	8000f86 <leds_set+0x92>
		//turn on both


		/* Turn on the LED1 */
		GPIOA->ODR |= GPIO_ODR_OD5;
 8000f6a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f6e:	695b      	ldr	r3, [r3, #20]
 8000f70:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f74:	f043 0320 	orr.w	r3, r3, #32
 8000f78:	6153      	str	r3, [r2, #20]

		//turn on led2 (PB14)
		GPIOB->ODR |= GPIO_ODR_OD14;
 8000f7a:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <leds_set+0xa0>)
 8000f7c:	695b      	ldr	r3, [r3, #20]
 8000f7e:	4a05      	ldr	r2, [pc, #20]	@ (8000f94 <leds_set+0xa0>)
 8000f80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f84:	6153      	str	r3, [r2, #20]
	}

}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	48000400 	.word	0x48000400

08000f98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	db0b      	blt.n	8000fc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	f003 021f 	and.w	r2, r3, #31
 8000fb0:	4907      	ldr	r1, [pc, #28]	@ (8000fd0 <__NVIC_EnableIRQ+0x38>)
 8000fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb6:	095b      	lsrs	r3, r3, #5
 8000fb8:	2001      	movs	r0, #1
 8000fba:	fa00 f202 	lsl.w	r2, r0, r2
 8000fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fc2:	bf00      	nop
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	e000e100 	.word	0xe000e100

08000fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	6039      	str	r1, [r7, #0]
 8000fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	db0a      	blt.n	8000ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	490c      	ldr	r1, [pc, #48]	@ (8001020 <__NVIC_SetPriority+0x4c>)
 8000fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff2:	0112      	lsls	r2, r2, #4
 8000ff4:	b2d2      	uxtb	r2, r2
 8000ff6:	440b      	add	r3, r1
 8000ff8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ffc:	e00a      	b.n	8001014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	b2da      	uxtb	r2, r3
 8001002:	4908      	ldr	r1, [pc, #32]	@ (8001024 <__NVIC_SetPriority+0x50>)
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	f003 030f 	and.w	r3, r3, #15
 800100a:	3b04      	subs	r3, #4
 800100c:	0112      	lsls	r2, r2, #4
 800100e:	b2d2      	uxtb	r2, r2
 8001010:	440b      	add	r3, r1
 8001012:	761a      	strb	r2, [r3, #24]
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	e000e100 	.word	0xe000e100
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <lptimer_init>:
 */

#include "timer.h"

void lptimer_init(LPTIM_TypeDef *timer)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
    // Enable LPTIM1 clock
    RCC->APB1ENR1 |= RCC_APB1ENR1_LPTIM1EN;
 8001030:	4b2d      	ldr	r3, [pc, #180]	@ (80010e8 <lptimer_init+0xc0>)
 8001032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001034:	4a2c      	ldr	r2, [pc, #176]	@ (80010e8 <lptimer_init+0xc0>)
 8001036:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800103a:	6593      	str	r3, [r2, #88]	@ 0x58

    // Select LSI as LPTIM clock source
    RCC->CCIPR &= ~RCC_CCIPR_LPTIM1SEL;
 800103c:	4b2a      	ldr	r3, [pc, #168]	@ (80010e8 <lptimer_init+0xc0>)
 800103e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001042:	4a29      	ldr	r2, [pc, #164]	@ (80010e8 <lptimer_init+0xc0>)
 8001044:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8001048:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    RCC->CCIPR |= RCC_CCIPR_LPTIM1SEL_0; // 01: LSI selected
 800104c:	4b26      	ldr	r3, [pc, #152]	@ (80010e8 <lptimer_init+0xc0>)
 800104e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001052:	4a25      	ldr	r2, [pc, #148]	@ (80010e8 <lptimer_init+0xc0>)
 8001054:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001058:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    // Wait for LSI to be ready
    RCC->CSR |= RCC_CSR_LSION;
 800105c:	4b22      	ldr	r3, [pc, #136]	@ (80010e8 <lptimer_init+0xc0>)
 800105e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001062:	4a21      	ldr	r2, [pc, #132]	@ (80010e8 <lptimer_init+0xc0>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    while (!(RCC->CSR & RCC_CSR_LSIRDY))
 800106c:	bf00      	nop
 800106e:	4b1e      	ldr	r3, [pc, #120]	@ (80010e8 <lptimer_init+0xc0>)
 8001070:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001074:	f003 0302 	and.w	r3, r3, #2
 8001078:	2b00      	cmp	r3, #0
 800107a:	d0f8      	beq.n	800106e <lptimer_init+0x46>
        ;

    // Disable LPTIM before configuration
    timer->CR &= ~LPTIM_CR_ENABLE;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	691b      	ldr	r3, [r3, #16]
 8001080:	f023 0201 	bic.w	r2, r3, #1
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	611a      	str	r2, [r3, #16]

    // Set prescaler to 128 (maximum division for lowest power)
    timer->CFGR &= ~LPTIM_CFGR_PRESC;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	60da      	str	r2, [r3, #12]
    timer->CFGR |=
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	f443 6260 	orr.w	r2, r3, #3584	@ 0xe00
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	60da      	str	r2, [r3, #12]
        LPTIM_CFGR_PRESC_2 | LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_0; // 111: Prescaler = 128

    // Configure for single autoreload match mode
    timer->CFGR |= LPTIM_CFGR_WAVE;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	60da      	str	r2, [r3, #12]

    // Enable autoreload match interrupt
    timer->IER |= LPTIM_IER_ARRMIE;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	f043 0202 	orr.w	r2, r3, #2
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	609a      	str	r2, [r3, #8]

    // Clear any pending flags
    timer->ICR |= LPTIM_ICR_ARRMCF;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f043 0202 	orr.w	r2, r3, #2
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	605a      	str	r2, [r3, #4]

    // Enable LPTIM1 interrupt in NVIC
    NVIC_EnableIRQ(LPTIM1_IRQn);
 80010c4:	2041      	movs	r0, #65	@ 0x41
 80010c6:	f7ff ff67 	bl	8000f98 <__NVIC_EnableIRQ>
    NVIC_SetPriority(LPTIM1_IRQn, 0);
 80010ca:	2100      	movs	r1, #0
 80010cc:	2041      	movs	r0, #65	@ 0x41
 80010ce:	f7ff ff81 	bl	8000fd4 <__NVIC_SetPriority>

    // Enable the LPTIM
    timer->CR |= LPTIM_CR_ENABLE;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	691b      	ldr	r3, [r3, #16]
 80010d6:	f043 0201 	orr.w	r2, r3, #1
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	611a      	str	r2, [r3, #16]
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40021000 	.word	0x40021000

080010ec <lsm6dsl_init>:
#include "lsm6dsl.h"
#include "i2c.h"
#include <stdio.h>
#include <stm32l475xx.h>

void lsm6dsl_init() {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0



	//write to CTRL_XL register
	uint8_t CTRL1_XL_read;
	uint8_t CTRL1_XL = 0x10;   //address of ctrlXL
 80010f2:	2310      	movs	r3, #16
 80010f4:	71fb      	strb	r3, [r7, #7]
	uint8_t CTRL1_XL_DATA[2] = {0x10, 0x60};
 80010f6:	f246 0310 	movw	r3, #24592	@ 0x6010
 80010fa:	80bb      	strh	r3, [r7, #4]
	i2c_transaction(0x6A, 0, CTRL1_XL_DATA, 2);  //write
 80010fc:	1d3a      	adds	r2, r7, #4
 80010fe:	2302      	movs	r3, #2
 8001100:	2100      	movs	r1, #0
 8001102:	206a      	movs	r0, #106	@ 0x6a
 8001104:	f7ff fdd8 	bl	8000cb8 <i2c_transaction>


	//writing to INT1 CTRL register in the LSM6DSR to configure register (address 0x6A, dir = 0, data= 0x0D01, len =8)
	//printf("works here too\n");
	uint8_t INT1_CTRL_read;
	uint8_t INT1_CTRL = 0x0D;
 8001108:	230d      	movs	r3, #13
 800110a:	71bb      	strb	r3, [r7, #6]
	uint8_t INT1_CTRL_DATA[2] = {0x0D, 0x01};
 800110c:	f240 130d 	movw	r3, #269	@ 0x10d
 8001110:	803b      	strh	r3, [r7, #0]
	i2c_transaction(0x6A, 0, INT1_CTRL_DATA, 2);
 8001112:	463a      	mov	r2, r7
 8001114:	2302      	movs	r3, #2
 8001116:	2100      	movs	r1, #0
 8001118:	206a      	movs	r0, #106	@ 0x6a
 800111a:	f7ff fdcd 	bl	8000cb8 <i2c_transaction>

	//printf("INT1_CTRL is %x \n", INT1_CTRL_read);
	//i2c_transaction(0x6A, 0, &INT1_CTRL, 1);

}
 800111e:	bf00      	nop
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z){
 8001126:	b580      	push	{r7, lr}
 8001128:	b088      	sub	sp, #32
 800112a:	af00      	add	r7, sp, #0
 800112c:	60f8      	str	r0, [r7, #12]
 800112e:	60b9      	str	r1, [r7, #8]
 8001130:	607a      	str	r2, [r7, #4]

	//for x low and x high
	uint8_t reg_addyXL = 0x28;   //register address (x low)
 8001132:	2328      	movs	r3, #40	@ 0x28
 8001134:	77fb      	strb	r3, [r7, #31]
	uint8_t dataXL;   //declaring data array for the transaction function to read stuff into
	//repeat above for all register addresses

	i2c_transaction(0x6A, 0, &reg_addyXL, 1);
 8001136:	f107 021f 	add.w	r2, r7, #31
 800113a:	2301      	movs	r3, #1
 800113c:	2100      	movs	r1, #0
 800113e:	206a      	movs	r0, #106	@ 0x6a
 8001140:	f7ff fdba 	bl	8000cb8 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataXL, 1);   //read in the 1 byte from x low
 8001144:	f107 021e 	add.w	r2, r7, #30
 8001148:	2301      	movs	r3, #1
 800114a:	2101      	movs	r1, #1
 800114c:	206a      	movs	r0, #106	@ 0x6a
 800114e:	f7ff fdb3 	bl	8000cb8 <i2c_transaction>

	uint8_t reg_addyXH = 0x29;   //register address (x high)
 8001152:	2329      	movs	r3, #41	@ 0x29
 8001154:	777b      	strb	r3, [r7, #29]
	uint8_t dataXH;   //declaring data array for the transaction function to read stuff into


	i2c_transaction(0x6A, 0, &reg_addyXH, 1);
 8001156:	f107 021d 	add.w	r2, r7, #29
 800115a:	2301      	movs	r3, #1
 800115c:	2100      	movs	r1, #0
 800115e:	206a      	movs	r0, #106	@ 0x6a
 8001160:	f7ff fdaa 	bl	8000cb8 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataXH, 1);   //read in the 1 byte from x high
 8001164:	f107 021c 	add.w	r2, r7, #28
 8001168:	2301      	movs	r3, #1
 800116a:	2101      	movs	r1, #1
 800116c:	206a      	movs	r0, #106	@ 0x6a
 800116e:	f7ff fda3 	bl	8000cb8 <i2c_transaction>


	//for y low and y high

	uint8_t reg_addyYL = 0x2A;   //register address (y low)
 8001172:	232a      	movs	r3, #42	@ 0x2a
 8001174:	76fb      	strb	r3, [r7, #27]
	uint8_t dataYL;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyYL, 1);
 8001176:	f107 021b 	add.w	r2, r7, #27
 800117a:	2301      	movs	r3, #1
 800117c:	2100      	movs	r1, #0
 800117e:	206a      	movs	r0, #106	@ 0x6a
 8001180:	f7ff fd9a 	bl	8000cb8 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataYL, 1);   //read in the 1 byte from y low
 8001184:	f107 021a 	add.w	r2, r7, #26
 8001188:	2301      	movs	r3, #1
 800118a:	2101      	movs	r1, #1
 800118c:	206a      	movs	r0, #106	@ 0x6a
 800118e:	f7ff fd93 	bl	8000cb8 <i2c_transaction>


	uint8_t reg_addyYH = 0x2B;   //register address (y high)
 8001192:	232b      	movs	r3, #43	@ 0x2b
 8001194:	767b      	strb	r3, [r7, #25]
	uint8_t dataYH;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyYH, 1);
 8001196:	f107 0219 	add.w	r2, r7, #25
 800119a:	2301      	movs	r3, #1
 800119c:	2100      	movs	r1, #0
 800119e:	206a      	movs	r0, #106	@ 0x6a
 80011a0:	f7ff fd8a 	bl	8000cb8 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataYH, 1);   //read in the 1 byte from y high
 80011a4:	f107 0218 	add.w	r2, r7, #24
 80011a8:	2301      	movs	r3, #1
 80011aa:	2101      	movs	r1, #1
 80011ac:	206a      	movs	r0, #106	@ 0x6a
 80011ae:	f7ff fd83 	bl	8000cb8 <i2c_transaction>


	//for z low and z high
	uint8_t reg_addyZL = 0x2C;   //register address   (z low)
 80011b2:	232c      	movs	r3, #44	@ 0x2c
 80011b4:	75fb      	strb	r3, [r7, #23]
	uint8_t dataZL;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyZL, 1);
 80011b6:	f107 0217 	add.w	r2, r7, #23
 80011ba:	2301      	movs	r3, #1
 80011bc:	2100      	movs	r1, #0
 80011be:	206a      	movs	r0, #106	@ 0x6a
 80011c0:	f7ff fd7a 	bl	8000cb8 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataZL, 1);   //read in the 1 byte from z low
 80011c4:	f107 0216 	add.w	r2, r7, #22
 80011c8:	2301      	movs	r3, #1
 80011ca:	2101      	movs	r1, #1
 80011cc:	206a      	movs	r0, #106	@ 0x6a
 80011ce:	f7ff fd73 	bl	8000cb8 <i2c_transaction>


	uint8_t reg_addyZH = 0x2D;   //register address (z high)
 80011d2:	232d      	movs	r3, #45	@ 0x2d
 80011d4:	757b      	strb	r3, [r7, #21]
	uint8_t dataZH;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyZH, 1);
 80011d6:	f107 0215 	add.w	r2, r7, #21
 80011da:	2301      	movs	r3, #1
 80011dc:	2100      	movs	r1, #0
 80011de:	206a      	movs	r0, #106	@ 0x6a
 80011e0:	f7ff fd6a 	bl	8000cb8 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataZH, 1);   //read in the 1 byte from z high
 80011e4:	f107 0214 	add.w	r2, r7, #20
 80011e8:	2301      	movs	r3, #1
 80011ea:	2101      	movs	r1, #1
 80011ec:	206a      	movs	r0, #106	@ 0x6a
 80011ee:	f7ff fd63 	bl	8000cb8 <i2c_transaction>



	*x = (dataXH << 8 | dataXL);
 80011f2:	7f3b      	ldrb	r3, [r7, #28]
 80011f4:	021b      	lsls	r3, r3, #8
 80011f6:	b21a      	sxth	r2, r3
 80011f8:	7fbb      	ldrb	r3, [r7, #30]
 80011fa:	b21b      	sxth	r3, r3
 80011fc:	4313      	orrs	r3, r2
 80011fe:	b21a      	sxth	r2, r3
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	801a      	strh	r2, [r3, #0]
	*y = (dataYH << 8 | dataYL);
 8001204:	7e3b      	ldrb	r3, [r7, #24]
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	b21a      	sxth	r2, r3
 800120a:	7ebb      	ldrb	r3, [r7, #26]
 800120c:	b21b      	sxth	r3, r3
 800120e:	4313      	orrs	r3, r2
 8001210:	b21a      	sxth	r2, r3
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	801a      	strh	r2, [r3, #0]
	*z = (dataZH << 8 | dataZL);
 8001216:	7d3b      	ldrb	r3, [r7, #20]
 8001218:	021b      	lsls	r3, r3, #8
 800121a:	b21a      	sxth	r2, r3
 800121c:	7dbb      	ldrb	r3, [r7, #22]
 800121e:	b21b      	sxth	r3, r3
 8001220:	4313      	orrs	r3, r2
 8001222:	b21a      	sxth	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	801a      	strh	r2, [r3, #0]
}
 8001228:	bf00      	nop
 800122a:	3720      	adds	r7, #32
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001238:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800123c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001240:	f003 0301 	and.w	r3, r3, #1
 8001244:	2b00      	cmp	r3, #0
 8001246:	d013      	beq.n	8001270 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001248:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800124c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001250:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001254:	2b00      	cmp	r3, #0
 8001256:	d00b      	beq.n	8001270 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001258:	e000      	b.n	800125c <ITM_SendChar+0x2c>
    {
      __NOP();
 800125a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800125c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d0f9      	beq.n	800125a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001266:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800126a:	687a      	ldr	r2, [r7, #4]
 800126c:	b2d2      	uxtb	r2, r2
 800126e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001270:	687b      	ldr	r3, [r7, #4]
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <_write>:
  * @brief  The application entry point.
  * @retval int
  */


int _write(int file, char *ptr, int len) {
 800127e:	b580      	push	{r7, lr}
 8001280:	b086      	sub	sp, #24
 8001282:	af00      	add	r7, sp, #0
 8001284:	60f8      	str	r0, [r7, #12]
 8001286:	60b9      	str	r1, [r7, #8]
 8001288:	607a      	str	r2, [r7, #4]
	//ITM_SendChar('H');
    int i = 0;
 800128a:	2300      	movs	r3, #0
 800128c:	617b      	str	r3, [r7, #20]
    for (i = 0; i < len; i++) {
 800128e:	2300      	movs	r3, #0
 8001290:	617b      	str	r3, [r7, #20]
 8001292:	e009      	b.n	80012a8 <_write+0x2a>
        ITM_SendChar(*ptr++);
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	1c5a      	adds	r2, r3, #1
 8001298:	60ba      	str	r2, [r7, #8]
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ffc7 	bl	8001230 <ITM_SendChar>
    for (i = 0; i < len; i++) {
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	3301      	adds	r3, #1
 80012a6:	617b      	str	r3, [r7, #20]
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	dbf1      	blt.n	8001294 <_write+0x16>
    }
    return len;
 80012b0:	687b      	ldr	r3, [r7, #4]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
	...

080012bc <main>:

int main(void)
{
 80012bc:	b590      	push	{r4, r7, lr}
 80012be:	b08d      	sub	sp, #52	@ 0x34
 80012c0:	af02      	add	r7, sp, #8
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  leds_init();
 80012c2:	f7ff fdab 	bl	8000e1c <leds_init>
  HAL_Init();
 80012c6:	f000 fbfe 	bl	8001ac6 <HAL_Init>

  //disable all clocks of all peripheals and enable only certain ones



  RCC->AHB1ENR = 0x00000000;
 80012ca:	4b8b      	ldr	r3, [pc, #556]	@ (80014f8 <main+0x23c>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	649a      	str	r2, [r3, #72]	@ 0x48
  RCC->AHB2ENR = 0x00000000;
 80012d0:	4b89      	ldr	r3, [pc, #548]	@ (80014f8 <main+0x23c>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  RCC->AHB3ENR = 0x00000000;
 80012d6:	4b88      	ldr	r3, [pc, #544]	@ (80014f8 <main+0x23c>)
 80012d8:	2200      	movs	r2, #0
 80012da:	651a      	str	r2, [r3, #80]	@ 0x50
  RCC->APB1ENR1 = 0x00000000;
 80012dc:	4b86      	ldr	r3, [pc, #536]	@ (80014f8 <main+0x23c>)
 80012de:	2200      	movs	r2, #0
 80012e0:	659a      	str	r2, [r3, #88]	@ 0x58
  RCC->APB1ENR2 = 0x00000000;
 80012e2:	4b85      	ldr	r3, [pc, #532]	@ (80014f8 <main+0x23c>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  RCC->APB2ENR = 0x00000000;
 80012e8:	4b83      	ldr	r3, [pc, #524]	@ (80014f8 <main+0x23c>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	661a      	str	r2, [r3, #96]	@ 0x60
  RCC->AHB1SMENR = 0x00000000;
 80012ee:	4b82      	ldr	r3, [pc, #520]	@ (80014f8 <main+0x23c>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	669a      	str	r2, [r3, #104]	@ 0x68
  RCC->AHB2SMENR = 0x00000000;
 80012f4:	4b80      	ldr	r3, [pc, #512]	@ (80014f8 <main+0x23c>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	66da      	str	r2, [r3, #108]	@ 0x6c
  RCC->AHB3SMENR = 0x00000000;
 80012fa:	4b7f      	ldr	r3, [pc, #508]	@ (80014f8 <main+0x23c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	671a      	str	r2, [r3, #112]	@ 0x70
  RCC->APB1SMENR1 = 0x00000000;
 8001300:	4b7d      	ldr	r3, [pc, #500]	@ (80014f8 <main+0x23c>)
 8001302:	2200      	movs	r2, #0
 8001304:	679a      	str	r2, [r3, #120]	@ 0x78
  RCC->APB1SMENR2 = 0x00000000;
 8001306:	4b7c      	ldr	r3, [pc, #496]	@ (80014f8 <main+0x23c>)
 8001308:	2200      	movs	r2, #0
 800130a:	67da      	str	r2, [r3, #124]	@ 0x7c
  RCC->APB2RSTR = 0x00000000;*/



  /* Configure the system clock */
  SystemClock_Config();
 800130c:	f000 f914 	bl	8001538 <SystemClock_Config>

  PWR->CR1 |= PWR_CR1_LPR;   //set LPR bit in CR1 register for low power run mode
 8001310:	4b7a      	ldr	r3, [pc, #488]	@ (80014fc <main+0x240>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a79      	ldr	r2, [pc, #484]	@ (80014fc <main+0x240>)
 8001316:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800131a:	6013      	str	r3, [r2, #0]

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800131c:	f000 f992 	bl	8001644 <MX_GPIO_Init>
  MX_SPI3_Init();
 8001320:	f000 f952 	bl	80015c8 <MX_SPI3_Init>

  //RESET BLE MODULE
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
 8001324:	2200      	movs	r2, #0
 8001326:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800132a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800132e:	f000 ff57 	bl	80021e0 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8001332:	200a      	movs	r0, #10
 8001334:	f000 fc3c 	bl	8001bb0 <HAL_Delay>
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
 8001338:	2201      	movs	r2, #1
 800133a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800133e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001342:	f000 ff4d 	bl	80021e0 <HAL_GPIO_WritePin>

  ble_init();
 8001346:	f7fe ff93 	bl	8000270 <ble_init>



  HAL_Delay(10);
 800134a:	200a      	movs	r0, #10
 800134c:	f000 fc30 	bl	8001bb0 <HAL_Delay>


  lptimer_init(LPTIM1);
 8001350:	486b      	ldr	r0, [pc, #428]	@ (8001500 <main+0x244>)
 8001352:	f7ff fe69 	bl	8001028 <lptimer_init>
  i2c_init();
 8001356:	f7ff fc17 	bl	8000b88 <i2c_init>
  lsm6dsl_init();
 800135a:	f7ff fec7 	bl	80010ec <lsm6dsl_init>
  uint8_t nonDiscoverable = 0;// by default be nondiscoverable
 800135e:	2300      	movs	r3, #0
 8001360:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  setDiscoverability(0);   //make it nonDiscoverable
 8001364:	2000      	movs	r0, #0
 8001366:	f7ff fbe9 	bl	8000b3c <setDiscoverability>
  int16_t prev_x = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  int16_t prev_y = 0;
 800136e:	2300      	movs	r3, #0
 8001370:	84bb      	strh	r3, [r7, #36]	@ 0x24
  int16_t prev_z = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	847b      	strh	r3, [r7, #34]	@ 0x22
  printf("end of inits\n");
 8001376:	4863      	ldr	r0, [pc, #396]	@ (8001504 <main+0x248>)
 8001378:	f002 fd0e 	bl	8003d98 <puts>

	//put lost detection algorithm here
	//poll continuously the values of the output registers.

	if(!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 800137c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001380:	2b00      	cmp	r3, #0
 8001382:	d10b      	bne.n	800139c <main+0xe0>
 8001384:	2140      	movs	r1, #64	@ 0x40
 8001386:	4860      	ldr	r0, [pc, #384]	@ (8001508 <main+0x24c>)
 8001388:	f000 ff12 	bl	80021b0 <HAL_GPIO_ReadPin>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d004      	beq.n	800139c <main+0xe0>
	catchBLE();
 8001392:	f7ff f99d 	bl	80006d0 <catchBLE>
	printf("it is here\n");
 8001396:	485d      	ldr	r0, [pc, #372]	@ (800150c <main+0x250>)
 8001398:	f002 fcfe 	bl	8003d98 <puts>
	// Loop forever
	}

	while(1) {
		if(!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 800139c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d108      	bne.n	80013b6 <main+0xfa>
 80013a4:	2140      	movs	r1, #64	@ 0x40
 80013a6:	4858      	ldr	r0, [pc, #352]	@ (8001508 <main+0x24c>)
 80013a8:	f000 ff02 	bl	80021b0 <HAL_GPIO_ReadPin>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <main+0xfa>
			catchBLE();
 80013b2:	f7ff f98d 	bl	80006d0 <catchBLE>
		}
		int16_t x;
		int16_t y;
		int16_t z;
		lsm6dsl_read_xyz(&x,&y,&z);
 80013b6:	f107 021a 	add.w	r2, r7, #26
 80013ba:	f107 011c 	add.w	r1, r7, #28
 80013be:	f107 031e 	add.w	r3, r7, #30
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff feaf 	bl	8001126 <lsm6dsl_read_xyz>
		if(!(prev_x == 0 && prev_y == 0 && prev_z == 0)) {
 80013c8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d107      	bne.n	80013e0 <main+0x124>
 80013d0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d103      	bne.n	80013e0 <main+0x124>
 80013d8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d041      	beq.n	8001464 <main+0x1a8>
			if (abs(x - prev_x) >= threshold || abs(y - prev_y) >= threshold || abs(z - prev_z) >= threshold) {  //it is moving
 80013e0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013e4:	461a      	mov	r2, r3
 80013e6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80013f0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80013f4:	4b46      	ldr	r3, [pc, #280]	@ (8001510 <main+0x254>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	da1b      	bge.n	8001434 <main+0x178>
 80013fc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001400:	461a      	mov	r2, r3
 8001402:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800140c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001410:	4b3f      	ldr	r3, [pc, #252]	@ (8001510 <main+0x254>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	429a      	cmp	r2, r3
 8001416:	da0d      	bge.n	8001434 <main+0x178>
 8001418:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800141c:	461a      	mov	r2, r3
 800141e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001428:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800142c:	4b38      	ldr	r3, [pc, #224]	@ (8001510 <main+0x254>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	429a      	cmp	r2, r3
 8001432:	db14      	blt.n	800145e <main+0x1a2>
				if(lostFlag == 1) {   //if lost, switch back to not lost and switch clock
 8001434:	4b37      	ldr	r3, [pc, #220]	@ (8001514 <main+0x258>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d102      	bne.n	8001442 <main+0x186>
					lostFlag = 0;
 800143c:	4b35      	ldr	r3, [pc, #212]	@ (8001514 <main+0x258>)
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
					//SystemClock_Config();
					//TIM2->PSC = 999;
				}
				disconnectBLE();   //disconnect before setting discoverability to 0
 8001442:	f7ff fb23 	bl	8000a8c <disconnectBLE>
				setDiscoverability(0);    //make it nonDiscoverable
 8001446:	2000      	movs	r0, #0
 8001448:	f7ff fb78 	bl	8000b3c <setDiscoverability>
				standbyBle();   //standbyBLE when it is in nonDIscoverable mode
 800144c:	f7ff f82a 	bl	80004a4 <standbyBle>
				startTimer = 0;   //stop the 1min timer since its not lost
 8001450:	4b31      	ldr	r3, [pc, #196]	@ (8001518 <main+0x25c>)
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
				counterup = 0;    //reset the lost timer
 8001456:	4b31      	ldr	r3, [pc, #196]	@ (800151c <main+0x260>)
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	e002      	b.n	8001464 <main+0x1a8>
			}
			else {  //it moved less than the threshold, so we say its lost
				startTimer = 1;
 800145e:	4b2e      	ldr	r3, [pc, #184]	@ (8001518 <main+0x25c>)
 8001460:	2201      	movs	r2, #1
 8001462:	601a      	str	r2, [r3, #0]

			}
		}
		prev_x = x;   //set prev to be equal to the current x
 8001464:	8bfb      	ldrh	r3, [r7, #30]
 8001466:	84fb      	strh	r3, [r7, #38]	@ 0x26
		prev_y = y;
 8001468:	8bbb      	ldrh	r3, [r7, #28]
 800146a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		prev_z = z;
 800146c:	8b7b      	ldrh	r3, [r7, #26]
 800146e:	847b      	strh	r3, [r7, #34]	@ 0x22

		if(lostFlag) {   //if it is lost, set discoverable
 8001470:	4b28      	ldr	r3, [pc, #160]	@ (8001514 <main+0x258>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d014      	beq.n	80014a2 <main+0x1e6>
			//printf("It's lost\n");
			setDiscoverability(1);
 8001478:	2001      	movs	r0, #1
 800147a:	f7ff fb5f 	bl	8000b3c <setDiscoverability>
			//SystemClock_Config();
			//TIM2->PSC = 7999;
			//only turn on spi when we need it (when it is lost)
			//__HAL_RCC_SPI1_CLK_ENABLE();
			//__HAL_RCC_SPI2_CLK_ENABLE();
			__HAL_RCC_SPI3_CLK_ENABLE();
 800147e:	4b1e      	ldr	r3, [pc, #120]	@ (80014f8 <main+0x23c>)
 8001480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001482:	4a1d      	ldr	r2, [pc, #116]	@ (80014f8 <main+0x23c>)
 8001484:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001488:	6593      	str	r3, [r2, #88]	@ 0x58
 800148a:	4b1b      	ldr	r3, [pc, #108]	@ (80014f8 <main+0x23c>)
 800148c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800148e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001492:	617b      	str	r3, [r7, #20]
 8001494:	697b      	ldr	r3, [r7, #20]
			RCC->APB1SMENR1 |= RCC_APB1SMENR1_SPI3SMEN;
 8001496:	4b18      	ldr	r3, [pc, #96]	@ (80014f8 <main+0x23c>)
 8001498:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800149a:	4a17      	ldr	r2, [pc, #92]	@ (80014f8 <main+0x23c>)
 800149c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014a0:	6793      	str	r3, [r2, #120]	@ 0x78

		}

		if(sendFlag) {
 80014a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001520 <main+0x264>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d01b      	beq.n	80014e4 <main+0x228>
			// Send a string to the NORDIC UART service, remember to not include the newline
			unsigned char test_str[20] = "FMtag lost for";
 80014ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001524 <main+0x268>)
 80014ae:	463c      	mov	r4, r7
 80014b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014b2:	c407      	stmia	r4!, {r0, r1, r2}
 80014b4:	8023      	strh	r3, [r4, #0]
 80014b6:	3402      	adds	r4, #2
 80014b8:	0c1b      	lsrs	r3, r3, #16
 80014ba:	7023      	strb	r3, [r4, #0]
 80014bc:	f107 030f 	add.w	r3, r7, #15
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	711a      	strb	r2, [r3, #4]
			snprintf(test_str, 20, "FMtag lost for %ds", numSeconds);
 80014c6:	4b18      	ldr	r3, [pc, #96]	@ (8001528 <main+0x26c>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4638      	mov	r0, r7
 80014cc:	4a17      	ldr	r2, [pc, #92]	@ (800152c <main+0x270>)
 80014ce:	2114      	movs	r1, #20
 80014d0:	f002 fc6a 	bl	8003da8 <sniprintf>
			updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, sizeof(test_str)-1, test_str);
 80014d4:	463b      	mov	r3, r7
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	2313      	movs	r3, #19
 80014da:	2200      	movs	r2, #0
 80014dc:	4914      	ldr	r1, [pc, #80]	@ (8001530 <main+0x274>)
 80014de:	4815      	ldr	r0, [pc, #84]	@ (8001534 <main+0x278>)
 80014e0:	f7ff fa80 	bl	80009e4 <updateCharValue>
		}

		sendFlag = 0;
 80014e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001520 <main+0x264>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	701a      	strb	r2, [r3, #0]
		//wait for interrupt instruction
		//suspend tick
		/*if(lostFlag == 0) {
			HAL_SuspendTick();
		}*/
		HAL_SuspendTick();
 80014ea:	f000 fb85 	bl	8001bf8 <HAL_SuspendTick>
		__asm volatile ("wfi");
 80014ee:	bf30      	wfi
		HAL_ResumeTick();
 80014f0:	f000 fb92 	bl	8001c18 <HAL_ResumeTick>
	while(1) {
 80014f4:	e752      	b.n	800139c <main+0xe0>
 80014f6:	bf00      	nop
 80014f8:	40021000 	.word	0x40021000
 80014fc:	40007000 	.word	0x40007000
 8001500:	40007c00 	.word	0x40007c00
 8001504:	08004a7c 	.word	0x08004a7c
 8001508:	48001000 	.word	0x48001000
 800150c:	08004a8c 	.word	0x08004a8c
 8001510:	2000015c 	.word	0x2000015c
 8001514:	20000304 	.word	0x20000304
 8001518:	20000308 	.word	0x20000308
 800151c:	20000300 	.word	0x20000300
 8001520:	20000310 	.word	0x20000310
 8001524:	08004aac 	.word	0x08004aac
 8001528:	2000030c 	.word	0x2000030c
 800152c:	08004a98 	.word	0x08004a98
 8001530:	200002f8 	.word	0x200002f8
 8001534:	200002f0 	.word	0x200002f0

08001538 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @attention This changes the System clock frequency, make sure you reflect that change in your timer
  * @retval None
  */
void SystemClock_Config(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b096      	sub	sp, #88	@ 0x58
 800153c:	af00      	add	r7, sp, #0
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800153e:	f107 0314 	add.w	r3, r7, #20
 8001542:	2244      	movs	r2, #68	@ 0x44
 8001544:	2100      	movs	r1, #0
 8001546:	4618      	mov	r0, r3
 8001548:	f002 fd3a 	bl	8003fc0 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800154c:	463b      	mov	r3, r7
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]
 8001554:	609a      	str	r2, [r3, #8]
 8001556:	60da      	str	r2, [r3, #12]
 8001558:	611a      	str	r2, [r3, #16]

	  /** Configure the main internal regulator output voltage
	  */
	  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800155a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800155e:	f000 fe89 	bl	8002274 <HAL_PWREx_ControlVoltageScaling>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <SystemClock_Config+0x34>
	  {
		Error_Handler();
 8001568:	f000 f904 	bl	8001774 <Error_Handler>
	  }

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800156c:	2310      	movs	r3, #16
 800156e:	617b      	str	r3, [r7, #20]
	  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001570:	2301      	movs	r3, #1
 8001572:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	633b      	str	r3, [r7, #48]	@ 0x30
	  // This lines changes system clock frequency
	  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;    //100khz
 8001578:	2370      	movs	r3, #112	@ 0x70
 800157a:	637b      	str	r3, [r7, #52]	@ 0x34


	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800157c:	2300      	movs	r3, #0
 800157e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	4618      	mov	r0, r3
 8001586:	f000 fecb 	bl	8002320 <HAL_RCC_OscConfig>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <SystemClock_Config+0x5c>
	  {
		Error_Handler();
 8001590:	f000 f8f0 	bl	8001774 <Error_Handler>
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001594:	230f      	movs	r3, #15
 8001596:	603b      	str	r3, [r7, #0]
								  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	60bb      	str	r3, [r7, #8]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;   //scale down APB1 to lowest possible while still maintaining functionality
 80015a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015a4:	60fb      	str	r3, [r7, #12]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;   //scale down APB2 to lowest possible while still maintaining functionality
 80015a6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80015aa:	613b      	str	r3, [r7, #16]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015ac:	463b      	mov	r3, r7
 80015ae:	2100      	movs	r1, #0
 80015b0:	4618      	mov	r0, r3
 80015b2:	f001 fa91 	bl	8002ad8 <HAL_RCC_ClockConfig>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <SystemClock_Config+0x88>
	  {
		Error_Handler();
 80015bc:	f000 f8da 	bl	8001774 <Error_Handler>
	  }


}
 80015c0:	bf00      	nop
 80015c2:	3758      	adds	r7, #88	@ 0x58
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80015cc:	4b1b      	ldr	r3, [pc, #108]	@ (800163c <MX_SPI3_Init+0x74>)
 80015ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001640 <MX_SPI3_Init+0x78>)
 80015d0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80015d2:	4b1a      	ldr	r3, [pc, #104]	@ (800163c <MX_SPI3_Init+0x74>)
 80015d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015d8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80015da:	4b18      	ldr	r3, [pc, #96]	@ (800163c <MX_SPI3_Init+0x74>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80015e0:	4b16      	ldr	r3, [pc, #88]	@ (800163c <MX_SPI3_Init+0x74>)
 80015e2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80015e6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015e8:	4b14      	ldr	r3, [pc, #80]	@ (800163c <MX_SPI3_Init+0x74>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015ee:	4b13      	ldr	r3, [pc, #76]	@ (800163c <MX_SPI3_Init+0x74>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80015f4:	4b11      	ldr	r3, [pc, #68]	@ (800163c <MX_SPI3_Init+0x74>)
 80015f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015fa:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <MX_SPI3_Init+0x74>)
 80015fe:	2200      	movs	r2, #0
 8001600:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001602:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <MX_SPI3_Init+0x74>)
 8001604:	2200      	movs	r2, #0
 8001606:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <MX_SPI3_Init+0x74>)
 800160a:	2200      	movs	r2, #0
 800160c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800160e:	4b0b      	ldr	r3, [pc, #44]	@ (800163c <MX_SPI3_Init+0x74>)
 8001610:	2200      	movs	r2, #0
 8001612:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001614:	4b09      	ldr	r3, [pc, #36]	@ (800163c <MX_SPI3_Init+0x74>)
 8001616:	2207      	movs	r2, #7
 8001618:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800161a:	4b08      	ldr	r3, [pc, #32]	@ (800163c <MX_SPI3_Init+0x74>)
 800161c:	2200      	movs	r2, #0
 800161e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <MX_SPI3_Init+0x74>)
 8001622:	2208      	movs	r2, #8
 8001624:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001626:	4805      	ldr	r0, [pc, #20]	@ (800163c <MX_SPI3_Init+0x74>)
 8001628:	f001 fc42 	bl	8002eb0 <HAL_SPI_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001632:	f000 f89f 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000318 	.word	0x20000318
 8001640:	40003c00 	.word	0x40003c00

08001644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b08a      	sub	sp, #40	@ 0x28
 8001648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
 8001656:	60da      	str	r2, [r3, #12]
 8001658:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800165a:	4b43      	ldr	r3, [pc, #268]	@ (8001768 <MX_GPIO_Init+0x124>)
 800165c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165e:	4a42      	ldr	r2, [pc, #264]	@ (8001768 <MX_GPIO_Init+0x124>)
 8001660:	f043 0310 	orr.w	r3, r3, #16
 8001664:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001666:	4b40      	ldr	r3, [pc, #256]	@ (8001768 <MX_GPIO_Init+0x124>)
 8001668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166a:	f003 0310 	and.w	r3, r3, #16
 800166e:	613b      	str	r3, [r7, #16]
 8001670:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001672:	4b3d      	ldr	r3, [pc, #244]	@ (8001768 <MX_GPIO_Init+0x124>)
 8001674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001676:	4a3c      	ldr	r2, [pc, #240]	@ (8001768 <MX_GPIO_Init+0x124>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800167e:	4b3a      	ldr	r3, [pc, #232]	@ (8001768 <MX_GPIO_Init+0x124>)
 8001680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800168a:	4b37      	ldr	r3, [pc, #220]	@ (8001768 <MX_GPIO_Init+0x124>)
 800168c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168e:	4a36      	ldr	r2, [pc, #216]	@ (8001768 <MX_GPIO_Init+0x124>)
 8001690:	f043 0302 	orr.w	r3, r3, #2
 8001694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001696:	4b34      	ldr	r3, [pc, #208]	@ (8001768 <MX_GPIO_Init+0x124>)
 8001698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016a2:	4b31      	ldr	r3, [pc, #196]	@ (8001768 <MX_GPIO_Init+0x124>)
 80016a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a6:	4a30      	ldr	r2, [pc, #192]	@ (8001768 <MX_GPIO_Init+0x124>)
 80016a8:	f043 0308 	orr.w	r3, r3, #8
 80016ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ae:	4b2e      	ldr	r3, [pc, #184]	@ (8001768 <MX_GPIO_Init+0x124>)
 80016b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b2:	f003 0308 	and.w	r3, r3, #8
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001768 <MX_GPIO_Init+0x124>)
 80016bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016be:	4a2a      	ldr	r2, [pc, #168]	@ (8001768 <MX_GPIO_Init+0x124>)
 80016c0:	f043 0304 	orr.w	r3, r3, #4
 80016c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c6:	4b28      	ldr	r3, [pc, #160]	@ (8001768 <MX_GPIO_Init+0x124>)
 80016c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ca:	f003 0304 	and.w	r3, r3, #4
 80016ce:	603b      	str	r3, [r7, #0]
 80016d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2120      	movs	r1, #32
 80016d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016da:	f000 fd81 	bl	80021e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 80016de:	2201      	movs	r2, #1
 80016e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016e4:	4821      	ldr	r0, [pc, #132]	@ (800176c <MX_GPIO_Init+0x128>)
 80016e6:	f000 fd7b 	bl	80021e0 <HAL_GPIO_WritePin>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 80016ea:	2201      	movs	r2, #1
 80016ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f4:	f000 fd74 	bl	80021e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 80016f8:	2340      	movs	r3, #64	@ 0x40
 80016fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016fc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001700:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	4619      	mov	r1, r3
 800170c:	4818      	ldr	r0, [pc, #96]	@ (8001770 <MX_GPIO_Init+0x12c>)
 800170e:	f000 fba5 	bl	8001e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|BLE_RESET_Pin;
 8001712:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001716:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001718:	2301      	movs	r3, #1
 800171a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001720:	2300      	movs	r3, #0
 8001722:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	4619      	mov	r1, r3
 800172a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800172e:	f000 fb95 	bl	8001e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001732:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001738:	2301      	movs	r3, #1
 800173a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173c:	2300      	movs	r3, #0
 800173e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001740:	2303      	movs	r3, #3
 8001742:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8001744:	f107 0314 	add.w	r3, r7, #20
 8001748:	4619      	mov	r1, r3
 800174a:	4808      	ldr	r0, [pc, #32]	@ (800176c <MX_GPIO_Init+0x128>)
 800174c:	f000 fb86 	bl	8001e5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001750:	2200      	movs	r2, #0
 8001752:	2100      	movs	r1, #0
 8001754:	2017      	movs	r0, #23
 8001756:	f000 fb4a 	bl	8001dee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800175a:	2017      	movs	r0, #23
 800175c:	f000 fb63 	bl	8001e26 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001760:	bf00      	nop
 8001762:	3728      	adds	r7, #40	@ 0x28
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40021000 	.word	0x40021000
 800176c:	48000c00 	.word	0x48000c00
 8001770:	48001000 	.word	0x48001000

08001774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001778:	b672      	cpsid	i
}
 800177a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800177c:	bf00      	nop
 800177e:	e7fd      	b.n	800177c <Error_Handler+0x8>

08001780 <LPTIM1_IRQHandler>:
//
//		numSeconds = (unsigned int)(floor((counterup-2)*5));
//	}
//}
void LPTIM1_IRQHandler()
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
	leds_set(3);
 8001784:	2003      	movs	r0, #3
 8001786:	f7ff fbb5 	bl	8000ef4 <leds_set>
    if (LPTIM1->ISR & LPTIM_ISR_ARRM) // Check if autoreload match flag is set
 800178a:	4b0b      	ldr	r3, [pc, #44]	@ (80017b8 <LPTIM1_IRQHandler+0x38>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b00      	cmp	r3, #0
 8001794:	d00d      	beq.n	80017b2 <LPTIM1_IRQHandler+0x32>
    {
        LPTIM1->ICR |= LPTIM_ICR_ARRMCF; // Clear the flag
 8001796:	4b08      	ldr	r3, [pc, #32]	@ (80017b8 <LPTIM1_IRQHandler+0x38>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	4a07      	ldr	r2, [pc, #28]	@ (80017b8 <LPTIM1_IRQHandler+0x38>)
 800179c:	f043 0302 	orr.w	r3, r3, #2
 80017a0:	6053      	str	r3, [r2, #4]
        counterup++;                          // Increment the time the device has been still
 80017a2:	4b06      	ldr	r3, [pc, #24]	@ (80017bc <LPTIM1_IRQHandler+0x3c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	3301      	adds	r3, #1
 80017a8:	4a04      	ldr	r2, [pc, #16]	@ (80017bc <LPTIM1_IRQHandler+0x3c>)
 80017aa:	6013      	str	r3, [r2, #0]
        lostFlag = 1;              // Set the interrupt flag for the main loop
 80017ac:	4b04      	ldr	r3, [pc, #16]	@ (80017c0 <LPTIM1_IRQHandler+0x40>)
 80017ae:	2201      	movs	r2, #1
 80017b0:	601a      	str	r2, [r3, #0]
    }
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40007c00 	.word	0x40007c00
 80017bc:	20000300 	.word	0x20000300
 80017c0:	20000304 	.word	0x20000304

080017c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001808 <HAL_MspInit+0x44>)
 80017cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001808 <HAL_MspInit+0x44>)
 80017d0:	f043 0301 	orr.w	r3, r3, #1
 80017d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80017d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001808 <HAL_MspInit+0x44>)
 80017d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	607b      	str	r3, [r7, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e2:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <HAL_MspInit+0x44>)
 80017e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e6:	4a08      	ldr	r2, [pc, #32]	@ (8001808 <HAL_MspInit+0x44>)
 80017e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80017ee:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <HAL_MspInit+0x44>)
 80017f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f6:	603b      	str	r3, [r7, #0]
 80017f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40021000 	.word	0x40021000

0800180c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08a      	sub	sp, #40	@ 0x28
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
 8001822:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a17      	ldr	r2, [pc, #92]	@ (8001888 <HAL_SPI_MspInit+0x7c>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d128      	bne.n	8001880 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800182e:	4b17      	ldr	r3, [pc, #92]	@ (800188c <HAL_SPI_MspInit+0x80>)
 8001830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001832:	4a16      	ldr	r2, [pc, #88]	@ (800188c <HAL_SPI_MspInit+0x80>)
 8001834:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001838:	6593      	str	r3, [r2, #88]	@ 0x58
 800183a:	4b14      	ldr	r3, [pc, #80]	@ (800188c <HAL_SPI_MspInit+0x80>)
 800183c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800183e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001842:	613b      	str	r3, [r7, #16]
 8001844:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001846:	4b11      	ldr	r3, [pc, #68]	@ (800188c <HAL_SPI_MspInit+0x80>)
 8001848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184a:	4a10      	ldr	r2, [pc, #64]	@ (800188c <HAL_SPI_MspInit+0x80>)
 800184c:	f043 0304 	orr.w	r3, r3, #4
 8001850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001852:	4b0e      	ldr	r3, [pc, #56]	@ (800188c <HAL_SPI_MspInit+0x80>)
 8001854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001856:	f003 0304 	and.w	r3, r3, #4
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800185e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001862:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001864:	2302      	movs	r3, #2
 8001866:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800186c:	2303      	movs	r3, #3
 800186e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001870:	2306      	movs	r3, #6
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	4619      	mov	r1, r3
 800187a:	4805      	ldr	r0, [pc, #20]	@ (8001890 <HAL_SPI_MspInit+0x84>)
 800187c:	f000 faee 	bl	8001e5c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001880:	bf00      	nop
 8001882:	3728      	adds	r7, #40	@ 0x28
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40003c00 	.word	0x40003c00
 800188c:	40021000 	.word	0x40021000
 8001890:	48000800 	.word	0x48000800

08001894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <NMI_Handler+0x4>

0800189c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <HardFault_Handler+0x4>

080018a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <MemManage_Handler+0x4>

080018ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <BusFault_Handler+0x4>

080018b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <UsageFault_Handler+0x4>

080018bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ea:	f000 f941 	bl	8001b70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
	...

080018f4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 80018f8:	4b03      	ldr	r3, [pc, #12]	@ (8001908 <EXTI9_5_IRQHandler+0x14>)
 80018fa:	2201      	movs	r2, #1
 80018fc:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 80018fe:	2040      	movs	r0, #64	@ 0x40
 8001900:	f000 fc86 	bl	8002210 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000314 	.word	0x20000314

0800190c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	e00a      	b.n	8001934 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800191e:	f3af 8000 	nop.w
 8001922:	4601      	mov	r1, r0
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	1c5a      	adds	r2, r3, #1
 8001928:	60ba      	str	r2, [r7, #8]
 800192a:	b2ca      	uxtb	r2, r1
 800192c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	3301      	adds	r3, #1
 8001932:	617b      	str	r3, [r7, #20]
 8001934:	697a      	ldr	r2, [r7, #20]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	429a      	cmp	r2, r3
 800193a:	dbf0      	blt.n	800191e <_read+0x12>
	}

return len;
 800193c:	687b      	ldr	r3, [r7, #4]
}
 800193e:	4618      	mov	r0, r3
 8001940:	3718      	adds	r7, #24
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
	...

08001948 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001950:	4b11      	ldr	r3, [pc, #68]	@ (8001998 <_sbrk+0x50>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d102      	bne.n	800195e <_sbrk+0x16>
		heap_end = &end;
 8001958:	4b0f      	ldr	r3, [pc, #60]	@ (8001998 <_sbrk+0x50>)
 800195a:	4a10      	ldr	r2, [pc, #64]	@ (800199c <_sbrk+0x54>)
 800195c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800195e:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <_sbrk+0x50>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001964:	4b0c      	ldr	r3, [pc, #48]	@ (8001998 <_sbrk+0x50>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4413      	add	r3, r2
 800196c:	466a      	mov	r2, sp
 800196e:	4293      	cmp	r3, r2
 8001970:	d907      	bls.n	8001982 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001972:	f002 fb83 	bl	800407c <__errno>
 8001976:	4603      	mov	r3, r0
 8001978:	220c      	movs	r2, #12
 800197a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800197c:	f04f 33ff 	mov.w	r3, #4294967295
 8001980:	e006      	b.n	8001990 <_sbrk+0x48>
	}

	heap_end += incr;
 8001982:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <_sbrk+0x50>)
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4413      	add	r3, r2
 800198a:	4a03      	ldr	r2, [pc, #12]	@ (8001998 <_sbrk+0x50>)
 800198c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800198e:	68fb      	ldr	r3, [r7, #12]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3710      	adds	r7, #16
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	2000037c 	.word	0x2000037c
 800199c:	200004d0 	.word	0x200004d0

080019a0 <_close>:

int _close(int file)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
	return -1;
 80019a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019c8:	605a      	str	r2, [r3, #4]
	return 0;
 80019ca:	2300      	movs	r3, #0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <_isatty>:

int _isatty(int file)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	return 1;
 80019e0:	2301      	movs	r3, #1
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b085      	sub	sp, #20
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	60f8      	str	r0, [r7, #12]
 80019f6:	60b9      	str	r1, [r7, #8]
 80019f8:	607a      	str	r2, [r7, #4]
	return 0;
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3714      	adds	r7, #20
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a0c:	4b17      	ldr	r3, [pc, #92]	@ (8001a6c <SystemInit+0x64>)
 8001a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a12:	4a16      	ldr	r2, [pc, #88]	@ (8001a6c <SystemInit+0x64>)
 8001a14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a1c:	4b14      	ldr	r3, [pc, #80]	@ (8001a70 <SystemInit+0x68>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a13      	ldr	r2, [pc, #76]	@ (8001a70 <SystemInit+0x68>)
 8001a22:	f043 0301 	orr.w	r3, r3, #1
 8001a26:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001a28:	4b11      	ldr	r3, [pc, #68]	@ (8001a70 <SystemInit+0x68>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001a2e:	4b10      	ldr	r3, [pc, #64]	@ (8001a70 <SystemInit+0x68>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a0f      	ldr	r2, [pc, #60]	@ (8001a70 <SystemInit+0x68>)
 8001a34:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001a38:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001a3c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a70 <SystemInit+0x68>)
 8001a40:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a44:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a46:	4b0a      	ldr	r3, [pc, #40]	@ (8001a70 <SystemInit+0x68>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a09      	ldr	r2, [pc, #36]	@ (8001a70 <SystemInit+0x68>)
 8001a4c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a50:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001a52:	4b07      	ldr	r3, [pc, #28]	@ (8001a70 <SystemInit+0x68>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a58:	4b04      	ldr	r3, [pc, #16]	@ (8001a6c <SystemInit+0x64>)
 8001a5a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a5e:	609a      	str	r2, [r3, #8]
#endif
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	e000ed00 	.word	0xe000ed00
 8001a70:	40021000 	.word	0x40021000

08001a74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001aac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a78:	f7ff ffc6 	bl	8001a08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a7c:	480c      	ldr	r0, [pc, #48]	@ (8001ab0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a7e:	490d      	ldr	r1, [pc, #52]	@ (8001ab4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a80:	4a0d      	ldr	r2, [pc, #52]	@ (8001ab8 <LoopForever+0xe>)
  movs r3, #0
 8001a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a84:	e002      	b.n	8001a8c <LoopCopyDataInit>

08001a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a8a:	3304      	adds	r3, #4

08001a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a8c:	18c4      	adds	r4, r0, r3
   cmp r4, r1
 8001a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a90:	d3f9      	bcc.n	8001a86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a92:	4a0a      	ldr	r2, [pc, #40]	@ (8001abc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a94:	4c0a      	ldr	r4, [pc, #40]	@ (8001ac0 <LoopForever+0x16>)
  movs r3, #0
 8001a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a98:	e001      	b.n	8001a9e <LoopFillZerobss>

08001a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a9c:	3204      	adds	r2, #4

08001a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aa0:	d3fb      	bcc.n	8001a9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aa2:	f002 faf1 	bl	8004088 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001aa6:	f7ff fc09 	bl	80012bc <main>

08001aaa <LoopForever>:

LoopForever:
    b LoopForever
 8001aaa:	e7fe      	b.n	8001aaa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001aac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab4:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8001ab8:	08004b44 	.word	0x08004b44
  ldr r2, =_sbss
 8001abc:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 8001ac0:	200004d0 	.word	0x200004d0

08001ac4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ac4:	e7fe      	b.n	8001ac4 <ADC1_2_IRQHandler>

08001ac6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001acc:	2300      	movs	r3, #0
 8001ace:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad0:	2003      	movs	r0, #3
 8001ad2:	f000 f981 	bl	8001dd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f000 f80e 	bl	8001af8 <HAL_InitTick>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d002      	beq.n	8001ae8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	71fb      	strb	r3, [r7, #7]
 8001ae6:	e001      	b.n	8001aec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ae8:	f7ff fe6c 	bl	80017c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001aec:	79fb      	ldrb	r3, [r7, #7]
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
	...

08001af8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b00:	2300      	movs	r3, #0
 8001b02:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001b04:	4b17      	ldr	r3, [pc, #92]	@ (8001b64 <HAL_InitTick+0x6c>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d023      	beq.n	8001b54 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b0c:	4b16      	ldr	r3, [pc, #88]	@ (8001b68 <HAL_InitTick+0x70>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	4b14      	ldr	r3, [pc, #80]	@ (8001b64 <HAL_InitTick+0x6c>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	4619      	mov	r1, r3
 8001b16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 f98d 	bl	8001e42 <HAL_SYSTICK_Config>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d10f      	bne.n	8001b4e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b0f      	cmp	r3, #15
 8001b32:	d809      	bhi.n	8001b48 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b34:	2200      	movs	r2, #0
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3c:	f000 f957 	bl	8001dee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b40:	4a0a      	ldr	r2, [pc, #40]	@ (8001b6c <HAL_InitTick+0x74>)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	e007      	b.n	8001b58 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	73fb      	strb	r3, [r7, #15]
 8001b4c:	e004      	b.n	8001b58 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	73fb      	strb	r3, [r7, #15]
 8001b52:	e001      	b.n	8001b58 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000168 	.word	0x20000168
 8001b68:	20000160 	.word	0x20000160
 8001b6c:	20000164 	.word	0x20000164

08001b70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b74:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <HAL_IncTick+0x20>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	461a      	mov	r2, r3
 8001b7a:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <HAL_IncTick+0x24>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4413      	add	r3, r2
 8001b80:	4a04      	ldr	r2, [pc, #16]	@ (8001b94 <HAL_IncTick+0x24>)
 8001b82:	6013      	str	r3, [r2, #0]
}
 8001b84:	bf00      	nop
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	20000168 	.word	0x20000168
 8001b94:	20000380 	.word	0x20000380

08001b98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b9c:	4b03      	ldr	r3, [pc, #12]	@ (8001bac <HAL_GetTick+0x14>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	20000380 	.word	0x20000380

08001bb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bb8:	f7ff ffee 	bl	8001b98 <HAL_GetTick>
 8001bbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc8:	d005      	beq.n	8001bd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001bca:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf4 <HAL_Delay+0x44>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	461a      	mov	r2, r3
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bd6:	bf00      	nop
 8001bd8:	f7ff ffde 	bl	8001b98 <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	68fa      	ldr	r2, [r7, #12]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d8f7      	bhi.n	8001bd8 <HAL_Delay+0x28>
  {
  }
}
 8001be8:	bf00      	nop
 8001bea:	bf00      	nop
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000168 	.word	0x20000168

08001bf8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001bfc:	4b05      	ldr	r3, [pc, #20]	@ (8001c14 <HAL_SuspendTick+0x1c>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a04      	ldr	r2, [pc, #16]	@ (8001c14 <HAL_SuspendTick+0x1c>)
 8001c02:	f023 0302 	bic.w	r3, r3, #2
 8001c06:	6013      	str	r3, [r2, #0]
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	e000e010 	.word	0xe000e010

08001c18 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001c1c:	4b05      	ldr	r3, [pc, #20]	@ (8001c34 <HAL_ResumeTick+0x1c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a04      	ldr	r2, [pc, #16]	@ (8001c34 <HAL_ResumeTick+0x1c>)
 8001c22:	f043 0302 	orr.w	r3, r3, #2
 8001c26:	6013      	str	r3, [r2, #0]
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000e010 	.word	0xe000e010

08001c38 <__NVIC_SetPriorityGrouping>:
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c48:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <__NVIC_SetPriorityGrouping+0x44>)
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c4e:	68ba      	ldr	r2, [r7, #8]
 8001c50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c54:	4013      	ands	r3, r2
 8001c56:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c6a:	4a04      	ldr	r2, [pc, #16]	@ (8001c7c <__NVIC_SetPriorityGrouping+0x44>)
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	60d3      	str	r3, [r2, #12]
}
 8001c70:	bf00      	nop
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	e000ed00 	.word	0xe000ed00

08001c80 <__NVIC_GetPriorityGrouping>:
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c84:	4b04      	ldr	r3, [pc, #16]	@ (8001c98 <__NVIC_GetPriorityGrouping+0x18>)
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	0a1b      	lsrs	r3, r3, #8
 8001c8a:	f003 0307 	and.w	r3, r3, #7
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	e000ed00 	.word	0xe000ed00

08001c9c <__NVIC_EnableIRQ>:
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	db0b      	blt.n	8001cc6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	f003 021f 	and.w	r2, r3, #31
 8001cb4:	4907      	ldr	r1, [pc, #28]	@ (8001cd4 <__NVIC_EnableIRQ+0x38>)
 8001cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cba:	095b      	lsrs	r3, r3, #5
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	e000e100 	.word	0xe000e100

08001cd8 <__NVIC_SetPriority>:
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	6039      	str	r1, [r7, #0]
 8001ce2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	db0a      	blt.n	8001d02 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	b2da      	uxtb	r2, r3
 8001cf0:	490c      	ldr	r1, [pc, #48]	@ (8001d24 <__NVIC_SetPriority+0x4c>)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	0112      	lsls	r2, r2, #4
 8001cf8:	b2d2      	uxtb	r2, r2
 8001cfa:	440b      	add	r3, r1
 8001cfc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001d00:	e00a      	b.n	8001d18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	b2da      	uxtb	r2, r3
 8001d06:	4908      	ldr	r1, [pc, #32]	@ (8001d28 <__NVIC_SetPriority+0x50>)
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	f003 030f 	and.w	r3, r3, #15
 8001d0e:	3b04      	subs	r3, #4
 8001d10:	0112      	lsls	r2, r2, #4
 8001d12:	b2d2      	uxtb	r2, r2
 8001d14:	440b      	add	r3, r1
 8001d16:	761a      	strb	r2, [r3, #24]
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	e000e100 	.word	0xe000e100
 8001d28:	e000ed00 	.word	0xe000ed00

08001d2c <NVIC_EncodePriority>:
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b089      	sub	sp, #36	@ 0x24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	f1c3 0307 	rsb	r3, r3, #7
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	bf28      	it	cs
 8001d4a:	2304      	movcs	r3, #4
 8001d4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	3304      	adds	r3, #4
 8001d52:	2b06      	cmp	r3, #6
 8001d54:	d902      	bls.n	8001d5c <NVIC_EncodePriority+0x30>
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	3b03      	subs	r3, #3
 8001d5a:	e000      	b.n	8001d5e <NVIC_EncodePriority+0x32>
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d60:	f04f 32ff 	mov.w	r2, #4294967295
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43da      	mvns	r2, r3
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	401a      	ands	r2, r3
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d74:	f04f 31ff 	mov.w	r1, #4294967295
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d7e:	43d9      	mvns	r1, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d84:	4313      	orrs	r3, r2
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3724      	adds	r7, #36	@ 0x24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
	...

08001d94 <SysTick_Config>:
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001da4:	d301      	bcc.n	8001daa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001da6:	2301      	movs	r3, #1
 8001da8:	e00f      	b.n	8001dca <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001daa:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd4 <SysTick_Config+0x40>)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001db2:	210f      	movs	r1, #15
 8001db4:	f04f 30ff 	mov.w	r0, #4294967295
 8001db8:	f7ff ff8e 	bl	8001cd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dbc:	4b05      	ldr	r3, [pc, #20]	@ (8001dd4 <SysTick_Config+0x40>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dc2:	4b04      	ldr	r3, [pc, #16]	@ (8001dd4 <SysTick_Config+0x40>)
 8001dc4:	2207      	movs	r2, #7
 8001dc6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	e000e010 	.word	0xe000e010

08001dd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f7ff ff29 	bl	8001c38 <__NVIC_SetPriorityGrouping>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b086      	sub	sp, #24
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	4603      	mov	r3, r0
 8001df6:	60b9      	str	r1, [r7, #8]
 8001df8:	607a      	str	r2, [r7, #4]
 8001dfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e00:	f7ff ff3e 	bl	8001c80 <__NVIC_GetPriorityGrouping>
 8001e04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	6978      	ldr	r0, [r7, #20]
 8001e0c:	f7ff ff8e 	bl	8001d2c <NVIC_EncodePriority>
 8001e10:	4602      	mov	r2, r0
 8001e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e16:	4611      	mov	r1, r2
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff ff5d 	bl	8001cd8 <__NVIC_SetPriority>
}
 8001e1e:	bf00      	nop
 8001e20:	3718      	adds	r7, #24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b082      	sub	sp, #8
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff ff31 	bl	8001c9c <__NVIC_EnableIRQ>
}
 8001e3a:	bf00      	nop
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b082      	sub	sp, #8
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff ffa2 	bl	8001d94 <SysTick_Config>
 8001e50:	4603      	mov	r3, r0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
	...

08001e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b087      	sub	sp, #28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e66:	2300      	movs	r3, #0
 8001e68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e6a:	e17f      	b.n	800216c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	2101      	movs	r1, #1
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	fa01 f303 	lsl.w	r3, r1, r3
 8001e78:	4013      	ands	r3, r2
 8001e7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 8171 	beq.w	8002166 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f003 0303 	and.w	r3, r3, #3
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d005      	beq.n	8001e9c <HAL_GPIO_Init+0x40>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f003 0303 	and.w	r3, r3, #3
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d130      	bne.n	8001efe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	2203      	movs	r2, #3
 8001ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eac:	43db      	mvns	r3, r3
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	68da      	ldr	r2, [r3, #12]
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43db      	mvns	r3, r3
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	091b      	lsrs	r3, r3, #4
 8001ee8:	f003 0201 	and.w	r2, r3, #1
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f003 0303 	and.w	r3, r3, #3
 8001f06:	2b03      	cmp	r3, #3
 8001f08:	d118      	bne.n	8001f3c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001f10:	2201      	movs	r2, #1
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	08db      	lsrs	r3, r3, #3
 8001f26:	f003 0201 	and.w	r2, r3, #1
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 0303 	and.w	r3, r3, #3
 8001f44:	2b03      	cmp	r3, #3
 8001f46:	d017      	beq.n	8001f78 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	2203      	movs	r2, #3
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	693a      	ldr	r2, [r7, #16]
 8001f76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f003 0303 	and.w	r3, r3, #3
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d123      	bne.n	8001fcc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	08da      	lsrs	r2, r3, #3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3208      	adds	r2, #8
 8001f8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f90:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	220f      	movs	r2, #15
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	691a      	ldr	r2, [r3, #16]
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	08da      	lsrs	r2, r3, #3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	3208      	adds	r2, #8
 8001fc6:	6939      	ldr	r1, [r7, #16]
 8001fc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	2203      	movs	r2, #3
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f003 0203 	and.w	r2, r3, #3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002008:	2b00      	cmp	r3, #0
 800200a:	f000 80ac 	beq.w	8002166 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800200e:	4b5f      	ldr	r3, [pc, #380]	@ (800218c <HAL_GPIO_Init+0x330>)
 8002010:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002012:	4a5e      	ldr	r2, [pc, #376]	@ (800218c <HAL_GPIO_Init+0x330>)
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	6613      	str	r3, [r2, #96]	@ 0x60
 800201a:	4b5c      	ldr	r3, [pc, #368]	@ (800218c <HAL_GPIO_Init+0x330>)
 800201c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	60bb      	str	r3, [r7, #8]
 8002024:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002026:	4a5a      	ldr	r2, [pc, #360]	@ (8002190 <HAL_GPIO_Init+0x334>)
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	089b      	lsrs	r3, r3, #2
 800202c:	3302      	adds	r3, #2
 800202e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002032:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	f003 0303 	and.w	r3, r3, #3
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	220f      	movs	r2, #15
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43db      	mvns	r3, r3
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	4013      	ands	r3, r2
 8002048:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002050:	d025      	beq.n	800209e <HAL_GPIO_Init+0x242>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a4f      	ldr	r2, [pc, #316]	@ (8002194 <HAL_GPIO_Init+0x338>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d01f      	beq.n	800209a <HAL_GPIO_Init+0x23e>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a4e      	ldr	r2, [pc, #312]	@ (8002198 <HAL_GPIO_Init+0x33c>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d019      	beq.n	8002096 <HAL_GPIO_Init+0x23a>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a4d      	ldr	r2, [pc, #308]	@ (800219c <HAL_GPIO_Init+0x340>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d013      	beq.n	8002092 <HAL_GPIO_Init+0x236>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a4c      	ldr	r2, [pc, #304]	@ (80021a0 <HAL_GPIO_Init+0x344>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d00d      	beq.n	800208e <HAL_GPIO_Init+0x232>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a4b      	ldr	r2, [pc, #300]	@ (80021a4 <HAL_GPIO_Init+0x348>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d007      	beq.n	800208a <HAL_GPIO_Init+0x22e>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a4a      	ldr	r2, [pc, #296]	@ (80021a8 <HAL_GPIO_Init+0x34c>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d101      	bne.n	8002086 <HAL_GPIO_Init+0x22a>
 8002082:	2306      	movs	r3, #6
 8002084:	e00c      	b.n	80020a0 <HAL_GPIO_Init+0x244>
 8002086:	2307      	movs	r3, #7
 8002088:	e00a      	b.n	80020a0 <HAL_GPIO_Init+0x244>
 800208a:	2305      	movs	r3, #5
 800208c:	e008      	b.n	80020a0 <HAL_GPIO_Init+0x244>
 800208e:	2304      	movs	r3, #4
 8002090:	e006      	b.n	80020a0 <HAL_GPIO_Init+0x244>
 8002092:	2303      	movs	r3, #3
 8002094:	e004      	b.n	80020a0 <HAL_GPIO_Init+0x244>
 8002096:	2302      	movs	r3, #2
 8002098:	e002      	b.n	80020a0 <HAL_GPIO_Init+0x244>
 800209a:	2301      	movs	r3, #1
 800209c:	e000      	b.n	80020a0 <HAL_GPIO_Init+0x244>
 800209e:	2300      	movs	r3, #0
 80020a0:	697a      	ldr	r2, [r7, #20]
 80020a2:	f002 0203 	and.w	r2, r2, #3
 80020a6:	0092      	lsls	r2, r2, #2
 80020a8:	4093      	lsls	r3, r2
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80020b0:	4937      	ldr	r1, [pc, #220]	@ (8002190 <HAL_GPIO_Init+0x334>)
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	089b      	lsrs	r3, r3, #2
 80020b6:	3302      	adds	r3, #2
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020be:	4b3b      	ldr	r3, [pc, #236]	@ (80021ac <HAL_GPIO_Init+0x350>)
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	43db      	mvns	r3, r3
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	4013      	ands	r3, r2
 80020cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80020da:	693a      	ldr	r2, [r7, #16]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	4313      	orrs	r3, r2
 80020e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020e2:	4a32      	ldr	r2, [pc, #200]	@ (80021ac <HAL_GPIO_Init+0x350>)
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020e8:	4b30      	ldr	r3, [pc, #192]	@ (80021ac <HAL_GPIO_Init+0x350>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	43db      	mvns	r3, r3
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	4013      	ands	r3, r2
 80020f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d003      	beq.n	800210c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002104:	693a      	ldr	r2, [r7, #16]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	4313      	orrs	r3, r2
 800210a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800210c:	4a27      	ldr	r2, [pc, #156]	@ (80021ac <HAL_GPIO_Init+0x350>)
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002112:	4b26      	ldr	r3, [pc, #152]	@ (80021ac <HAL_GPIO_Init+0x350>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	43db      	mvns	r3, r3
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	4013      	ands	r3, r2
 8002120:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	4313      	orrs	r3, r2
 8002134:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002136:	4a1d      	ldr	r2, [pc, #116]	@ (80021ac <HAL_GPIO_Init+0x350>)
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800213c:	4b1b      	ldr	r3, [pc, #108]	@ (80021ac <HAL_GPIO_Init+0x350>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	43db      	mvns	r3, r3
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4013      	ands	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d003      	beq.n	8002160 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	4313      	orrs	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002160:	4a12      	ldr	r2, [pc, #72]	@ (80021ac <HAL_GPIO_Init+0x350>)
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	3301      	adds	r3, #1
 800216a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	fa22 f303 	lsr.w	r3, r2, r3
 8002176:	2b00      	cmp	r3, #0
 8002178:	f47f ae78 	bne.w	8001e6c <HAL_GPIO_Init+0x10>
  }
}
 800217c:	bf00      	nop
 800217e:	bf00      	nop
 8002180:	371c      	adds	r7, #28
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	40021000 	.word	0x40021000
 8002190:	40010000 	.word	0x40010000
 8002194:	48000400 	.word	0x48000400
 8002198:	48000800 	.word	0x48000800
 800219c:	48000c00 	.word	0x48000c00
 80021a0:	48001000 	.word	0x48001000
 80021a4:	48001400 	.word	0x48001400
 80021a8:	48001800 	.word	0x48001800
 80021ac:	40010400 	.word	0x40010400

080021b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	460b      	mov	r3, r1
 80021ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	691a      	ldr	r2, [r3, #16]
 80021c0:	887b      	ldrh	r3, [r7, #2]
 80021c2:	4013      	ands	r3, r2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d002      	beq.n	80021ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021c8:	2301      	movs	r3, #1
 80021ca:	73fb      	strb	r3, [r7, #15]
 80021cc:	e001      	b.n	80021d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021ce:	2300      	movs	r3, #0
 80021d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3714      	adds	r7, #20
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	807b      	strh	r3, [r7, #2]
 80021ec:	4613      	mov	r3, r2
 80021ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021f0:	787b      	ldrb	r3, [r7, #1]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d003      	beq.n	80021fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021f6:	887a      	ldrh	r2, [r7, #2]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80021fc:	e002      	b.n	8002204 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80021fe:	887a      	ldrh	r2, [r7, #2]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800221a:	4b08      	ldr	r3, [pc, #32]	@ (800223c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800221c:	695a      	ldr	r2, [r3, #20]
 800221e:	88fb      	ldrh	r3, [r7, #6]
 8002220:	4013      	ands	r3, r2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d006      	beq.n	8002234 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002226:	4a05      	ldr	r2, [pc, #20]	@ (800223c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002228:	88fb      	ldrh	r3, [r7, #6]
 800222a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800222c:	88fb      	ldrh	r3, [r7, #6]
 800222e:	4618      	mov	r0, r3
 8002230:	f000 f806 	bl	8002240 <HAL_GPIO_EXTI_Callback>
  }
}
 8002234:	bf00      	nop
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	40010400 	.word	0x40010400

08002240 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
	...

08002258 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800225c:	4b04      	ldr	r3, [pc, #16]	@ (8002270 <HAL_PWREx_GetVoltageRange+0x18>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002264:	4618      	mov	r0, r3
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	40007000 	.word	0x40007000

08002274 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002282:	d130      	bne.n	80022e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002284:	4b23      	ldr	r3, [pc, #140]	@ (8002314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800228c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002290:	d038      	beq.n	8002304 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002292:	4b20      	ldr	r3, [pc, #128]	@ (8002314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800229a:	4a1e      	ldr	r2, [pc, #120]	@ (8002314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800229c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002318 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2232      	movs	r2, #50	@ 0x32
 80022a8:	fb02 f303 	mul.w	r3, r2, r3
 80022ac:	4a1b      	ldr	r2, [pc, #108]	@ (800231c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80022ae:	fba2 2303 	umull	r2, r3, r2, r3
 80022b2:	0c9b      	lsrs	r3, r3, #18
 80022b4:	3301      	adds	r3, #1
 80022b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022b8:	e002      	b.n	80022c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	3b01      	subs	r3, #1
 80022be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022c0:	4b14      	ldr	r3, [pc, #80]	@ (8002314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022c2:	695b      	ldr	r3, [r3, #20]
 80022c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022cc:	d102      	bne.n	80022d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1f2      	bne.n	80022ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022e0:	d110      	bne.n	8002304 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e00f      	b.n	8002306 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80022e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022f2:	d007      	beq.n	8002304 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022f4:	4b07      	ldr	r3, [pc, #28]	@ (8002314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022fc:	4a05      	ldr	r2, [pc, #20]	@ (8002314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002302:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	40007000 	.word	0x40007000
 8002318:	20000160 	.word	0x20000160
 800231c:	431bde83 	.word	0x431bde83

08002320 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b088      	sub	sp, #32
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e3ca      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002332:	4b97      	ldr	r3, [pc, #604]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f003 030c 	and.w	r3, r3, #12
 800233a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800233c:	4b94      	ldr	r3, [pc, #592]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	f003 0303 	and.w	r3, r3, #3
 8002344:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0310 	and.w	r3, r3, #16
 800234e:	2b00      	cmp	r3, #0
 8002350:	f000 80e4 	beq.w	800251c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d007      	beq.n	800236a <HAL_RCC_OscConfig+0x4a>
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	2b0c      	cmp	r3, #12
 800235e:	f040 808b 	bne.w	8002478 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	2b01      	cmp	r3, #1
 8002366:	f040 8087 	bne.w	8002478 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800236a:	4b89      	ldr	r3, [pc, #548]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d005      	beq.n	8002382 <HAL_RCC_OscConfig+0x62>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e3a2      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a1a      	ldr	r2, [r3, #32]
 8002386:	4b82      	ldr	r3, [pc, #520]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	2b00      	cmp	r3, #0
 8002390:	d004      	beq.n	800239c <HAL_RCC_OscConfig+0x7c>
 8002392:	4b7f      	ldr	r3, [pc, #508]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800239a:	e005      	b.n	80023a8 <HAL_RCC_OscConfig+0x88>
 800239c:	4b7c      	ldr	r3, [pc, #496]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 800239e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023a2:	091b      	lsrs	r3, r3, #4
 80023a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d223      	bcs.n	80023f4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a1b      	ldr	r3, [r3, #32]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f000 fd1d 	bl	8002df0 <RCC_SetFlashLatencyFromMSIRange>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e383      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023c0:	4b73      	ldr	r3, [pc, #460]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a72      	ldr	r2, [pc, #456]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80023c6:	f043 0308 	orr.w	r3, r3, #8
 80023ca:	6013      	str	r3, [r2, #0]
 80023cc:	4b70      	ldr	r3, [pc, #448]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	496d      	ldr	r1, [pc, #436]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023de:	4b6c      	ldr	r3, [pc, #432]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	021b      	lsls	r3, r3, #8
 80023ec:	4968      	ldr	r1, [pc, #416]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	604b      	str	r3, [r1, #4]
 80023f2:	e025      	b.n	8002440 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023f4:	4b66      	ldr	r3, [pc, #408]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a65      	ldr	r2, [pc, #404]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80023fa:	f043 0308 	orr.w	r3, r3, #8
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	4b63      	ldr	r3, [pc, #396]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	4960      	ldr	r1, [pc, #384]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 800240e:	4313      	orrs	r3, r2
 8002410:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002412:	4b5f      	ldr	r3, [pc, #380]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	021b      	lsls	r3, r3, #8
 8002420:	495b      	ldr	r1, [pc, #364]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002422:	4313      	orrs	r3, r2
 8002424:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d109      	bne.n	8002440 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a1b      	ldr	r3, [r3, #32]
 8002430:	4618      	mov	r0, r3
 8002432:	f000 fcdd 	bl	8002df0 <RCC_SetFlashLatencyFromMSIRange>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e343      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002440:	f000 fc4a 	bl	8002cd8 <HAL_RCC_GetSysClockFreq>
 8002444:	4602      	mov	r2, r0
 8002446:	4b52      	ldr	r3, [pc, #328]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	091b      	lsrs	r3, r3, #4
 800244c:	f003 030f 	and.w	r3, r3, #15
 8002450:	4950      	ldr	r1, [pc, #320]	@ (8002594 <HAL_RCC_OscConfig+0x274>)
 8002452:	5ccb      	ldrb	r3, [r1, r3]
 8002454:	f003 031f 	and.w	r3, r3, #31
 8002458:	fa22 f303 	lsr.w	r3, r2, r3
 800245c:	4a4e      	ldr	r2, [pc, #312]	@ (8002598 <HAL_RCC_OscConfig+0x278>)
 800245e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002460:	4b4e      	ldr	r3, [pc, #312]	@ (800259c <HAL_RCC_OscConfig+0x27c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff fb47 	bl	8001af8 <HAL_InitTick>
 800246a:	4603      	mov	r3, r0
 800246c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800246e:	7bfb      	ldrb	r3, [r7, #15]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d052      	beq.n	800251a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002474:	7bfb      	ldrb	r3, [r7, #15]
 8002476:	e327      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d032      	beq.n	80024e6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002480:	4b43      	ldr	r3, [pc, #268]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a42      	ldr	r2, [pc, #264]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002486:	f043 0301 	orr.w	r3, r3, #1
 800248a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800248c:	f7ff fb84 	bl	8001b98 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002494:	f7ff fb80 	bl	8001b98 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e310      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024a6:	4b3a      	ldr	r3, [pc, #232]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0f0      	beq.n	8002494 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024b2:	4b37      	ldr	r3, [pc, #220]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a36      	ldr	r2, [pc, #216]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80024b8:	f043 0308 	orr.w	r3, r3, #8
 80024bc:	6013      	str	r3, [r2, #0]
 80024be:	4b34      	ldr	r3, [pc, #208]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a1b      	ldr	r3, [r3, #32]
 80024ca:	4931      	ldr	r1, [pc, #196]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024d0:	4b2f      	ldr	r3, [pc, #188]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	69db      	ldr	r3, [r3, #28]
 80024dc:	021b      	lsls	r3, r3, #8
 80024de:	492c      	ldr	r1, [pc, #176]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	604b      	str	r3, [r1, #4]
 80024e4:	e01a      	b.n	800251c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a29      	ldr	r2, [pc, #164]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 80024ec:	f023 0301 	bic.w	r3, r3, #1
 80024f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024f2:	f7ff fb51 	bl	8001b98 <HAL_GetTick>
 80024f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024f8:	e008      	b.n	800250c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024fa:	f7ff fb4d 	bl	8001b98 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	2b02      	cmp	r3, #2
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e2dd      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800250c:	4b20      	ldr	r3, [pc, #128]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	2b00      	cmp	r3, #0
 8002516:	d1f0      	bne.n	80024fa <HAL_RCC_OscConfig+0x1da>
 8002518:	e000      	b.n	800251c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800251a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	2b00      	cmp	r3, #0
 8002526:	d074      	beq.n	8002612 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	2b08      	cmp	r3, #8
 800252c:	d005      	beq.n	800253a <HAL_RCC_OscConfig+0x21a>
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	2b0c      	cmp	r3, #12
 8002532:	d10e      	bne.n	8002552 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	2b03      	cmp	r3, #3
 8002538:	d10b      	bne.n	8002552 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800253a:	4b15      	ldr	r3, [pc, #84]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d064      	beq.n	8002610 <HAL_RCC_OscConfig+0x2f0>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d160      	bne.n	8002610 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e2ba      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800255a:	d106      	bne.n	800256a <HAL_RCC_OscConfig+0x24a>
 800255c:	4b0c      	ldr	r3, [pc, #48]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a0b      	ldr	r2, [pc, #44]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002562:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002566:	6013      	str	r3, [r2, #0]
 8002568:	e026      	b.n	80025b8 <HAL_RCC_OscConfig+0x298>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002572:	d115      	bne.n	80025a0 <HAL_RCC_OscConfig+0x280>
 8002574:	4b06      	ldr	r3, [pc, #24]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a05      	ldr	r2, [pc, #20]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 800257a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800257e:	6013      	str	r3, [r2, #0]
 8002580:	4b03      	ldr	r3, [pc, #12]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a02      	ldr	r2, [pc, #8]	@ (8002590 <HAL_RCC_OscConfig+0x270>)
 8002586:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800258a:	6013      	str	r3, [r2, #0]
 800258c:	e014      	b.n	80025b8 <HAL_RCC_OscConfig+0x298>
 800258e:	bf00      	nop
 8002590:	40021000 	.word	0x40021000
 8002594:	08004ac0 	.word	0x08004ac0
 8002598:	20000160 	.word	0x20000160
 800259c:	20000164 	.word	0x20000164
 80025a0:	4ba0      	ldr	r3, [pc, #640]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a9f      	ldr	r2, [pc, #636]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80025a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025aa:	6013      	str	r3, [r2, #0]
 80025ac:	4b9d      	ldr	r3, [pc, #628]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a9c      	ldr	r2, [pc, #624]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80025b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d013      	beq.n	80025e8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c0:	f7ff faea 	bl	8001b98 <HAL_GetTick>
 80025c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025c6:	e008      	b.n	80025da <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025c8:	f7ff fae6 	bl	8001b98 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b64      	cmp	r3, #100	@ 0x64
 80025d4:	d901      	bls.n	80025da <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e276      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025da:	4b92      	ldr	r3, [pc, #584]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d0f0      	beq.n	80025c8 <HAL_RCC_OscConfig+0x2a8>
 80025e6:	e014      	b.n	8002612 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e8:	f7ff fad6 	bl	8001b98 <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f0:	f7ff fad2 	bl	8001b98 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b64      	cmp	r3, #100	@ 0x64
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e262      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002602:	4b88      	ldr	r3, [pc, #544]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f0      	bne.n	80025f0 <HAL_RCC_OscConfig+0x2d0>
 800260e:	e000      	b.n	8002612 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002610:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d060      	beq.n	80026e0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	2b04      	cmp	r3, #4
 8002622:	d005      	beq.n	8002630 <HAL_RCC_OscConfig+0x310>
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	2b0c      	cmp	r3, #12
 8002628:	d119      	bne.n	800265e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	2b02      	cmp	r3, #2
 800262e:	d116      	bne.n	800265e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002630:	4b7c      	ldr	r3, [pc, #496]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002638:	2b00      	cmp	r3, #0
 800263a:	d005      	beq.n	8002648 <HAL_RCC_OscConfig+0x328>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d101      	bne.n	8002648 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e23f      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002648:	4b76      	ldr	r3, [pc, #472]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	061b      	lsls	r3, r3, #24
 8002656:	4973      	ldr	r1, [pc, #460]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002658:	4313      	orrs	r3, r2
 800265a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800265c:	e040      	b.n	80026e0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d023      	beq.n	80026ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002666:	4b6f      	ldr	r3, [pc, #444]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a6e      	ldr	r2, [pc, #440]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 800266c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002670:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002672:	f7ff fa91 	bl	8001b98 <HAL_GetTick>
 8002676:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800267a:	f7ff fa8d 	bl	8001b98 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e21d      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800268c:	4b65      	ldr	r3, [pc, #404]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002694:	2b00      	cmp	r3, #0
 8002696:	d0f0      	beq.n	800267a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002698:	4b62      	ldr	r3, [pc, #392]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	061b      	lsls	r3, r3, #24
 80026a6:	495f      	ldr	r1, [pc, #380]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	604b      	str	r3, [r1, #4]
 80026ac:	e018      	b.n	80026e0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ae:	4b5d      	ldr	r3, [pc, #372]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a5c      	ldr	r2, [pc, #368]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80026b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ba:	f7ff fa6d 	bl	8001b98 <HAL_GetTick>
 80026be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026c0:	e008      	b.n	80026d4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026c2:	f7ff fa69 	bl	8001b98 <HAL_GetTick>
 80026c6:	4602      	mov	r2, r0
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d901      	bls.n	80026d4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e1f9      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026d4:	4b53      	ldr	r3, [pc, #332]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d1f0      	bne.n	80026c2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0308 	and.w	r3, r3, #8
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d03c      	beq.n	8002766 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	695b      	ldr	r3, [r3, #20]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d01c      	beq.n	800272e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026f4:	4b4b      	ldr	r3, [pc, #300]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80026f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026fa:	4a4a      	ldr	r2, [pc, #296]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80026fc:	f043 0301 	orr.w	r3, r3, #1
 8002700:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002704:	f7ff fa48 	bl	8001b98 <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800270c:	f7ff fa44 	bl	8001b98 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e1d4      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800271e:	4b41      	ldr	r3, [pc, #260]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002720:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002724:	f003 0302 	and.w	r3, r3, #2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d0ef      	beq.n	800270c <HAL_RCC_OscConfig+0x3ec>
 800272c:	e01b      	b.n	8002766 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800272e:	4b3d      	ldr	r3, [pc, #244]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002730:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002734:	4a3b      	ldr	r2, [pc, #236]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002736:	f023 0301 	bic.w	r3, r3, #1
 800273a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800273e:	f7ff fa2b 	bl	8001b98 <HAL_GetTick>
 8002742:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002744:	e008      	b.n	8002758 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002746:	f7ff fa27 	bl	8001b98 <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d901      	bls.n	8002758 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e1b7      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002758:	4b32      	ldr	r3, [pc, #200]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 800275a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1ef      	bne.n	8002746 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0304 	and.w	r3, r3, #4
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 80a6 	beq.w	80028c0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002774:	2300      	movs	r3, #0
 8002776:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002778:	4b2a      	ldr	r3, [pc, #168]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 800277a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800277c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10d      	bne.n	80027a0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002784:	4b27      	ldr	r3, [pc, #156]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002788:	4a26      	ldr	r2, [pc, #152]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 800278a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800278e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002790:	4b24      	ldr	r3, [pc, #144]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002798:	60bb      	str	r3, [r7, #8]
 800279a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800279c:	2301      	movs	r3, #1
 800279e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027a0:	4b21      	ldr	r3, [pc, #132]	@ (8002828 <HAL_RCC_OscConfig+0x508>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d118      	bne.n	80027de <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027ac:	4b1e      	ldr	r3, [pc, #120]	@ (8002828 <HAL_RCC_OscConfig+0x508>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a1d      	ldr	r2, [pc, #116]	@ (8002828 <HAL_RCC_OscConfig+0x508>)
 80027b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027b8:	f7ff f9ee 	bl	8001b98 <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027c0:	f7ff f9ea 	bl	8001b98 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e17a      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027d2:	4b15      	ldr	r3, [pc, #84]	@ (8002828 <HAL_RCC_OscConfig+0x508>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d0f0      	beq.n	80027c0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d108      	bne.n	80027f8 <HAL_RCC_OscConfig+0x4d8>
 80027e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80027e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 80027ee:	f043 0301 	orr.w	r3, r3, #1
 80027f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027f6:	e029      	b.n	800284c <HAL_RCC_OscConfig+0x52c>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2b05      	cmp	r3, #5
 80027fe:	d115      	bne.n	800282c <HAL_RCC_OscConfig+0x50c>
 8002800:	4b08      	ldr	r3, [pc, #32]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002806:	4a07      	ldr	r2, [pc, #28]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002808:	f043 0304 	orr.w	r3, r3, #4
 800280c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002810:	4b04      	ldr	r3, [pc, #16]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002816:	4a03      	ldr	r2, [pc, #12]	@ (8002824 <HAL_RCC_OscConfig+0x504>)
 8002818:	f043 0301 	orr.w	r3, r3, #1
 800281c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002820:	e014      	b.n	800284c <HAL_RCC_OscConfig+0x52c>
 8002822:	bf00      	nop
 8002824:	40021000 	.word	0x40021000
 8002828:	40007000 	.word	0x40007000
 800282c:	4b9c      	ldr	r3, [pc, #624]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 800282e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002832:	4a9b      	ldr	r2, [pc, #620]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002834:	f023 0301 	bic.w	r3, r3, #1
 8002838:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800283c:	4b98      	ldr	r3, [pc, #608]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 800283e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002842:	4a97      	ldr	r2, [pc, #604]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002844:	f023 0304 	bic.w	r3, r3, #4
 8002848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d016      	beq.n	8002882 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002854:	f7ff f9a0 	bl	8001b98 <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800285a:	e00a      	b.n	8002872 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800285c:	f7ff f99c 	bl	8001b98 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	f241 3288 	movw	r2, #5000	@ 0x1388
 800286a:	4293      	cmp	r3, r2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e12a      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002872:	4b8b      	ldr	r3, [pc, #556]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d0ed      	beq.n	800285c <HAL_RCC_OscConfig+0x53c>
 8002880:	e015      	b.n	80028ae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002882:	f7ff f989 	bl	8001b98 <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002888:	e00a      	b.n	80028a0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800288a:	f7ff f985 	bl	8001b98 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002898:	4293      	cmp	r3, r2
 800289a:	d901      	bls.n	80028a0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e113      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028a0:	4b7f      	ldr	r3, [pc, #508]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 80028a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1ed      	bne.n	800288a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028ae:	7ffb      	ldrb	r3, [r7, #31]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d105      	bne.n	80028c0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028b4:	4b7a      	ldr	r3, [pc, #488]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 80028b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b8:	4a79      	ldr	r2, [pc, #484]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 80028ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028be:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f000 80fe 	beq.w	8002ac6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	f040 80d0 	bne.w	8002a74 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028d4:	4b72      	ldr	r3, [pc, #456]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	f003 0203 	and.w	r2, r3, #3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d130      	bne.n	800294a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	3b01      	subs	r3, #1
 80028f4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d127      	bne.n	800294a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002904:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002906:	429a      	cmp	r2, r3
 8002908:	d11f      	bne.n	800294a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002914:	2a07      	cmp	r2, #7
 8002916:	bf14      	ite	ne
 8002918:	2201      	movne	r2, #1
 800291a:	2200      	moveq	r2, #0
 800291c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800291e:	4293      	cmp	r3, r2
 8002920:	d113      	bne.n	800294a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800292c:	085b      	lsrs	r3, r3, #1
 800292e:	3b01      	subs	r3, #1
 8002930:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002932:	429a      	cmp	r2, r3
 8002934:	d109      	bne.n	800294a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002940:	085b      	lsrs	r3, r3, #1
 8002942:	3b01      	subs	r3, #1
 8002944:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002946:	429a      	cmp	r2, r3
 8002948:	d06e      	beq.n	8002a28 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	2b0c      	cmp	r3, #12
 800294e:	d069      	beq.n	8002a24 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002950:	4b53      	ldr	r3, [pc, #332]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d105      	bne.n	8002968 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800295c:	4b50      	ldr	r3, [pc, #320]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e0ad      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800296c:	4b4c      	ldr	r3, [pc, #304]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a4b      	ldr	r2, [pc, #300]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002972:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002976:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002978:	f7ff f90e 	bl	8001b98 <HAL_GetTick>
 800297c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800297e:	e008      	b.n	8002992 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002980:	f7ff f90a 	bl	8001b98 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	2b02      	cmp	r3, #2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e09a      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002992:	4b43      	ldr	r3, [pc, #268]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1f0      	bne.n	8002980 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800299e:	4b40      	ldr	r3, [pc, #256]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 80029a0:	68da      	ldr	r2, [r3, #12]
 80029a2:	4b40      	ldr	r3, [pc, #256]	@ (8002aa4 <HAL_RCC_OscConfig+0x784>)
 80029a4:	4013      	ands	r3, r2
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80029ae:	3a01      	subs	r2, #1
 80029b0:	0112      	lsls	r2, r2, #4
 80029b2:	4311      	orrs	r1, r2
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80029b8:	0212      	lsls	r2, r2, #8
 80029ba:	4311      	orrs	r1, r2
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029c0:	0852      	lsrs	r2, r2, #1
 80029c2:	3a01      	subs	r2, #1
 80029c4:	0552      	lsls	r2, r2, #21
 80029c6:	4311      	orrs	r1, r2
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80029cc:	0852      	lsrs	r2, r2, #1
 80029ce:	3a01      	subs	r2, #1
 80029d0:	0652      	lsls	r2, r2, #25
 80029d2:	4311      	orrs	r1, r2
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029d8:	0912      	lsrs	r2, r2, #4
 80029da:	0452      	lsls	r2, r2, #17
 80029dc:	430a      	orrs	r2, r1
 80029de:	4930      	ldr	r1, [pc, #192]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029e4:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a2d      	ldr	r2, [pc, #180]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 80029ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029ee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029f0:	4b2b      	ldr	r3, [pc, #172]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	4a2a      	ldr	r2, [pc, #168]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 80029f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029fa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029fc:	f7ff f8cc 	bl	8001b98 <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a04:	f7ff f8c8 	bl	8001b98 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e058      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a16:	4b22      	ldr	r3, [pc, #136]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a22:	e050      	b.n	8002ac6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e04f      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a28:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d148      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a34:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a19      	ldr	r2, [pc, #100]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002a3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a3e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a40:	4b17      	ldr	r3, [pc, #92]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	4a16      	ldr	r2, [pc, #88]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002a46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a4a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a4c:	f7ff f8a4 	bl	8001b98 <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a54:	f7ff f8a0 	bl	8001b98 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e030      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a66:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0x734>
 8002a72:	e028      	b.n	8002ac6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	2b0c      	cmp	r3, #12
 8002a78:	d023      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a7a:	4b09      	ldr	r3, [pc, #36]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a08      	ldr	r2, [pc, #32]	@ (8002aa0 <HAL_RCC_OscConfig+0x780>)
 8002a80:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a86:	f7ff f887 	bl	8001b98 <HAL_GetTick>
 8002a8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a8c:	e00c      	b.n	8002aa8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a8e:	f7ff f883 	bl	8001b98 <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d905      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e013      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aa8:	4b09      	ldr	r3, [pc, #36]	@ (8002ad0 <HAL_RCC_OscConfig+0x7b0>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1ec      	bne.n	8002a8e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ab4:	4b06      	ldr	r3, [pc, #24]	@ (8002ad0 <HAL_RCC_OscConfig+0x7b0>)
 8002ab6:	68da      	ldr	r2, [r3, #12]
 8002ab8:	4905      	ldr	r1, [pc, #20]	@ (8002ad0 <HAL_RCC_OscConfig+0x7b0>)
 8002aba:	4b06      	ldr	r3, [pc, #24]	@ (8002ad4 <HAL_RCC_OscConfig+0x7b4>)
 8002abc:	4013      	ands	r3, r2
 8002abe:	60cb      	str	r3, [r1, #12]
 8002ac0:	e001      	b.n	8002ac6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e000      	b.n	8002ac8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3720      	adds	r7, #32
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	feeefffc 	.word	0xfeeefffc

08002ad8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e0e7      	b.n	8002cbc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002aec:	4b75      	ldr	r3, [pc, #468]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d910      	bls.n	8002b1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002afa:	4b72      	ldr	r3, [pc, #456]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f023 0207 	bic.w	r2, r3, #7
 8002b02:	4970      	ldr	r1, [pc, #448]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b0a:	4b6e      	ldr	r3, [pc, #440]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	683a      	ldr	r2, [r7, #0]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d001      	beq.n	8002b1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e0cf      	b.n	8002cbc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0302 	and.w	r3, r3, #2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d010      	beq.n	8002b4a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689a      	ldr	r2, [r3, #8]
 8002b2c:	4b66      	ldr	r3, [pc, #408]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d908      	bls.n	8002b4a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b38:	4b63      	ldr	r3, [pc, #396]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	4960      	ldr	r1, [pc, #384]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d04c      	beq.n	8002bf0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	2b03      	cmp	r3, #3
 8002b5c:	d107      	bne.n	8002b6e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b5e:	4b5a      	ldr	r3, [pc, #360]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d121      	bne.n	8002bae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e0a6      	b.n	8002cbc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d107      	bne.n	8002b86 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b76:	4b54      	ldr	r3, [pc, #336]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d115      	bne.n	8002bae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e09a      	b.n	8002cbc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d107      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b8e:	4b4e      	ldr	r3, [pc, #312]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d109      	bne.n	8002bae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e08e      	b.n	8002cbc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e086      	b.n	8002cbc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bae:	4b46      	ldr	r3, [pc, #280]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f023 0203 	bic.w	r2, r3, #3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	4943      	ldr	r1, [pc, #268]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bc0:	f7fe ffea 	bl	8001b98 <HAL_GetTick>
 8002bc4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bc6:	e00a      	b.n	8002bde <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bc8:	f7fe ffe6 	bl	8001b98 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e06e      	b.n	8002cbc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bde:	4b3a      	ldr	r3, [pc, #232]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 020c 	and.w	r2, r3, #12
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d1eb      	bne.n	8002bc8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d010      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689a      	ldr	r2, [r3, #8]
 8002c00:	4b31      	ldr	r3, [pc, #196]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d208      	bcs.n	8002c1e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c0c:	4b2e      	ldr	r3, [pc, #184]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	492b      	ldr	r1, [pc, #172]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c1e:	4b29      	ldr	r3, [pc, #164]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0307 	and.w	r3, r3, #7
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d210      	bcs.n	8002c4e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2c:	4b25      	ldr	r3, [pc, #148]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f023 0207 	bic.w	r2, r3, #7
 8002c34:	4923      	ldr	r1, [pc, #140]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c3c:	4b21      	ldr	r3, [pc, #132]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0307 	and.w	r3, r3, #7
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d001      	beq.n	8002c4e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e036      	b.n	8002cbc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0304 	and.w	r3, r3, #4
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d008      	beq.n	8002c6c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	4918      	ldr	r1, [pc, #96]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0308 	and.w	r3, r3, #8
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d009      	beq.n	8002c8c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c78:	4b13      	ldr	r3, [pc, #76]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	691b      	ldr	r3, [r3, #16]
 8002c84:	00db      	lsls	r3, r3, #3
 8002c86:	4910      	ldr	r1, [pc, #64]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c8c:	f000 f824 	bl	8002cd8 <HAL_RCC_GetSysClockFreq>
 8002c90:	4602      	mov	r2, r0
 8002c92:	4b0d      	ldr	r3, [pc, #52]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	091b      	lsrs	r3, r3, #4
 8002c98:	f003 030f 	and.w	r3, r3, #15
 8002c9c:	490b      	ldr	r1, [pc, #44]	@ (8002ccc <HAL_RCC_ClockConfig+0x1f4>)
 8002c9e:	5ccb      	ldrb	r3, [r1, r3]
 8002ca0:	f003 031f 	and.w	r3, r3, #31
 8002ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ca8:	4a09      	ldr	r2, [pc, #36]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1f8>)
 8002caa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002cac:	4b09      	ldr	r3, [pc, #36]	@ (8002cd4 <HAL_RCC_ClockConfig+0x1fc>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7fe ff21 	bl	8001af8 <HAL_InitTick>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	72fb      	strb	r3, [r7, #11]

  return status;
 8002cba:	7afb      	ldrb	r3, [r7, #11]
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3710      	adds	r7, #16
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40022000 	.word	0x40022000
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	08004ac0 	.word	0x08004ac0
 8002cd0:	20000160 	.word	0x20000160
 8002cd4:	20000164 	.word	0x20000164

08002cd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b089      	sub	sp, #36	@ 0x24
 8002cdc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	61fb      	str	r3, [r7, #28]
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ce6:	4b3e      	ldr	r3, [pc, #248]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 030c 	and.w	r3, r3, #12
 8002cee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cf0:	4b3b      	ldr	r3, [pc, #236]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	f003 0303 	and.w	r3, r3, #3
 8002cf8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d005      	beq.n	8002d0c <HAL_RCC_GetSysClockFreq+0x34>
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	2b0c      	cmp	r3, #12
 8002d04:	d121      	bne.n	8002d4a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d11e      	bne.n	8002d4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d0c:	4b34      	ldr	r3, [pc, #208]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0308 	and.w	r3, r3, #8
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d107      	bne.n	8002d28 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d18:	4b31      	ldr	r3, [pc, #196]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d1e:	0a1b      	lsrs	r3, r3, #8
 8002d20:	f003 030f 	and.w	r3, r3, #15
 8002d24:	61fb      	str	r3, [r7, #28]
 8002d26:	e005      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d28:	4b2d      	ldr	r3, [pc, #180]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	091b      	lsrs	r3, r3, #4
 8002d2e:	f003 030f 	and.w	r3, r3, #15
 8002d32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d34:	4a2b      	ldr	r2, [pc, #172]	@ (8002de4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d3c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d10d      	bne.n	8002d60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d48:	e00a      	b.n	8002d60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	2b04      	cmp	r3, #4
 8002d4e:	d102      	bne.n	8002d56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d50:	4b25      	ldr	r3, [pc, #148]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d52:	61bb      	str	r3, [r7, #24]
 8002d54:	e004      	b.n	8002d60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	2b08      	cmp	r3, #8
 8002d5a:	d101      	bne.n	8002d60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d5c:	4b23      	ldr	r3, [pc, #140]	@ (8002dec <HAL_RCC_GetSysClockFreq+0x114>)
 8002d5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	2b0c      	cmp	r3, #12
 8002d64:	d134      	bne.n	8002dd0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d66:	4b1e      	ldr	r3, [pc, #120]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	f003 0303 	and.w	r3, r3, #3
 8002d6e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d003      	beq.n	8002d7e <HAL_RCC_GetSysClockFreq+0xa6>
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d003      	beq.n	8002d84 <HAL_RCC_GetSysClockFreq+0xac>
 8002d7c:	e005      	b.n	8002d8a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d7e:	4b1a      	ldr	r3, [pc, #104]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d80:	617b      	str	r3, [r7, #20]
      break;
 8002d82:	e005      	b.n	8002d90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d84:	4b19      	ldr	r3, [pc, #100]	@ (8002dec <HAL_RCC_GetSysClockFreq+0x114>)
 8002d86:	617b      	str	r3, [r7, #20]
      break;
 8002d88:	e002      	b.n	8002d90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	617b      	str	r3, [r7, #20]
      break;
 8002d8e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d90:	4b13      	ldr	r3, [pc, #76]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	091b      	lsrs	r3, r3, #4
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d9e:	4b10      	ldr	r3, [pc, #64]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	0a1b      	lsrs	r3, r3, #8
 8002da4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002da8:	697a      	ldr	r2, [r7, #20]
 8002daa:	fb03 f202 	mul.w	r2, r3, r2
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002db6:	4b0a      	ldr	r3, [pc, #40]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	0e5b      	lsrs	r3, r3, #25
 8002dbc:	f003 0303 	and.w	r3, r3, #3
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002dd0:	69bb      	ldr	r3, [r7, #24]
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3724      	adds	r7, #36	@ 0x24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	40021000 	.word	0x40021000
 8002de4:	08004ad0 	.word	0x08004ad0
 8002de8:	00f42400 	.word	0x00f42400
 8002dec:	007a1200 	.word	0x007a1200

08002df0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b086      	sub	sp, #24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002df8:	2300      	movs	r3, #0
 8002dfa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002dfc:	4b2a      	ldr	r3, [pc, #168]	@ (8002ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d003      	beq.n	8002e10 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e08:	f7ff fa26 	bl	8002258 <HAL_PWREx_GetVoltageRange>
 8002e0c:	6178      	str	r0, [r7, #20]
 8002e0e:	e014      	b.n	8002e3a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e10:	4b25      	ldr	r3, [pc, #148]	@ (8002ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e14:	4a24      	ldr	r2, [pc, #144]	@ (8002ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e1c:	4b22      	ldr	r3, [pc, #136]	@ (8002ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e28:	f7ff fa16 	bl	8002258 <HAL_PWREx_GetVoltageRange>
 8002e2c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e32:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e38:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e40:	d10b      	bne.n	8002e5a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2b80      	cmp	r3, #128	@ 0x80
 8002e46:	d919      	bls.n	8002e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e4c:	d902      	bls.n	8002e54 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e4e:	2302      	movs	r3, #2
 8002e50:	613b      	str	r3, [r7, #16]
 8002e52:	e013      	b.n	8002e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e54:	2301      	movs	r3, #1
 8002e56:	613b      	str	r3, [r7, #16]
 8002e58:	e010      	b.n	8002e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2b80      	cmp	r3, #128	@ 0x80
 8002e5e:	d902      	bls.n	8002e66 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e60:	2303      	movs	r3, #3
 8002e62:	613b      	str	r3, [r7, #16]
 8002e64:	e00a      	b.n	8002e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b80      	cmp	r3, #128	@ 0x80
 8002e6a:	d102      	bne.n	8002e72 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	613b      	str	r3, [r7, #16]
 8002e70:	e004      	b.n	8002e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2b70      	cmp	r3, #112	@ 0x70
 8002e76:	d101      	bne.n	8002e7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e78:	2301      	movs	r3, #1
 8002e7a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002eac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f023 0207 	bic.w	r2, r3, #7
 8002e84:	4909      	ldr	r1, [pc, #36]	@ (8002eac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e8c:	4b07      	ldr	r3, [pc, #28]	@ (8002eac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0307 	and.w	r3, r3, #7
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d001      	beq.n	8002e9e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e000      	b.n	8002ea0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3718      	adds	r7, #24
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	40022000 	.word	0x40022000

08002eb0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e095      	b.n	8002fee <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d108      	bne.n	8002edc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ed2:	d009      	beq.n	8002ee8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	61da      	str	r2, [r3, #28]
 8002eda:	e005      	b.n	8002ee8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d106      	bne.n	8002f08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7fe fc82 	bl	800180c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f1e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f28:	d902      	bls.n	8002f30 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	e002      	b.n	8002f36 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002f30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f34:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002f3e:	d007      	beq.n	8002f50 <HAL_SPI_Init+0xa0>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f48:	d002      	beq.n	8002f50 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002f60:	431a      	orrs	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	431a      	orrs	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f7e:	431a      	orrs	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	69db      	ldr	r3, [r3, #28]
 8002f84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f88:	431a      	orrs	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a1b      	ldr	r3, [r3, #32]
 8002f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f92:	ea42 0103 	orr.w	r1, r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f9a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	699b      	ldr	r3, [r3, #24]
 8002faa:	0c1b      	lsrs	r3, r3, #16
 8002fac:	f003 0204 	and.w	r2, r3, #4
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb4:	f003 0310 	and.w	r3, r3, #16
 8002fb8:	431a      	orrs	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fbe:	f003 0308 	and.w	r3, r3, #8
 8002fc2:	431a      	orrs	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002fcc:	ea42 0103 	orr.w	r1, r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b088      	sub	sp, #32
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	60f8      	str	r0, [r7, #12]
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	603b      	str	r3, [r7, #0]
 8003002:	4613      	mov	r3, r2
 8003004:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003006:	2300      	movs	r3, #0
 8003008:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003010:	2b01      	cmp	r3, #1
 8003012:	d101      	bne.n	8003018 <HAL_SPI_Transmit+0x22>
 8003014:	2302      	movs	r3, #2
 8003016:	e15f      	b.n	80032d8 <HAL_SPI_Transmit+0x2e2>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003020:	f7fe fdba 	bl	8001b98 <HAL_GetTick>
 8003024:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003026:	88fb      	ldrh	r3, [r7, #6]
 8003028:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b01      	cmp	r3, #1
 8003034:	d002      	beq.n	800303c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003036:	2302      	movs	r3, #2
 8003038:	77fb      	strb	r3, [r7, #31]
    goto error;
 800303a:	e148      	b.n	80032ce <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d002      	beq.n	8003048 <HAL_SPI_Transmit+0x52>
 8003042:	88fb      	ldrh	r3, [r7, #6]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d102      	bne.n	800304e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800304c:	e13f      	b.n	80032ce <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2203      	movs	r2, #3
 8003052:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2200      	movs	r2, #0
 800305a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	88fa      	ldrh	r2, [r7, #6]
 8003066:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	88fa      	ldrh	r2, [r7, #6]
 800306c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003098:	d10f      	bne.n	80030ba <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030c4:	2b40      	cmp	r3, #64	@ 0x40
 80030c6:	d007      	beq.n	80030d8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80030d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80030e0:	d94f      	bls.n	8003182 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d002      	beq.n	80030f0 <HAL_SPI_Transmit+0xfa>
 80030ea:	8afb      	ldrh	r3, [r7, #22]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d142      	bne.n	8003176 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030f4:	881a      	ldrh	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003100:	1c9a      	adds	r2, r3, #2
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800310a:	b29b      	uxth	r3, r3
 800310c:	3b01      	subs	r3, #1
 800310e:	b29a      	uxth	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003114:	e02f      	b.n	8003176 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b02      	cmp	r3, #2
 8003122:	d112      	bne.n	800314a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003128:	881a      	ldrh	r2, [r3, #0]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003134:	1c9a      	adds	r2, r3, #2
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800313e:	b29b      	uxth	r3, r3
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003148:	e015      	b.n	8003176 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800314a:	f7fe fd25 	bl	8001b98 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	683a      	ldr	r2, [r7, #0]
 8003156:	429a      	cmp	r2, r3
 8003158:	d803      	bhi.n	8003162 <HAL_SPI_Transmit+0x16c>
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003160:	d102      	bne.n	8003168 <HAL_SPI_Transmit+0x172>
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d106      	bne.n	8003176 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003174:	e0ab      	b.n	80032ce <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800317a:	b29b      	uxth	r3, r3
 800317c:	2b00      	cmp	r3, #0
 800317e:	d1ca      	bne.n	8003116 <HAL_SPI_Transmit+0x120>
 8003180:	e080      	b.n	8003284 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d002      	beq.n	8003190 <HAL_SPI_Transmit+0x19a>
 800318a:	8afb      	ldrh	r3, [r7, #22]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d174      	bne.n	800327a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003194:	b29b      	uxth	r3, r3
 8003196:	2b01      	cmp	r3, #1
 8003198:	d912      	bls.n	80031c0 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800319e:	881a      	ldrh	r2, [r3, #0]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031aa:	1c9a      	adds	r2, r3, #2
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	3b02      	subs	r3, #2
 80031b8:	b29a      	uxth	r2, r3
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80031be:	e05c      	b.n	800327a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	330c      	adds	r3, #12
 80031ca:	7812      	ldrb	r2, [r2, #0]
 80031cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d2:	1c5a      	adds	r2, r3, #1
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031dc:	b29b      	uxth	r3, r3
 80031de:	3b01      	subs	r3, #1
 80031e0:	b29a      	uxth	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80031e6:	e048      	b.n	800327a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d12b      	bne.n	800324e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d912      	bls.n	8003226 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003204:	881a      	ldrh	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003210:	1c9a      	adds	r2, r3, #2
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800321a:	b29b      	uxth	r3, r3
 800321c:	3b02      	subs	r3, #2
 800321e:	b29a      	uxth	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003224:	e029      	b.n	800327a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	330c      	adds	r3, #12
 8003230:	7812      	ldrb	r2, [r2, #0]
 8003232:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003238:	1c5a      	adds	r2, r3, #1
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003242:	b29b      	uxth	r3, r3
 8003244:	3b01      	subs	r3, #1
 8003246:	b29a      	uxth	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800324c:	e015      	b.n	800327a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800324e:	f7fe fca3 	bl	8001b98 <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	429a      	cmp	r2, r3
 800325c:	d803      	bhi.n	8003266 <HAL_SPI_Transmit+0x270>
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003264:	d102      	bne.n	800326c <HAL_SPI_Transmit+0x276>
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d106      	bne.n	800327a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003278:	e029      	b.n	80032ce <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800327e:	b29b      	uxth	r3, r3
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1b1      	bne.n	80031e8 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	6839      	ldr	r1, [r7, #0]
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	f000 fb69 	bl	8003960 <SPI_EndRxTxTransaction>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d002      	beq.n	800329a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2220      	movs	r2, #32
 8003298:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10a      	bne.n	80032b8 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032a2:	2300      	movs	r3, #0
 80032a4:	613b      	str	r3, [r7, #16]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	613b      	str	r3, [r7, #16]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	613b      	str	r3, [r7, #16]
 80032b6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d002      	beq.n	80032c6 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	77fb      	strb	r3, [r7, #31]
 80032c4:	e003      	b.n	80032ce <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80032d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3720      	adds	r7, #32
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08a      	sub	sp, #40	@ 0x28
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	607a      	str	r2, [r7, #4]
 80032ec:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80032ee:	2301      	movs	r3, #1
 80032f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80032f2:	2300      	movs	r3, #0
 80032f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d101      	bne.n	8003306 <HAL_SPI_TransmitReceive+0x26>
 8003302:	2302      	movs	r3, #2
 8003304:	e20a      	b.n	800371c <HAL_SPI_TransmitReceive+0x43c>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800330e:	f7fe fc43 	bl	8001b98 <HAL_GetTick>
 8003312:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800331a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003322:	887b      	ldrh	r3, [r7, #2]
 8003324:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003326:	887b      	ldrh	r3, [r7, #2]
 8003328:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800332a:	7efb      	ldrb	r3, [r7, #27]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d00e      	beq.n	800334e <HAL_SPI_TransmitReceive+0x6e>
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003336:	d106      	bne.n	8003346 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d102      	bne.n	8003346 <HAL_SPI_TransmitReceive+0x66>
 8003340:	7efb      	ldrb	r3, [r7, #27]
 8003342:	2b04      	cmp	r3, #4
 8003344:	d003      	beq.n	800334e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003346:	2302      	movs	r3, #2
 8003348:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800334c:	e1e0      	b.n	8003710 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d005      	beq.n	8003360 <HAL_SPI_TransmitReceive+0x80>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <HAL_SPI_TransmitReceive+0x80>
 800335a:	887b      	ldrh	r3, [r7, #2]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d103      	bne.n	8003368 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003366:	e1d3      	b.n	8003710 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b04      	cmp	r3, #4
 8003372:	d003      	beq.n	800337c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2205      	movs	r2, #5
 8003378:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	887a      	ldrh	r2, [r7, #2]
 800338c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	887a      	ldrh	r2, [r7, #2]
 8003394:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	887a      	ldrh	r2, [r7, #2]
 80033a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	887a      	ldrh	r2, [r7, #2]
 80033a8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2200      	movs	r2, #0
 80033b4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80033be:	d802      	bhi.n	80033c6 <HAL_SPI_TransmitReceive+0xe6>
 80033c0:	8a3b      	ldrh	r3, [r7, #16]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d908      	bls.n	80033d8 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	685a      	ldr	r2, [r3, #4]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80033d4:	605a      	str	r2, [r3, #4]
 80033d6:	e007      	b.n	80033e8 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80033e6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033f2:	2b40      	cmp	r3, #64	@ 0x40
 80033f4:	d007      	beq.n	8003406 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003404:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800340e:	f240 8081 	bls.w	8003514 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d002      	beq.n	8003420 <HAL_SPI_TransmitReceive+0x140>
 800341a:	8a7b      	ldrh	r3, [r7, #18]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d16d      	bne.n	80034fc <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003424:	881a      	ldrh	r2, [r3, #0]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003430:	1c9a      	adds	r2, r3, #2
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800343a:	b29b      	uxth	r3, r3
 800343c:	3b01      	subs	r3, #1
 800343e:	b29a      	uxth	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003444:	e05a      	b.n	80034fc <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	2b02      	cmp	r3, #2
 8003452:	d11b      	bne.n	800348c <HAL_SPI_TransmitReceive+0x1ac>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003458:	b29b      	uxth	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d016      	beq.n	800348c <HAL_SPI_TransmitReceive+0x1ac>
 800345e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003460:	2b01      	cmp	r3, #1
 8003462:	d113      	bne.n	800348c <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003468:	881a      	ldrh	r2, [r3, #0]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003474:	1c9a      	adds	r2, r3, #2
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800347e:	b29b      	uxth	r3, r3
 8003480:	3b01      	subs	r3, #1
 8003482:	b29a      	uxth	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003488:	2300      	movs	r3, #0
 800348a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b01      	cmp	r3, #1
 8003498:	d11c      	bne.n	80034d4 <HAL_SPI_TransmitReceive+0x1f4>
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d016      	beq.n	80034d4 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68da      	ldr	r2, [r3, #12]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b0:	b292      	uxth	r2, r2
 80034b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b8:	1c9a      	adds	r2, r3, #2
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	3b01      	subs	r3, #1
 80034c8:	b29a      	uxth	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80034d0:	2301      	movs	r3, #1
 80034d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80034d4:	f7fe fb60 	bl	8001b98 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d80b      	bhi.n	80034fc <HAL_SPI_TransmitReceive+0x21c>
 80034e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ea:	d007      	beq.n	80034fc <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2201      	movs	r2, #1
 80034f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80034fa:	e109      	b.n	8003710 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003500:	b29b      	uxth	r3, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	d19f      	bne.n	8003446 <HAL_SPI_TransmitReceive+0x166>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800350c:	b29b      	uxth	r3, r3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d199      	bne.n	8003446 <HAL_SPI_TransmitReceive+0x166>
 8003512:	e0e3      	b.n	80036dc <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d003      	beq.n	8003524 <HAL_SPI_TransmitReceive+0x244>
 800351c:	8a7b      	ldrh	r3, [r7, #18]
 800351e:	2b01      	cmp	r3, #1
 8003520:	f040 80cf 	bne.w	80036c2 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003528:	b29b      	uxth	r3, r3
 800352a:	2b01      	cmp	r3, #1
 800352c:	d912      	bls.n	8003554 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003532:	881a      	ldrh	r2, [r3, #0]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800353e:	1c9a      	adds	r2, r3, #2
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003548:	b29b      	uxth	r3, r3
 800354a:	3b02      	subs	r3, #2
 800354c:	b29a      	uxth	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003552:	e0b6      	b.n	80036c2 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	330c      	adds	r3, #12
 800355e:	7812      	ldrb	r2, [r2, #0]
 8003560:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003566:	1c5a      	adds	r2, r3, #1
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003570:	b29b      	uxth	r3, r3
 8003572:	3b01      	subs	r3, #1
 8003574:	b29a      	uxth	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800357a:	e0a2      	b.n	80036c2 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b02      	cmp	r3, #2
 8003588:	d134      	bne.n	80035f4 <HAL_SPI_TransmitReceive+0x314>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800358e:	b29b      	uxth	r3, r3
 8003590:	2b00      	cmp	r3, #0
 8003592:	d02f      	beq.n	80035f4 <HAL_SPI_TransmitReceive+0x314>
 8003594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003596:	2b01      	cmp	r3, #1
 8003598:	d12c      	bne.n	80035f4 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800359e:	b29b      	uxth	r3, r3
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d912      	bls.n	80035ca <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a8:	881a      	ldrh	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b4:	1c9a      	adds	r2, r3, #2
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035be:	b29b      	uxth	r3, r3
 80035c0:	3b02      	subs	r3, #2
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80035c8:	e012      	b.n	80035f0 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	330c      	adds	r3, #12
 80035d4:	7812      	ldrb	r2, [r2, #0]
 80035d6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035dc:	1c5a      	adds	r2, r3, #1
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	3b01      	subs	r3, #1
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d148      	bne.n	8003694 <HAL_SPI_TransmitReceive+0x3b4>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003608:	b29b      	uxth	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d042      	beq.n	8003694 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003614:	b29b      	uxth	r3, r3
 8003616:	2b01      	cmp	r3, #1
 8003618:	d923      	bls.n	8003662 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68da      	ldr	r2, [r3, #12]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003624:	b292      	uxth	r2, r2
 8003626:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362c:	1c9a      	adds	r2, r3, #2
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003638:	b29b      	uxth	r3, r3
 800363a:	3b02      	subs	r3, #2
 800363c:	b29a      	uxth	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800364a:	b29b      	uxth	r3, r3
 800364c:	2b01      	cmp	r3, #1
 800364e:	d81f      	bhi.n	8003690 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800365e:	605a      	str	r2, [r3, #4]
 8003660:	e016      	b.n	8003690 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f103 020c 	add.w	r2, r3, #12
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366e:	7812      	ldrb	r2, [r2, #0]
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003678:	1c5a      	adds	r2, r3, #1
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003684:	b29b      	uxth	r3, r3
 8003686:	3b01      	subs	r3, #1
 8003688:	b29a      	uxth	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003690:	2301      	movs	r3, #1
 8003692:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003694:	f7fe fa80 	bl	8001b98 <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d803      	bhi.n	80036ac <HAL_SPI_TransmitReceive+0x3cc>
 80036a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036aa:	d102      	bne.n	80036b2 <HAL_SPI_TransmitReceive+0x3d2>
 80036ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d107      	bne.n	80036c2 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2201      	movs	r2, #1
 80036bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80036c0:	e026      	b.n	8003710 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	f47f af57 	bne.w	800357c <HAL_SPI_TransmitReceive+0x29c>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f47f af50 	bne.w	800357c <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036dc:	69fa      	ldr	r2, [r7, #28]
 80036de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f000 f93d 	bl	8003960 <SPI_EndRxTxTransaction>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d005      	beq.n	80036f8 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2220      	movs	r2, #32
 80036f6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d003      	beq.n	8003708 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003706:	e003      	b.n	8003710 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003718:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800371c:	4618      	mov	r0, r3
 800371e:	3728      	adds	r7, #40	@ 0x28
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b088      	sub	sp, #32
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	603b      	str	r3, [r7, #0]
 8003730:	4613      	mov	r3, r2
 8003732:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003734:	f7fe fa30 	bl	8001b98 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800373c:	1a9b      	subs	r3, r3, r2
 800373e:	683a      	ldr	r2, [r7, #0]
 8003740:	4413      	add	r3, r2
 8003742:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003744:	f7fe fa28 	bl	8001b98 <HAL_GetTick>
 8003748:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800374a:	4b39      	ldr	r3, [pc, #228]	@ (8003830 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	015b      	lsls	r3, r3, #5
 8003750:	0d1b      	lsrs	r3, r3, #20
 8003752:	69fa      	ldr	r2, [r7, #28]
 8003754:	fb02 f303 	mul.w	r3, r2, r3
 8003758:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800375a:	e054      	b.n	8003806 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003762:	d050      	beq.n	8003806 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003764:	f7fe fa18 	bl	8001b98 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	69fa      	ldr	r2, [r7, #28]
 8003770:	429a      	cmp	r2, r3
 8003772:	d902      	bls.n	800377a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d13d      	bne.n	80037f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003788:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003792:	d111      	bne.n	80037b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800379c:	d004      	beq.n	80037a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037a6:	d107      	bne.n	80037b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037c0:	d10f      	bne.n	80037e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e017      	b.n	8003826 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d101      	bne.n	8003800 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80037fc:	2300      	movs	r3, #0
 80037fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	3b01      	subs	r3, #1
 8003804:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	4013      	ands	r3, r2
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	429a      	cmp	r2, r3
 8003814:	bf0c      	ite	eq
 8003816:	2301      	moveq	r3, #1
 8003818:	2300      	movne	r3, #0
 800381a:	b2db      	uxtb	r3, r3
 800381c:	461a      	mov	r2, r3
 800381e:	79fb      	ldrb	r3, [r7, #7]
 8003820:	429a      	cmp	r2, r3
 8003822:	d19b      	bne.n	800375c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3720      	adds	r7, #32
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	20000160 	.word	0x20000160

08003834 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b08a      	sub	sp, #40	@ 0x28
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
 8003840:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003842:	2300      	movs	r3, #0
 8003844:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003846:	f7fe f9a7 	bl	8001b98 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800384e:	1a9b      	subs	r3, r3, r2
 8003850:	683a      	ldr	r2, [r7, #0]
 8003852:	4413      	add	r3, r2
 8003854:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003856:	f7fe f99f 	bl	8001b98 <HAL_GetTick>
 800385a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	330c      	adds	r3, #12
 8003862:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003864:	4b3d      	ldr	r3, [pc, #244]	@ (800395c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	4613      	mov	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4413      	add	r3, r2
 800386e:	00da      	lsls	r2, r3, #3
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	0d1b      	lsrs	r3, r3, #20
 8003874:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003876:	fb02 f303 	mul.w	r3, r2, r3
 800387a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800387c:	e060      	b.n	8003940 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003884:	d107      	bne.n	8003896 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d104      	bne.n	8003896 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	b2db      	uxtb	r3, r3
 8003892:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003894:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800389c:	d050      	beq.n	8003940 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800389e:	f7fe f97b 	bl	8001b98 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	6a3b      	ldr	r3, [r7, #32]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d902      	bls.n	80038b4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80038ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d13d      	bne.n	8003930 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80038c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038cc:	d111      	bne.n	80038f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038d6:	d004      	beq.n	80038e2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038e0:	d107      	bne.n	80038f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038fa:	d10f      	bne.n	800391c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800390a:	601a      	str	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800391a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e010      	b.n	8003952 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003936:	2300      	movs	r3, #0
 8003938:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	3b01      	subs	r3, #1
 800393e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689a      	ldr	r2, [r3, #8]
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	4013      	ands	r3, r2
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	429a      	cmp	r2, r3
 800394e:	d196      	bne.n	800387e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3728      	adds	r7, #40	@ 0x28
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	20000160 	.word	0x20000160

08003960 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af02      	add	r7, sp, #8
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	2200      	movs	r2, #0
 8003974:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f7ff ff5b 	bl	8003834 <SPI_WaitFifoStateUntilTimeout>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d007      	beq.n	8003994 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003988:	f043 0220 	orr.w	r2, r3, #32
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e027      	b.n	80039e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	9300      	str	r3, [sp, #0]
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	2200      	movs	r2, #0
 800399c:	2180      	movs	r1, #128	@ 0x80
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f7ff fec0 	bl	8003724 <SPI_WaitFlagStateUntilTimeout>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d007      	beq.n	80039ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039ae:	f043 0220 	orr.w	r2, r3, #32
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e014      	b.n	80039e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f7ff ff34 	bl	8003834 <SPI_WaitFifoStateUntilTimeout>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d007      	beq.n	80039e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039d6:	f043 0220 	orr.w	r2, r3, #32
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e000      	b.n	80039e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80039e2:	2300      	movs	r3, #0
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3710      	adds	r7, #16
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <malloc>:
 80039ec:	4b02      	ldr	r3, [pc, #8]	@ (80039f8 <malloc+0xc>)
 80039ee:	4601      	mov	r1, r0
 80039f0:	6818      	ldr	r0, [r3, #0]
 80039f2:	f000 b82d 	b.w	8003a50 <_malloc_r>
 80039f6:	bf00      	nop
 80039f8:	20000178 	.word	0x20000178

080039fc <free>:
 80039fc:	4b02      	ldr	r3, [pc, #8]	@ (8003a08 <free+0xc>)
 80039fe:	4601      	mov	r1, r0
 8003a00:	6818      	ldr	r0, [r3, #0]
 8003a02:	f000 bb77 	b.w	80040f4 <_free_r>
 8003a06:	bf00      	nop
 8003a08:	20000178 	.word	0x20000178

08003a0c <sbrk_aligned>:
 8003a0c:	b570      	push	{r4, r5, r6, lr}
 8003a0e:	4e0f      	ldr	r6, [pc, #60]	@ (8003a4c <sbrk_aligned+0x40>)
 8003a10:	460c      	mov	r4, r1
 8003a12:	6831      	ldr	r1, [r6, #0]
 8003a14:	4605      	mov	r5, r0
 8003a16:	b911      	cbnz	r1, 8003a1e <sbrk_aligned+0x12>
 8003a18:	f000 fb0e 	bl	8004038 <_sbrk_r>
 8003a1c:	6030      	str	r0, [r6, #0]
 8003a1e:	4621      	mov	r1, r4
 8003a20:	4628      	mov	r0, r5
 8003a22:	f000 fb09 	bl	8004038 <_sbrk_r>
 8003a26:	1c43      	adds	r3, r0, #1
 8003a28:	d103      	bne.n	8003a32 <sbrk_aligned+0x26>
 8003a2a:	f04f 34ff 	mov.w	r4, #4294967295
 8003a2e:	4620      	mov	r0, r4
 8003a30:	bd70      	pop	{r4, r5, r6, pc}
 8003a32:	1cc4      	adds	r4, r0, #3
 8003a34:	f024 0403 	bic.w	r4, r4, #3
 8003a38:	42a0      	cmp	r0, r4
 8003a3a:	d0f8      	beq.n	8003a2e <sbrk_aligned+0x22>
 8003a3c:	1a21      	subs	r1, r4, r0
 8003a3e:	4628      	mov	r0, r5
 8003a40:	f000 fafa 	bl	8004038 <_sbrk_r>
 8003a44:	3001      	adds	r0, #1
 8003a46:	d1f2      	bne.n	8003a2e <sbrk_aligned+0x22>
 8003a48:	e7ef      	b.n	8003a2a <sbrk_aligned+0x1e>
 8003a4a:	bf00      	nop
 8003a4c:	20000384 	.word	0x20000384

08003a50 <_malloc_r>:
 8003a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a54:	1ccd      	adds	r5, r1, #3
 8003a56:	f025 0503 	bic.w	r5, r5, #3
 8003a5a:	3508      	adds	r5, #8
 8003a5c:	2d0c      	cmp	r5, #12
 8003a5e:	bf38      	it	cc
 8003a60:	250c      	movcc	r5, #12
 8003a62:	2d00      	cmp	r5, #0
 8003a64:	4606      	mov	r6, r0
 8003a66:	db01      	blt.n	8003a6c <_malloc_r+0x1c>
 8003a68:	42a9      	cmp	r1, r5
 8003a6a:	d904      	bls.n	8003a76 <_malloc_r+0x26>
 8003a6c:	230c      	movs	r3, #12
 8003a6e:	6033      	str	r3, [r6, #0]
 8003a70:	2000      	movs	r0, #0
 8003a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b4c <_malloc_r+0xfc>
 8003a7a:	f000 f869 	bl	8003b50 <__malloc_lock>
 8003a7e:	f8d8 3000 	ldr.w	r3, [r8]
 8003a82:	461c      	mov	r4, r3
 8003a84:	bb44      	cbnz	r4, 8003ad8 <_malloc_r+0x88>
 8003a86:	4629      	mov	r1, r5
 8003a88:	4630      	mov	r0, r6
 8003a8a:	f7ff ffbf 	bl	8003a0c <sbrk_aligned>
 8003a8e:	1c43      	adds	r3, r0, #1
 8003a90:	4604      	mov	r4, r0
 8003a92:	d158      	bne.n	8003b46 <_malloc_r+0xf6>
 8003a94:	f8d8 4000 	ldr.w	r4, [r8]
 8003a98:	4627      	mov	r7, r4
 8003a9a:	2f00      	cmp	r7, #0
 8003a9c:	d143      	bne.n	8003b26 <_malloc_r+0xd6>
 8003a9e:	2c00      	cmp	r4, #0
 8003aa0:	d04b      	beq.n	8003b3a <_malloc_r+0xea>
 8003aa2:	6823      	ldr	r3, [r4, #0]
 8003aa4:	4639      	mov	r1, r7
 8003aa6:	4630      	mov	r0, r6
 8003aa8:	eb04 0903 	add.w	r9, r4, r3
 8003aac:	f000 fac4 	bl	8004038 <_sbrk_r>
 8003ab0:	4581      	cmp	r9, r0
 8003ab2:	d142      	bne.n	8003b3a <_malloc_r+0xea>
 8003ab4:	6821      	ldr	r1, [r4, #0]
 8003ab6:	1a6d      	subs	r5, r5, r1
 8003ab8:	4629      	mov	r1, r5
 8003aba:	4630      	mov	r0, r6
 8003abc:	f7ff ffa6 	bl	8003a0c <sbrk_aligned>
 8003ac0:	3001      	adds	r0, #1
 8003ac2:	d03a      	beq.n	8003b3a <_malloc_r+0xea>
 8003ac4:	6823      	ldr	r3, [r4, #0]
 8003ac6:	442b      	add	r3, r5
 8003ac8:	6023      	str	r3, [r4, #0]
 8003aca:	f8d8 3000 	ldr.w	r3, [r8]
 8003ace:	685a      	ldr	r2, [r3, #4]
 8003ad0:	bb62      	cbnz	r2, 8003b2c <_malloc_r+0xdc>
 8003ad2:	f8c8 7000 	str.w	r7, [r8]
 8003ad6:	e00f      	b.n	8003af8 <_malloc_r+0xa8>
 8003ad8:	6822      	ldr	r2, [r4, #0]
 8003ada:	1b52      	subs	r2, r2, r5
 8003adc:	d420      	bmi.n	8003b20 <_malloc_r+0xd0>
 8003ade:	2a0b      	cmp	r2, #11
 8003ae0:	d917      	bls.n	8003b12 <_malloc_r+0xc2>
 8003ae2:	1961      	adds	r1, r4, r5
 8003ae4:	42a3      	cmp	r3, r4
 8003ae6:	6025      	str	r5, [r4, #0]
 8003ae8:	bf18      	it	ne
 8003aea:	6059      	strne	r1, [r3, #4]
 8003aec:	6863      	ldr	r3, [r4, #4]
 8003aee:	bf08      	it	eq
 8003af0:	f8c8 1000 	streq.w	r1, [r8]
 8003af4:	5162      	str	r2, [r4, r5]
 8003af6:	604b      	str	r3, [r1, #4]
 8003af8:	4630      	mov	r0, r6
 8003afa:	f000 f82f 	bl	8003b5c <__malloc_unlock>
 8003afe:	f104 000b 	add.w	r0, r4, #11
 8003b02:	1d23      	adds	r3, r4, #4
 8003b04:	f020 0007 	bic.w	r0, r0, #7
 8003b08:	1ac2      	subs	r2, r0, r3
 8003b0a:	bf1c      	itt	ne
 8003b0c:	1a1b      	subne	r3, r3, r0
 8003b0e:	50a3      	strne	r3, [r4, r2]
 8003b10:	e7af      	b.n	8003a72 <_malloc_r+0x22>
 8003b12:	6862      	ldr	r2, [r4, #4]
 8003b14:	42a3      	cmp	r3, r4
 8003b16:	bf0c      	ite	eq
 8003b18:	f8c8 2000 	streq.w	r2, [r8]
 8003b1c:	605a      	strne	r2, [r3, #4]
 8003b1e:	e7eb      	b.n	8003af8 <_malloc_r+0xa8>
 8003b20:	4623      	mov	r3, r4
 8003b22:	6864      	ldr	r4, [r4, #4]
 8003b24:	e7ae      	b.n	8003a84 <_malloc_r+0x34>
 8003b26:	463c      	mov	r4, r7
 8003b28:	687f      	ldr	r7, [r7, #4]
 8003b2a:	e7b6      	b.n	8003a9a <_malloc_r+0x4a>
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	42a3      	cmp	r3, r4
 8003b32:	d1fb      	bne.n	8003b2c <_malloc_r+0xdc>
 8003b34:	2300      	movs	r3, #0
 8003b36:	6053      	str	r3, [r2, #4]
 8003b38:	e7de      	b.n	8003af8 <_malloc_r+0xa8>
 8003b3a:	230c      	movs	r3, #12
 8003b3c:	6033      	str	r3, [r6, #0]
 8003b3e:	4630      	mov	r0, r6
 8003b40:	f000 f80c 	bl	8003b5c <__malloc_unlock>
 8003b44:	e794      	b.n	8003a70 <_malloc_r+0x20>
 8003b46:	6005      	str	r5, [r0, #0]
 8003b48:	e7d6      	b.n	8003af8 <_malloc_r+0xa8>
 8003b4a:	bf00      	nop
 8003b4c:	20000388 	.word	0x20000388

08003b50 <__malloc_lock>:
 8003b50:	4801      	ldr	r0, [pc, #4]	@ (8003b58 <__malloc_lock+0x8>)
 8003b52:	f000 babe 	b.w	80040d2 <__retarget_lock_acquire_recursive>
 8003b56:	bf00      	nop
 8003b58:	200004cc 	.word	0x200004cc

08003b5c <__malloc_unlock>:
 8003b5c:	4801      	ldr	r0, [pc, #4]	@ (8003b64 <__malloc_unlock+0x8>)
 8003b5e:	f000 bab9 	b.w	80040d4 <__retarget_lock_release_recursive>
 8003b62:	bf00      	nop
 8003b64:	200004cc 	.word	0x200004cc

08003b68 <std>:
 8003b68:	2300      	movs	r3, #0
 8003b6a:	b510      	push	{r4, lr}
 8003b6c:	4604      	mov	r4, r0
 8003b6e:	e9c0 3300 	strd	r3, r3, [r0]
 8003b72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b76:	6083      	str	r3, [r0, #8]
 8003b78:	8181      	strh	r1, [r0, #12]
 8003b7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003b7c:	81c2      	strh	r2, [r0, #14]
 8003b7e:	6183      	str	r3, [r0, #24]
 8003b80:	4619      	mov	r1, r3
 8003b82:	2208      	movs	r2, #8
 8003b84:	305c      	adds	r0, #92	@ 0x5c
 8003b86:	f000 fa1b 	bl	8003fc0 <memset>
 8003b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc0 <std+0x58>)
 8003b8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8003b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc4 <std+0x5c>)
 8003b90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003b92:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc8 <std+0x60>)
 8003b94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003b96:	4b0d      	ldr	r3, [pc, #52]	@ (8003bcc <std+0x64>)
 8003b98:	6323      	str	r3, [r4, #48]	@ 0x30
 8003b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd0 <std+0x68>)
 8003b9c:	6224      	str	r4, [r4, #32]
 8003b9e:	429c      	cmp	r4, r3
 8003ba0:	d006      	beq.n	8003bb0 <std+0x48>
 8003ba2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003ba6:	4294      	cmp	r4, r2
 8003ba8:	d002      	beq.n	8003bb0 <std+0x48>
 8003baa:	33d0      	adds	r3, #208	@ 0xd0
 8003bac:	429c      	cmp	r4, r3
 8003bae:	d105      	bne.n	8003bbc <std+0x54>
 8003bb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bb8:	f000 ba8a 	b.w	80040d0 <__retarget_lock_init_recursive>
 8003bbc:	bd10      	pop	{r4, pc}
 8003bbe:	bf00      	nop
 8003bc0:	08003e11 	.word	0x08003e11
 8003bc4:	08003e33 	.word	0x08003e33
 8003bc8:	08003e6b 	.word	0x08003e6b
 8003bcc:	08003e8f 	.word	0x08003e8f
 8003bd0:	2000038c 	.word	0x2000038c

08003bd4 <stdio_exit_handler>:
 8003bd4:	4a02      	ldr	r2, [pc, #8]	@ (8003be0 <stdio_exit_handler+0xc>)
 8003bd6:	4903      	ldr	r1, [pc, #12]	@ (8003be4 <stdio_exit_handler+0x10>)
 8003bd8:	4803      	ldr	r0, [pc, #12]	@ (8003be8 <stdio_exit_handler+0x14>)
 8003bda:	f000 b869 	b.w	8003cb0 <_fwalk_sglue>
 8003bde:	bf00      	nop
 8003be0:	2000016c 	.word	0x2000016c
 8003be4:	0800485d 	.word	0x0800485d
 8003be8:	2000017c 	.word	0x2000017c

08003bec <cleanup_stdio>:
 8003bec:	6841      	ldr	r1, [r0, #4]
 8003bee:	4b0c      	ldr	r3, [pc, #48]	@ (8003c20 <cleanup_stdio+0x34>)
 8003bf0:	4299      	cmp	r1, r3
 8003bf2:	b510      	push	{r4, lr}
 8003bf4:	4604      	mov	r4, r0
 8003bf6:	d001      	beq.n	8003bfc <cleanup_stdio+0x10>
 8003bf8:	f000 fe30 	bl	800485c <_fflush_r>
 8003bfc:	68a1      	ldr	r1, [r4, #8]
 8003bfe:	4b09      	ldr	r3, [pc, #36]	@ (8003c24 <cleanup_stdio+0x38>)
 8003c00:	4299      	cmp	r1, r3
 8003c02:	d002      	beq.n	8003c0a <cleanup_stdio+0x1e>
 8003c04:	4620      	mov	r0, r4
 8003c06:	f000 fe29 	bl	800485c <_fflush_r>
 8003c0a:	68e1      	ldr	r1, [r4, #12]
 8003c0c:	4b06      	ldr	r3, [pc, #24]	@ (8003c28 <cleanup_stdio+0x3c>)
 8003c0e:	4299      	cmp	r1, r3
 8003c10:	d004      	beq.n	8003c1c <cleanup_stdio+0x30>
 8003c12:	4620      	mov	r0, r4
 8003c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c18:	f000 be20 	b.w	800485c <_fflush_r>
 8003c1c:	bd10      	pop	{r4, pc}
 8003c1e:	bf00      	nop
 8003c20:	2000038c 	.word	0x2000038c
 8003c24:	200003f4 	.word	0x200003f4
 8003c28:	2000045c 	.word	0x2000045c

08003c2c <global_stdio_init.part.0>:
 8003c2c:	b510      	push	{r4, lr}
 8003c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c5c <global_stdio_init.part.0+0x30>)
 8003c30:	4c0b      	ldr	r4, [pc, #44]	@ (8003c60 <global_stdio_init.part.0+0x34>)
 8003c32:	4a0c      	ldr	r2, [pc, #48]	@ (8003c64 <global_stdio_init.part.0+0x38>)
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	4620      	mov	r0, r4
 8003c38:	2200      	movs	r2, #0
 8003c3a:	2104      	movs	r1, #4
 8003c3c:	f7ff ff94 	bl	8003b68 <std>
 8003c40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003c44:	2201      	movs	r2, #1
 8003c46:	2109      	movs	r1, #9
 8003c48:	f7ff ff8e 	bl	8003b68 <std>
 8003c4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003c50:	2202      	movs	r2, #2
 8003c52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c56:	2112      	movs	r1, #18
 8003c58:	f7ff bf86 	b.w	8003b68 <std>
 8003c5c:	200004c4 	.word	0x200004c4
 8003c60:	2000038c 	.word	0x2000038c
 8003c64:	08003bd5 	.word	0x08003bd5

08003c68 <__sfp_lock_acquire>:
 8003c68:	4801      	ldr	r0, [pc, #4]	@ (8003c70 <__sfp_lock_acquire+0x8>)
 8003c6a:	f000 ba32 	b.w	80040d2 <__retarget_lock_acquire_recursive>
 8003c6e:	bf00      	nop
 8003c70:	200004cd 	.word	0x200004cd

08003c74 <__sfp_lock_release>:
 8003c74:	4801      	ldr	r0, [pc, #4]	@ (8003c7c <__sfp_lock_release+0x8>)
 8003c76:	f000 ba2d 	b.w	80040d4 <__retarget_lock_release_recursive>
 8003c7a:	bf00      	nop
 8003c7c:	200004cd 	.word	0x200004cd

08003c80 <__sinit>:
 8003c80:	b510      	push	{r4, lr}
 8003c82:	4604      	mov	r4, r0
 8003c84:	f7ff fff0 	bl	8003c68 <__sfp_lock_acquire>
 8003c88:	6a23      	ldr	r3, [r4, #32]
 8003c8a:	b11b      	cbz	r3, 8003c94 <__sinit+0x14>
 8003c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c90:	f7ff bff0 	b.w	8003c74 <__sfp_lock_release>
 8003c94:	4b04      	ldr	r3, [pc, #16]	@ (8003ca8 <__sinit+0x28>)
 8003c96:	6223      	str	r3, [r4, #32]
 8003c98:	4b04      	ldr	r3, [pc, #16]	@ (8003cac <__sinit+0x2c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1f5      	bne.n	8003c8c <__sinit+0xc>
 8003ca0:	f7ff ffc4 	bl	8003c2c <global_stdio_init.part.0>
 8003ca4:	e7f2      	b.n	8003c8c <__sinit+0xc>
 8003ca6:	bf00      	nop
 8003ca8:	08003bed 	.word	0x08003bed
 8003cac:	200004c4 	.word	0x200004c4

08003cb0 <_fwalk_sglue>:
 8003cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cb4:	4607      	mov	r7, r0
 8003cb6:	4688      	mov	r8, r1
 8003cb8:	4614      	mov	r4, r2
 8003cba:	2600      	movs	r6, #0
 8003cbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003cc0:	f1b9 0901 	subs.w	r9, r9, #1
 8003cc4:	d505      	bpl.n	8003cd2 <_fwalk_sglue+0x22>
 8003cc6:	6824      	ldr	r4, [r4, #0]
 8003cc8:	2c00      	cmp	r4, #0
 8003cca:	d1f7      	bne.n	8003cbc <_fwalk_sglue+0xc>
 8003ccc:	4630      	mov	r0, r6
 8003cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cd2:	89ab      	ldrh	r3, [r5, #12]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d907      	bls.n	8003ce8 <_fwalk_sglue+0x38>
 8003cd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	d003      	beq.n	8003ce8 <_fwalk_sglue+0x38>
 8003ce0:	4629      	mov	r1, r5
 8003ce2:	4638      	mov	r0, r7
 8003ce4:	47c0      	blx	r8
 8003ce6:	4306      	orrs	r6, r0
 8003ce8:	3568      	adds	r5, #104	@ 0x68
 8003cea:	e7e9      	b.n	8003cc0 <_fwalk_sglue+0x10>

08003cec <_puts_r>:
 8003cec:	6a03      	ldr	r3, [r0, #32]
 8003cee:	b570      	push	{r4, r5, r6, lr}
 8003cf0:	6884      	ldr	r4, [r0, #8]
 8003cf2:	4605      	mov	r5, r0
 8003cf4:	460e      	mov	r6, r1
 8003cf6:	b90b      	cbnz	r3, 8003cfc <_puts_r+0x10>
 8003cf8:	f7ff ffc2 	bl	8003c80 <__sinit>
 8003cfc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003cfe:	07db      	lsls	r3, r3, #31
 8003d00:	d405      	bmi.n	8003d0e <_puts_r+0x22>
 8003d02:	89a3      	ldrh	r3, [r4, #12]
 8003d04:	0598      	lsls	r0, r3, #22
 8003d06:	d402      	bmi.n	8003d0e <_puts_r+0x22>
 8003d08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d0a:	f000 f9e2 	bl	80040d2 <__retarget_lock_acquire_recursive>
 8003d0e:	89a3      	ldrh	r3, [r4, #12]
 8003d10:	0719      	lsls	r1, r3, #28
 8003d12:	d502      	bpl.n	8003d1a <_puts_r+0x2e>
 8003d14:	6923      	ldr	r3, [r4, #16]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d135      	bne.n	8003d86 <_puts_r+0x9a>
 8003d1a:	4621      	mov	r1, r4
 8003d1c:	4628      	mov	r0, r5
 8003d1e:	f000 f8f9 	bl	8003f14 <__swsetup_r>
 8003d22:	b380      	cbz	r0, 8003d86 <_puts_r+0x9a>
 8003d24:	f04f 35ff 	mov.w	r5, #4294967295
 8003d28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d2a:	07da      	lsls	r2, r3, #31
 8003d2c:	d405      	bmi.n	8003d3a <_puts_r+0x4e>
 8003d2e:	89a3      	ldrh	r3, [r4, #12]
 8003d30:	059b      	lsls	r3, r3, #22
 8003d32:	d402      	bmi.n	8003d3a <_puts_r+0x4e>
 8003d34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d36:	f000 f9cd 	bl	80040d4 <__retarget_lock_release_recursive>
 8003d3a:	4628      	mov	r0, r5
 8003d3c:	bd70      	pop	{r4, r5, r6, pc}
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	da04      	bge.n	8003d4c <_puts_r+0x60>
 8003d42:	69a2      	ldr	r2, [r4, #24]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	dc17      	bgt.n	8003d78 <_puts_r+0x8c>
 8003d48:	290a      	cmp	r1, #10
 8003d4a:	d015      	beq.n	8003d78 <_puts_r+0x8c>
 8003d4c:	6823      	ldr	r3, [r4, #0]
 8003d4e:	1c5a      	adds	r2, r3, #1
 8003d50:	6022      	str	r2, [r4, #0]
 8003d52:	7019      	strb	r1, [r3, #0]
 8003d54:	68a3      	ldr	r3, [r4, #8]
 8003d56:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	60a3      	str	r3, [r4, #8]
 8003d5e:	2900      	cmp	r1, #0
 8003d60:	d1ed      	bne.n	8003d3e <_puts_r+0x52>
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	da11      	bge.n	8003d8a <_puts_r+0x9e>
 8003d66:	4622      	mov	r2, r4
 8003d68:	210a      	movs	r1, #10
 8003d6a:	4628      	mov	r0, r5
 8003d6c:	f000 f893 	bl	8003e96 <__swbuf_r>
 8003d70:	3001      	adds	r0, #1
 8003d72:	d0d7      	beq.n	8003d24 <_puts_r+0x38>
 8003d74:	250a      	movs	r5, #10
 8003d76:	e7d7      	b.n	8003d28 <_puts_r+0x3c>
 8003d78:	4622      	mov	r2, r4
 8003d7a:	4628      	mov	r0, r5
 8003d7c:	f000 f88b 	bl	8003e96 <__swbuf_r>
 8003d80:	3001      	adds	r0, #1
 8003d82:	d1e7      	bne.n	8003d54 <_puts_r+0x68>
 8003d84:	e7ce      	b.n	8003d24 <_puts_r+0x38>
 8003d86:	3e01      	subs	r6, #1
 8003d88:	e7e4      	b.n	8003d54 <_puts_r+0x68>
 8003d8a:	6823      	ldr	r3, [r4, #0]
 8003d8c:	1c5a      	adds	r2, r3, #1
 8003d8e:	6022      	str	r2, [r4, #0]
 8003d90:	220a      	movs	r2, #10
 8003d92:	701a      	strb	r2, [r3, #0]
 8003d94:	e7ee      	b.n	8003d74 <_puts_r+0x88>
	...

08003d98 <puts>:
 8003d98:	4b02      	ldr	r3, [pc, #8]	@ (8003da4 <puts+0xc>)
 8003d9a:	4601      	mov	r1, r0
 8003d9c:	6818      	ldr	r0, [r3, #0]
 8003d9e:	f7ff bfa5 	b.w	8003cec <_puts_r>
 8003da2:	bf00      	nop
 8003da4:	20000178 	.word	0x20000178

08003da8 <sniprintf>:
 8003da8:	b40c      	push	{r2, r3}
 8003daa:	b530      	push	{r4, r5, lr}
 8003dac:	4b17      	ldr	r3, [pc, #92]	@ (8003e0c <sniprintf+0x64>)
 8003dae:	1e0c      	subs	r4, r1, #0
 8003db0:	681d      	ldr	r5, [r3, #0]
 8003db2:	b09d      	sub	sp, #116	@ 0x74
 8003db4:	da08      	bge.n	8003dc8 <sniprintf+0x20>
 8003db6:	238b      	movs	r3, #139	@ 0x8b
 8003db8:	602b      	str	r3, [r5, #0]
 8003dba:	f04f 30ff 	mov.w	r0, #4294967295
 8003dbe:	b01d      	add	sp, #116	@ 0x74
 8003dc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003dc4:	b002      	add	sp, #8
 8003dc6:	4770      	bx	lr
 8003dc8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003dcc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003dd0:	bf14      	ite	ne
 8003dd2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003dd6:	4623      	moveq	r3, r4
 8003dd8:	9304      	str	r3, [sp, #16]
 8003dda:	9307      	str	r3, [sp, #28]
 8003ddc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003de0:	9002      	str	r0, [sp, #8]
 8003de2:	9006      	str	r0, [sp, #24]
 8003de4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003de8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003dea:	ab21      	add	r3, sp, #132	@ 0x84
 8003dec:	a902      	add	r1, sp, #8
 8003dee:	4628      	mov	r0, r5
 8003df0:	9301      	str	r3, [sp, #4]
 8003df2:	f000 fa25 	bl	8004240 <_svfiprintf_r>
 8003df6:	1c43      	adds	r3, r0, #1
 8003df8:	bfbc      	itt	lt
 8003dfa:	238b      	movlt	r3, #139	@ 0x8b
 8003dfc:	602b      	strlt	r3, [r5, #0]
 8003dfe:	2c00      	cmp	r4, #0
 8003e00:	d0dd      	beq.n	8003dbe <sniprintf+0x16>
 8003e02:	9b02      	ldr	r3, [sp, #8]
 8003e04:	2200      	movs	r2, #0
 8003e06:	701a      	strb	r2, [r3, #0]
 8003e08:	e7d9      	b.n	8003dbe <sniprintf+0x16>
 8003e0a:	bf00      	nop
 8003e0c:	20000178 	.word	0x20000178

08003e10 <__sread>:
 8003e10:	b510      	push	{r4, lr}
 8003e12:	460c      	mov	r4, r1
 8003e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e18:	f000 f8fc 	bl	8004014 <_read_r>
 8003e1c:	2800      	cmp	r0, #0
 8003e1e:	bfab      	itete	ge
 8003e20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003e22:	89a3      	ldrhlt	r3, [r4, #12]
 8003e24:	181b      	addge	r3, r3, r0
 8003e26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003e2a:	bfac      	ite	ge
 8003e2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003e2e:	81a3      	strhlt	r3, [r4, #12]
 8003e30:	bd10      	pop	{r4, pc}

08003e32 <__swrite>:
 8003e32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e36:	461f      	mov	r7, r3
 8003e38:	898b      	ldrh	r3, [r1, #12]
 8003e3a:	05db      	lsls	r3, r3, #23
 8003e3c:	4605      	mov	r5, r0
 8003e3e:	460c      	mov	r4, r1
 8003e40:	4616      	mov	r6, r2
 8003e42:	d505      	bpl.n	8003e50 <__swrite+0x1e>
 8003e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e48:	2302      	movs	r3, #2
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f000 f8d0 	bl	8003ff0 <_lseek_r>
 8003e50:	89a3      	ldrh	r3, [r4, #12]
 8003e52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e5a:	81a3      	strh	r3, [r4, #12]
 8003e5c:	4632      	mov	r2, r6
 8003e5e:	463b      	mov	r3, r7
 8003e60:	4628      	mov	r0, r5
 8003e62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e66:	f000 b8f7 	b.w	8004058 <_write_r>

08003e6a <__sseek>:
 8003e6a:	b510      	push	{r4, lr}
 8003e6c:	460c      	mov	r4, r1
 8003e6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e72:	f000 f8bd 	bl	8003ff0 <_lseek_r>
 8003e76:	1c43      	adds	r3, r0, #1
 8003e78:	89a3      	ldrh	r3, [r4, #12]
 8003e7a:	bf15      	itete	ne
 8003e7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003e7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003e82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003e86:	81a3      	strheq	r3, [r4, #12]
 8003e88:	bf18      	it	ne
 8003e8a:	81a3      	strhne	r3, [r4, #12]
 8003e8c:	bd10      	pop	{r4, pc}

08003e8e <__sclose>:
 8003e8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e92:	f000 b89d 	b.w	8003fd0 <_close_r>

08003e96 <__swbuf_r>:
 8003e96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e98:	460e      	mov	r6, r1
 8003e9a:	4614      	mov	r4, r2
 8003e9c:	4605      	mov	r5, r0
 8003e9e:	b118      	cbz	r0, 8003ea8 <__swbuf_r+0x12>
 8003ea0:	6a03      	ldr	r3, [r0, #32]
 8003ea2:	b90b      	cbnz	r3, 8003ea8 <__swbuf_r+0x12>
 8003ea4:	f7ff feec 	bl	8003c80 <__sinit>
 8003ea8:	69a3      	ldr	r3, [r4, #24]
 8003eaa:	60a3      	str	r3, [r4, #8]
 8003eac:	89a3      	ldrh	r3, [r4, #12]
 8003eae:	071a      	lsls	r2, r3, #28
 8003eb0:	d501      	bpl.n	8003eb6 <__swbuf_r+0x20>
 8003eb2:	6923      	ldr	r3, [r4, #16]
 8003eb4:	b943      	cbnz	r3, 8003ec8 <__swbuf_r+0x32>
 8003eb6:	4621      	mov	r1, r4
 8003eb8:	4628      	mov	r0, r5
 8003eba:	f000 f82b 	bl	8003f14 <__swsetup_r>
 8003ebe:	b118      	cbz	r0, 8003ec8 <__swbuf_r+0x32>
 8003ec0:	f04f 37ff 	mov.w	r7, #4294967295
 8003ec4:	4638      	mov	r0, r7
 8003ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ec8:	6823      	ldr	r3, [r4, #0]
 8003eca:	6922      	ldr	r2, [r4, #16]
 8003ecc:	1a98      	subs	r0, r3, r2
 8003ece:	6963      	ldr	r3, [r4, #20]
 8003ed0:	b2f6      	uxtb	r6, r6
 8003ed2:	4283      	cmp	r3, r0
 8003ed4:	4637      	mov	r7, r6
 8003ed6:	dc05      	bgt.n	8003ee4 <__swbuf_r+0x4e>
 8003ed8:	4621      	mov	r1, r4
 8003eda:	4628      	mov	r0, r5
 8003edc:	f000 fcbe 	bl	800485c <_fflush_r>
 8003ee0:	2800      	cmp	r0, #0
 8003ee2:	d1ed      	bne.n	8003ec0 <__swbuf_r+0x2a>
 8003ee4:	68a3      	ldr	r3, [r4, #8]
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	60a3      	str	r3, [r4, #8]
 8003eea:	6823      	ldr	r3, [r4, #0]
 8003eec:	1c5a      	adds	r2, r3, #1
 8003eee:	6022      	str	r2, [r4, #0]
 8003ef0:	701e      	strb	r6, [r3, #0]
 8003ef2:	6962      	ldr	r2, [r4, #20]
 8003ef4:	1c43      	adds	r3, r0, #1
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d004      	beq.n	8003f04 <__swbuf_r+0x6e>
 8003efa:	89a3      	ldrh	r3, [r4, #12]
 8003efc:	07db      	lsls	r3, r3, #31
 8003efe:	d5e1      	bpl.n	8003ec4 <__swbuf_r+0x2e>
 8003f00:	2e0a      	cmp	r6, #10
 8003f02:	d1df      	bne.n	8003ec4 <__swbuf_r+0x2e>
 8003f04:	4621      	mov	r1, r4
 8003f06:	4628      	mov	r0, r5
 8003f08:	f000 fca8 	bl	800485c <_fflush_r>
 8003f0c:	2800      	cmp	r0, #0
 8003f0e:	d0d9      	beq.n	8003ec4 <__swbuf_r+0x2e>
 8003f10:	e7d6      	b.n	8003ec0 <__swbuf_r+0x2a>
	...

08003f14 <__swsetup_r>:
 8003f14:	b538      	push	{r3, r4, r5, lr}
 8003f16:	4b29      	ldr	r3, [pc, #164]	@ (8003fbc <__swsetup_r+0xa8>)
 8003f18:	4605      	mov	r5, r0
 8003f1a:	6818      	ldr	r0, [r3, #0]
 8003f1c:	460c      	mov	r4, r1
 8003f1e:	b118      	cbz	r0, 8003f28 <__swsetup_r+0x14>
 8003f20:	6a03      	ldr	r3, [r0, #32]
 8003f22:	b90b      	cbnz	r3, 8003f28 <__swsetup_r+0x14>
 8003f24:	f7ff feac 	bl	8003c80 <__sinit>
 8003f28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f2c:	0719      	lsls	r1, r3, #28
 8003f2e:	d422      	bmi.n	8003f76 <__swsetup_r+0x62>
 8003f30:	06da      	lsls	r2, r3, #27
 8003f32:	d407      	bmi.n	8003f44 <__swsetup_r+0x30>
 8003f34:	2209      	movs	r2, #9
 8003f36:	602a      	str	r2, [r5, #0]
 8003f38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f3c:	81a3      	strh	r3, [r4, #12]
 8003f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f42:	e033      	b.n	8003fac <__swsetup_r+0x98>
 8003f44:	0758      	lsls	r0, r3, #29
 8003f46:	d512      	bpl.n	8003f6e <__swsetup_r+0x5a>
 8003f48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003f4a:	b141      	cbz	r1, 8003f5e <__swsetup_r+0x4a>
 8003f4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003f50:	4299      	cmp	r1, r3
 8003f52:	d002      	beq.n	8003f5a <__swsetup_r+0x46>
 8003f54:	4628      	mov	r0, r5
 8003f56:	f000 f8cd 	bl	80040f4 <_free_r>
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f5e:	89a3      	ldrh	r3, [r4, #12]
 8003f60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003f64:	81a3      	strh	r3, [r4, #12]
 8003f66:	2300      	movs	r3, #0
 8003f68:	6063      	str	r3, [r4, #4]
 8003f6a:	6923      	ldr	r3, [r4, #16]
 8003f6c:	6023      	str	r3, [r4, #0]
 8003f6e:	89a3      	ldrh	r3, [r4, #12]
 8003f70:	f043 0308 	orr.w	r3, r3, #8
 8003f74:	81a3      	strh	r3, [r4, #12]
 8003f76:	6923      	ldr	r3, [r4, #16]
 8003f78:	b94b      	cbnz	r3, 8003f8e <__swsetup_r+0x7a>
 8003f7a:	89a3      	ldrh	r3, [r4, #12]
 8003f7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003f80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f84:	d003      	beq.n	8003f8e <__swsetup_r+0x7a>
 8003f86:	4621      	mov	r1, r4
 8003f88:	4628      	mov	r0, r5
 8003f8a:	f000 fcb5 	bl	80048f8 <__smakebuf_r>
 8003f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f92:	f013 0201 	ands.w	r2, r3, #1
 8003f96:	d00a      	beq.n	8003fae <__swsetup_r+0x9a>
 8003f98:	2200      	movs	r2, #0
 8003f9a:	60a2      	str	r2, [r4, #8]
 8003f9c:	6962      	ldr	r2, [r4, #20]
 8003f9e:	4252      	negs	r2, r2
 8003fa0:	61a2      	str	r2, [r4, #24]
 8003fa2:	6922      	ldr	r2, [r4, #16]
 8003fa4:	b942      	cbnz	r2, 8003fb8 <__swsetup_r+0xa4>
 8003fa6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003faa:	d1c5      	bne.n	8003f38 <__swsetup_r+0x24>
 8003fac:	bd38      	pop	{r3, r4, r5, pc}
 8003fae:	0799      	lsls	r1, r3, #30
 8003fb0:	bf58      	it	pl
 8003fb2:	6962      	ldrpl	r2, [r4, #20]
 8003fb4:	60a2      	str	r2, [r4, #8]
 8003fb6:	e7f4      	b.n	8003fa2 <__swsetup_r+0x8e>
 8003fb8:	2000      	movs	r0, #0
 8003fba:	e7f7      	b.n	8003fac <__swsetup_r+0x98>
 8003fbc:	20000178 	.word	0x20000178

08003fc0 <memset>:
 8003fc0:	4402      	add	r2, r0
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d100      	bne.n	8003fca <memset+0xa>
 8003fc8:	4770      	bx	lr
 8003fca:	f803 1b01 	strb.w	r1, [r3], #1
 8003fce:	e7f9      	b.n	8003fc4 <memset+0x4>

08003fd0 <_close_r>:
 8003fd0:	b538      	push	{r3, r4, r5, lr}
 8003fd2:	4d06      	ldr	r5, [pc, #24]	@ (8003fec <_close_r+0x1c>)
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	4604      	mov	r4, r0
 8003fd8:	4608      	mov	r0, r1
 8003fda:	602b      	str	r3, [r5, #0]
 8003fdc:	f7fd fce0 	bl	80019a0 <_close>
 8003fe0:	1c43      	adds	r3, r0, #1
 8003fe2:	d102      	bne.n	8003fea <_close_r+0x1a>
 8003fe4:	682b      	ldr	r3, [r5, #0]
 8003fe6:	b103      	cbz	r3, 8003fea <_close_r+0x1a>
 8003fe8:	6023      	str	r3, [r4, #0]
 8003fea:	bd38      	pop	{r3, r4, r5, pc}
 8003fec:	200004c8 	.word	0x200004c8

08003ff0 <_lseek_r>:
 8003ff0:	b538      	push	{r3, r4, r5, lr}
 8003ff2:	4d07      	ldr	r5, [pc, #28]	@ (8004010 <_lseek_r+0x20>)
 8003ff4:	4604      	mov	r4, r0
 8003ff6:	4608      	mov	r0, r1
 8003ff8:	4611      	mov	r1, r2
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	602a      	str	r2, [r5, #0]
 8003ffe:	461a      	mov	r2, r3
 8004000:	f7fd fcf5 	bl	80019ee <_lseek>
 8004004:	1c43      	adds	r3, r0, #1
 8004006:	d102      	bne.n	800400e <_lseek_r+0x1e>
 8004008:	682b      	ldr	r3, [r5, #0]
 800400a:	b103      	cbz	r3, 800400e <_lseek_r+0x1e>
 800400c:	6023      	str	r3, [r4, #0]
 800400e:	bd38      	pop	{r3, r4, r5, pc}
 8004010:	200004c8 	.word	0x200004c8

08004014 <_read_r>:
 8004014:	b538      	push	{r3, r4, r5, lr}
 8004016:	4d07      	ldr	r5, [pc, #28]	@ (8004034 <_read_r+0x20>)
 8004018:	4604      	mov	r4, r0
 800401a:	4608      	mov	r0, r1
 800401c:	4611      	mov	r1, r2
 800401e:	2200      	movs	r2, #0
 8004020:	602a      	str	r2, [r5, #0]
 8004022:	461a      	mov	r2, r3
 8004024:	f7fd fc72 	bl	800190c <_read>
 8004028:	1c43      	adds	r3, r0, #1
 800402a:	d102      	bne.n	8004032 <_read_r+0x1e>
 800402c:	682b      	ldr	r3, [r5, #0]
 800402e:	b103      	cbz	r3, 8004032 <_read_r+0x1e>
 8004030:	6023      	str	r3, [r4, #0]
 8004032:	bd38      	pop	{r3, r4, r5, pc}
 8004034:	200004c8 	.word	0x200004c8

08004038 <_sbrk_r>:
 8004038:	b538      	push	{r3, r4, r5, lr}
 800403a:	4d06      	ldr	r5, [pc, #24]	@ (8004054 <_sbrk_r+0x1c>)
 800403c:	2300      	movs	r3, #0
 800403e:	4604      	mov	r4, r0
 8004040:	4608      	mov	r0, r1
 8004042:	602b      	str	r3, [r5, #0]
 8004044:	f7fd fc80 	bl	8001948 <_sbrk>
 8004048:	1c43      	adds	r3, r0, #1
 800404a:	d102      	bne.n	8004052 <_sbrk_r+0x1a>
 800404c:	682b      	ldr	r3, [r5, #0]
 800404e:	b103      	cbz	r3, 8004052 <_sbrk_r+0x1a>
 8004050:	6023      	str	r3, [r4, #0]
 8004052:	bd38      	pop	{r3, r4, r5, pc}
 8004054:	200004c8 	.word	0x200004c8

08004058 <_write_r>:
 8004058:	b538      	push	{r3, r4, r5, lr}
 800405a:	4d07      	ldr	r5, [pc, #28]	@ (8004078 <_write_r+0x20>)
 800405c:	4604      	mov	r4, r0
 800405e:	4608      	mov	r0, r1
 8004060:	4611      	mov	r1, r2
 8004062:	2200      	movs	r2, #0
 8004064:	602a      	str	r2, [r5, #0]
 8004066:	461a      	mov	r2, r3
 8004068:	f7fd f909 	bl	800127e <_write>
 800406c:	1c43      	adds	r3, r0, #1
 800406e:	d102      	bne.n	8004076 <_write_r+0x1e>
 8004070:	682b      	ldr	r3, [r5, #0]
 8004072:	b103      	cbz	r3, 8004076 <_write_r+0x1e>
 8004074:	6023      	str	r3, [r4, #0]
 8004076:	bd38      	pop	{r3, r4, r5, pc}
 8004078:	200004c8 	.word	0x200004c8

0800407c <__errno>:
 800407c:	4b01      	ldr	r3, [pc, #4]	@ (8004084 <__errno+0x8>)
 800407e:	6818      	ldr	r0, [r3, #0]
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	20000178 	.word	0x20000178

08004088 <__libc_init_array>:
 8004088:	b570      	push	{r4, r5, r6, lr}
 800408a:	4d0d      	ldr	r5, [pc, #52]	@ (80040c0 <__libc_init_array+0x38>)
 800408c:	4c0d      	ldr	r4, [pc, #52]	@ (80040c4 <__libc_init_array+0x3c>)
 800408e:	1b64      	subs	r4, r4, r5
 8004090:	10a4      	asrs	r4, r4, #2
 8004092:	2600      	movs	r6, #0
 8004094:	42a6      	cmp	r6, r4
 8004096:	d109      	bne.n	80040ac <__libc_init_array+0x24>
 8004098:	4d0b      	ldr	r5, [pc, #44]	@ (80040c8 <__libc_init_array+0x40>)
 800409a:	4c0c      	ldr	r4, [pc, #48]	@ (80040cc <__libc_init_array+0x44>)
 800409c:	f000 fcda 	bl	8004a54 <_init>
 80040a0:	1b64      	subs	r4, r4, r5
 80040a2:	10a4      	asrs	r4, r4, #2
 80040a4:	2600      	movs	r6, #0
 80040a6:	42a6      	cmp	r6, r4
 80040a8:	d105      	bne.n	80040b6 <__libc_init_array+0x2e>
 80040aa:	bd70      	pop	{r4, r5, r6, pc}
 80040ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80040b0:	4798      	blx	r3
 80040b2:	3601      	adds	r6, #1
 80040b4:	e7ee      	b.n	8004094 <__libc_init_array+0xc>
 80040b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80040ba:	4798      	blx	r3
 80040bc:	3601      	adds	r6, #1
 80040be:	e7f2      	b.n	80040a6 <__libc_init_array+0x1e>
 80040c0:	08004b3c 	.word	0x08004b3c
 80040c4:	08004b3c 	.word	0x08004b3c
 80040c8:	08004b3c 	.word	0x08004b3c
 80040cc:	08004b40 	.word	0x08004b40

080040d0 <__retarget_lock_init_recursive>:
 80040d0:	4770      	bx	lr

080040d2 <__retarget_lock_acquire_recursive>:
 80040d2:	4770      	bx	lr

080040d4 <__retarget_lock_release_recursive>:
 80040d4:	4770      	bx	lr

080040d6 <memcpy>:
 80040d6:	440a      	add	r2, r1
 80040d8:	4291      	cmp	r1, r2
 80040da:	f100 33ff 	add.w	r3, r0, #4294967295
 80040de:	d100      	bne.n	80040e2 <memcpy+0xc>
 80040e0:	4770      	bx	lr
 80040e2:	b510      	push	{r4, lr}
 80040e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80040e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80040ec:	4291      	cmp	r1, r2
 80040ee:	d1f9      	bne.n	80040e4 <memcpy+0xe>
 80040f0:	bd10      	pop	{r4, pc}
	...

080040f4 <_free_r>:
 80040f4:	b538      	push	{r3, r4, r5, lr}
 80040f6:	4605      	mov	r5, r0
 80040f8:	2900      	cmp	r1, #0
 80040fa:	d041      	beq.n	8004180 <_free_r+0x8c>
 80040fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004100:	1f0c      	subs	r4, r1, #4
 8004102:	2b00      	cmp	r3, #0
 8004104:	bfb8      	it	lt
 8004106:	18e4      	addlt	r4, r4, r3
 8004108:	f7ff fd22 	bl	8003b50 <__malloc_lock>
 800410c:	4a1d      	ldr	r2, [pc, #116]	@ (8004184 <_free_r+0x90>)
 800410e:	6813      	ldr	r3, [r2, #0]
 8004110:	b933      	cbnz	r3, 8004120 <_free_r+0x2c>
 8004112:	6063      	str	r3, [r4, #4]
 8004114:	6014      	str	r4, [r2, #0]
 8004116:	4628      	mov	r0, r5
 8004118:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800411c:	f7ff bd1e 	b.w	8003b5c <__malloc_unlock>
 8004120:	42a3      	cmp	r3, r4
 8004122:	d908      	bls.n	8004136 <_free_r+0x42>
 8004124:	6820      	ldr	r0, [r4, #0]
 8004126:	1821      	adds	r1, r4, r0
 8004128:	428b      	cmp	r3, r1
 800412a:	bf01      	itttt	eq
 800412c:	6819      	ldreq	r1, [r3, #0]
 800412e:	685b      	ldreq	r3, [r3, #4]
 8004130:	1809      	addeq	r1, r1, r0
 8004132:	6021      	streq	r1, [r4, #0]
 8004134:	e7ed      	b.n	8004112 <_free_r+0x1e>
 8004136:	461a      	mov	r2, r3
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	b10b      	cbz	r3, 8004140 <_free_r+0x4c>
 800413c:	42a3      	cmp	r3, r4
 800413e:	d9fa      	bls.n	8004136 <_free_r+0x42>
 8004140:	6811      	ldr	r1, [r2, #0]
 8004142:	1850      	adds	r0, r2, r1
 8004144:	42a0      	cmp	r0, r4
 8004146:	d10b      	bne.n	8004160 <_free_r+0x6c>
 8004148:	6820      	ldr	r0, [r4, #0]
 800414a:	4401      	add	r1, r0
 800414c:	1850      	adds	r0, r2, r1
 800414e:	4283      	cmp	r3, r0
 8004150:	6011      	str	r1, [r2, #0]
 8004152:	d1e0      	bne.n	8004116 <_free_r+0x22>
 8004154:	6818      	ldr	r0, [r3, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	6053      	str	r3, [r2, #4]
 800415a:	4408      	add	r0, r1
 800415c:	6010      	str	r0, [r2, #0]
 800415e:	e7da      	b.n	8004116 <_free_r+0x22>
 8004160:	d902      	bls.n	8004168 <_free_r+0x74>
 8004162:	230c      	movs	r3, #12
 8004164:	602b      	str	r3, [r5, #0]
 8004166:	e7d6      	b.n	8004116 <_free_r+0x22>
 8004168:	6820      	ldr	r0, [r4, #0]
 800416a:	1821      	adds	r1, r4, r0
 800416c:	428b      	cmp	r3, r1
 800416e:	bf04      	itt	eq
 8004170:	6819      	ldreq	r1, [r3, #0]
 8004172:	685b      	ldreq	r3, [r3, #4]
 8004174:	6063      	str	r3, [r4, #4]
 8004176:	bf04      	itt	eq
 8004178:	1809      	addeq	r1, r1, r0
 800417a:	6021      	streq	r1, [r4, #0]
 800417c:	6054      	str	r4, [r2, #4]
 800417e:	e7ca      	b.n	8004116 <_free_r+0x22>
 8004180:	bd38      	pop	{r3, r4, r5, pc}
 8004182:	bf00      	nop
 8004184:	20000388 	.word	0x20000388

08004188 <__ssputs_r>:
 8004188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800418c:	688e      	ldr	r6, [r1, #8]
 800418e:	461f      	mov	r7, r3
 8004190:	42be      	cmp	r6, r7
 8004192:	680b      	ldr	r3, [r1, #0]
 8004194:	4682      	mov	sl, r0
 8004196:	460c      	mov	r4, r1
 8004198:	4690      	mov	r8, r2
 800419a:	d82d      	bhi.n	80041f8 <__ssputs_r+0x70>
 800419c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80041a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80041a4:	d026      	beq.n	80041f4 <__ssputs_r+0x6c>
 80041a6:	6965      	ldr	r5, [r4, #20]
 80041a8:	6909      	ldr	r1, [r1, #16]
 80041aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041ae:	eba3 0901 	sub.w	r9, r3, r1
 80041b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80041b6:	1c7b      	adds	r3, r7, #1
 80041b8:	444b      	add	r3, r9
 80041ba:	106d      	asrs	r5, r5, #1
 80041bc:	429d      	cmp	r5, r3
 80041be:	bf38      	it	cc
 80041c0:	461d      	movcc	r5, r3
 80041c2:	0553      	lsls	r3, r2, #21
 80041c4:	d527      	bpl.n	8004216 <__ssputs_r+0x8e>
 80041c6:	4629      	mov	r1, r5
 80041c8:	f7ff fc42 	bl	8003a50 <_malloc_r>
 80041cc:	4606      	mov	r6, r0
 80041ce:	b360      	cbz	r0, 800422a <__ssputs_r+0xa2>
 80041d0:	6921      	ldr	r1, [r4, #16]
 80041d2:	464a      	mov	r2, r9
 80041d4:	f7ff ff7f 	bl	80040d6 <memcpy>
 80041d8:	89a3      	ldrh	r3, [r4, #12]
 80041da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80041de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041e2:	81a3      	strh	r3, [r4, #12]
 80041e4:	6126      	str	r6, [r4, #16]
 80041e6:	6165      	str	r5, [r4, #20]
 80041e8:	444e      	add	r6, r9
 80041ea:	eba5 0509 	sub.w	r5, r5, r9
 80041ee:	6026      	str	r6, [r4, #0]
 80041f0:	60a5      	str	r5, [r4, #8]
 80041f2:	463e      	mov	r6, r7
 80041f4:	42be      	cmp	r6, r7
 80041f6:	d900      	bls.n	80041fa <__ssputs_r+0x72>
 80041f8:	463e      	mov	r6, r7
 80041fa:	6820      	ldr	r0, [r4, #0]
 80041fc:	4632      	mov	r2, r6
 80041fe:	4641      	mov	r1, r8
 8004200:	f000 fbb6 	bl	8004970 <memmove>
 8004204:	68a3      	ldr	r3, [r4, #8]
 8004206:	1b9b      	subs	r3, r3, r6
 8004208:	60a3      	str	r3, [r4, #8]
 800420a:	6823      	ldr	r3, [r4, #0]
 800420c:	4433      	add	r3, r6
 800420e:	6023      	str	r3, [r4, #0]
 8004210:	2000      	movs	r0, #0
 8004212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004216:	462a      	mov	r2, r5
 8004218:	f000 fbe6 	bl	80049e8 <_realloc_r>
 800421c:	4606      	mov	r6, r0
 800421e:	2800      	cmp	r0, #0
 8004220:	d1e0      	bne.n	80041e4 <__ssputs_r+0x5c>
 8004222:	6921      	ldr	r1, [r4, #16]
 8004224:	4650      	mov	r0, sl
 8004226:	f7ff ff65 	bl	80040f4 <_free_r>
 800422a:	230c      	movs	r3, #12
 800422c:	f8ca 3000 	str.w	r3, [sl]
 8004230:	89a3      	ldrh	r3, [r4, #12]
 8004232:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004236:	81a3      	strh	r3, [r4, #12]
 8004238:	f04f 30ff 	mov.w	r0, #4294967295
 800423c:	e7e9      	b.n	8004212 <__ssputs_r+0x8a>
	...

08004240 <_svfiprintf_r>:
 8004240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004244:	4698      	mov	r8, r3
 8004246:	898b      	ldrh	r3, [r1, #12]
 8004248:	061b      	lsls	r3, r3, #24
 800424a:	b09d      	sub	sp, #116	@ 0x74
 800424c:	4607      	mov	r7, r0
 800424e:	460d      	mov	r5, r1
 8004250:	4614      	mov	r4, r2
 8004252:	d510      	bpl.n	8004276 <_svfiprintf_r+0x36>
 8004254:	690b      	ldr	r3, [r1, #16]
 8004256:	b973      	cbnz	r3, 8004276 <_svfiprintf_r+0x36>
 8004258:	2140      	movs	r1, #64	@ 0x40
 800425a:	f7ff fbf9 	bl	8003a50 <_malloc_r>
 800425e:	6028      	str	r0, [r5, #0]
 8004260:	6128      	str	r0, [r5, #16]
 8004262:	b930      	cbnz	r0, 8004272 <_svfiprintf_r+0x32>
 8004264:	230c      	movs	r3, #12
 8004266:	603b      	str	r3, [r7, #0]
 8004268:	f04f 30ff 	mov.w	r0, #4294967295
 800426c:	b01d      	add	sp, #116	@ 0x74
 800426e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004272:	2340      	movs	r3, #64	@ 0x40
 8004274:	616b      	str	r3, [r5, #20]
 8004276:	2300      	movs	r3, #0
 8004278:	9309      	str	r3, [sp, #36]	@ 0x24
 800427a:	2320      	movs	r3, #32
 800427c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004280:	f8cd 800c 	str.w	r8, [sp, #12]
 8004284:	2330      	movs	r3, #48	@ 0x30
 8004286:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004424 <_svfiprintf_r+0x1e4>
 800428a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800428e:	f04f 0901 	mov.w	r9, #1
 8004292:	4623      	mov	r3, r4
 8004294:	469a      	mov	sl, r3
 8004296:	f813 2b01 	ldrb.w	r2, [r3], #1
 800429a:	b10a      	cbz	r2, 80042a0 <_svfiprintf_r+0x60>
 800429c:	2a25      	cmp	r2, #37	@ 0x25
 800429e:	d1f9      	bne.n	8004294 <_svfiprintf_r+0x54>
 80042a0:	ebba 0b04 	subs.w	fp, sl, r4
 80042a4:	d00b      	beq.n	80042be <_svfiprintf_r+0x7e>
 80042a6:	465b      	mov	r3, fp
 80042a8:	4622      	mov	r2, r4
 80042aa:	4629      	mov	r1, r5
 80042ac:	4638      	mov	r0, r7
 80042ae:	f7ff ff6b 	bl	8004188 <__ssputs_r>
 80042b2:	3001      	adds	r0, #1
 80042b4:	f000 80a7 	beq.w	8004406 <_svfiprintf_r+0x1c6>
 80042b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042ba:	445a      	add	r2, fp
 80042bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80042be:	f89a 3000 	ldrb.w	r3, [sl]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f000 809f 	beq.w	8004406 <_svfiprintf_r+0x1c6>
 80042c8:	2300      	movs	r3, #0
 80042ca:	f04f 32ff 	mov.w	r2, #4294967295
 80042ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80042d2:	f10a 0a01 	add.w	sl, sl, #1
 80042d6:	9304      	str	r3, [sp, #16]
 80042d8:	9307      	str	r3, [sp, #28]
 80042da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80042de:	931a      	str	r3, [sp, #104]	@ 0x68
 80042e0:	4654      	mov	r4, sl
 80042e2:	2205      	movs	r2, #5
 80042e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042e8:	484e      	ldr	r0, [pc, #312]	@ (8004424 <_svfiprintf_r+0x1e4>)
 80042ea:	f7fb ff71 	bl	80001d0 <memchr>
 80042ee:	9a04      	ldr	r2, [sp, #16]
 80042f0:	b9d8      	cbnz	r0, 800432a <_svfiprintf_r+0xea>
 80042f2:	06d0      	lsls	r0, r2, #27
 80042f4:	bf44      	itt	mi
 80042f6:	2320      	movmi	r3, #32
 80042f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80042fc:	0711      	lsls	r1, r2, #28
 80042fe:	bf44      	itt	mi
 8004300:	232b      	movmi	r3, #43	@ 0x2b
 8004302:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004306:	f89a 3000 	ldrb.w	r3, [sl]
 800430a:	2b2a      	cmp	r3, #42	@ 0x2a
 800430c:	d015      	beq.n	800433a <_svfiprintf_r+0xfa>
 800430e:	9a07      	ldr	r2, [sp, #28]
 8004310:	4654      	mov	r4, sl
 8004312:	2000      	movs	r0, #0
 8004314:	f04f 0c0a 	mov.w	ip, #10
 8004318:	4621      	mov	r1, r4
 800431a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800431e:	3b30      	subs	r3, #48	@ 0x30
 8004320:	2b09      	cmp	r3, #9
 8004322:	d94b      	bls.n	80043bc <_svfiprintf_r+0x17c>
 8004324:	b1b0      	cbz	r0, 8004354 <_svfiprintf_r+0x114>
 8004326:	9207      	str	r2, [sp, #28]
 8004328:	e014      	b.n	8004354 <_svfiprintf_r+0x114>
 800432a:	eba0 0308 	sub.w	r3, r0, r8
 800432e:	fa09 f303 	lsl.w	r3, r9, r3
 8004332:	4313      	orrs	r3, r2
 8004334:	9304      	str	r3, [sp, #16]
 8004336:	46a2      	mov	sl, r4
 8004338:	e7d2      	b.n	80042e0 <_svfiprintf_r+0xa0>
 800433a:	9b03      	ldr	r3, [sp, #12]
 800433c:	1d19      	adds	r1, r3, #4
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	9103      	str	r1, [sp, #12]
 8004342:	2b00      	cmp	r3, #0
 8004344:	bfbb      	ittet	lt
 8004346:	425b      	neglt	r3, r3
 8004348:	f042 0202 	orrlt.w	r2, r2, #2
 800434c:	9307      	strge	r3, [sp, #28]
 800434e:	9307      	strlt	r3, [sp, #28]
 8004350:	bfb8      	it	lt
 8004352:	9204      	strlt	r2, [sp, #16]
 8004354:	7823      	ldrb	r3, [r4, #0]
 8004356:	2b2e      	cmp	r3, #46	@ 0x2e
 8004358:	d10a      	bne.n	8004370 <_svfiprintf_r+0x130>
 800435a:	7863      	ldrb	r3, [r4, #1]
 800435c:	2b2a      	cmp	r3, #42	@ 0x2a
 800435e:	d132      	bne.n	80043c6 <_svfiprintf_r+0x186>
 8004360:	9b03      	ldr	r3, [sp, #12]
 8004362:	1d1a      	adds	r2, r3, #4
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	9203      	str	r2, [sp, #12]
 8004368:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800436c:	3402      	adds	r4, #2
 800436e:	9305      	str	r3, [sp, #20]
 8004370:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004434 <_svfiprintf_r+0x1f4>
 8004374:	7821      	ldrb	r1, [r4, #0]
 8004376:	2203      	movs	r2, #3
 8004378:	4650      	mov	r0, sl
 800437a:	f7fb ff29 	bl	80001d0 <memchr>
 800437e:	b138      	cbz	r0, 8004390 <_svfiprintf_r+0x150>
 8004380:	9b04      	ldr	r3, [sp, #16]
 8004382:	eba0 000a 	sub.w	r0, r0, sl
 8004386:	2240      	movs	r2, #64	@ 0x40
 8004388:	4082      	lsls	r2, r0
 800438a:	4313      	orrs	r3, r2
 800438c:	3401      	adds	r4, #1
 800438e:	9304      	str	r3, [sp, #16]
 8004390:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004394:	4824      	ldr	r0, [pc, #144]	@ (8004428 <_svfiprintf_r+0x1e8>)
 8004396:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800439a:	2206      	movs	r2, #6
 800439c:	f7fb ff18 	bl	80001d0 <memchr>
 80043a0:	2800      	cmp	r0, #0
 80043a2:	d036      	beq.n	8004412 <_svfiprintf_r+0x1d2>
 80043a4:	4b21      	ldr	r3, [pc, #132]	@ (800442c <_svfiprintf_r+0x1ec>)
 80043a6:	bb1b      	cbnz	r3, 80043f0 <_svfiprintf_r+0x1b0>
 80043a8:	9b03      	ldr	r3, [sp, #12]
 80043aa:	3307      	adds	r3, #7
 80043ac:	f023 0307 	bic.w	r3, r3, #7
 80043b0:	3308      	adds	r3, #8
 80043b2:	9303      	str	r3, [sp, #12]
 80043b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043b6:	4433      	add	r3, r6
 80043b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80043ba:	e76a      	b.n	8004292 <_svfiprintf_r+0x52>
 80043bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80043c0:	460c      	mov	r4, r1
 80043c2:	2001      	movs	r0, #1
 80043c4:	e7a8      	b.n	8004318 <_svfiprintf_r+0xd8>
 80043c6:	2300      	movs	r3, #0
 80043c8:	3401      	adds	r4, #1
 80043ca:	9305      	str	r3, [sp, #20]
 80043cc:	4619      	mov	r1, r3
 80043ce:	f04f 0c0a 	mov.w	ip, #10
 80043d2:	4620      	mov	r0, r4
 80043d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80043d8:	3a30      	subs	r2, #48	@ 0x30
 80043da:	2a09      	cmp	r2, #9
 80043dc:	d903      	bls.n	80043e6 <_svfiprintf_r+0x1a6>
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d0c6      	beq.n	8004370 <_svfiprintf_r+0x130>
 80043e2:	9105      	str	r1, [sp, #20]
 80043e4:	e7c4      	b.n	8004370 <_svfiprintf_r+0x130>
 80043e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80043ea:	4604      	mov	r4, r0
 80043ec:	2301      	movs	r3, #1
 80043ee:	e7f0      	b.n	80043d2 <_svfiprintf_r+0x192>
 80043f0:	ab03      	add	r3, sp, #12
 80043f2:	9300      	str	r3, [sp, #0]
 80043f4:	462a      	mov	r2, r5
 80043f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004430 <_svfiprintf_r+0x1f0>)
 80043f8:	a904      	add	r1, sp, #16
 80043fa:	4638      	mov	r0, r7
 80043fc:	f3af 8000 	nop.w
 8004400:	1c42      	adds	r2, r0, #1
 8004402:	4606      	mov	r6, r0
 8004404:	d1d6      	bne.n	80043b4 <_svfiprintf_r+0x174>
 8004406:	89ab      	ldrh	r3, [r5, #12]
 8004408:	065b      	lsls	r3, r3, #25
 800440a:	f53f af2d 	bmi.w	8004268 <_svfiprintf_r+0x28>
 800440e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004410:	e72c      	b.n	800426c <_svfiprintf_r+0x2c>
 8004412:	ab03      	add	r3, sp, #12
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	462a      	mov	r2, r5
 8004418:	4b05      	ldr	r3, [pc, #20]	@ (8004430 <_svfiprintf_r+0x1f0>)
 800441a:	a904      	add	r1, sp, #16
 800441c:	4638      	mov	r0, r7
 800441e:	f000 f879 	bl	8004514 <_printf_i>
 8004422:	e7ed      	b.n	8004400 <_svfiprintf_r+0x1c0>
 8004424:	08004b00 	.word	0x08004b00
 8004428:	08004b0a 	.word	0x08004b0a
 800442c:	00000000 	.word	0x00000000
 8004430:	08004189 	.word	0x08004189
 8004434:	08004b06 	.word	0x08004b06

08004438 <_printf_common>:
 8004438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800443c:	4616      	mov	r6, r2
 800443e:	4698      	mov	r8, r3
 8004440:	688a      	ldr	r2, [r1, #8]
 8004442:	690b      	ldr	r3, [r1, #16]
 8004444:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004448:	4293      	cmp	r3, r2
 800444a:	bfb8      	it	lt
 800444c:	4613      	movlt	r3, r2
 800444e:	6033      	str	r3, [r6, #0]
 8004450:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004454:	4607      	mov	r7, r0
 8004456:	460c      	mov	r4, r1
 8004458:	b10a      	cbz	r2, 800445e <_printf_common+0x26>
 800445a:	3301      	adds	r3, #1
 800445c:	6033      	str	r3, [r6, #0]
 800445e:	6823      	ldr	r3, [r4, #0]
 8004460:	0699      	lsls	r1, r3, #26
 8004462:	bf42      	ittt	mi
 8004464:	6833      	ldrmi	r3, [r6, #0]
 8004466:	3302      	addmi	r3, #2
 8004468:	6033      	strmi	r3, [r6, #0]
 800446a:	6825      	ldr	r5, [r4, #0]
 800446c:	f015 0506 	ands.w	r5, r5, #6
 8004470:	d106      	bne.n	8004480 <_printf_common+0x48>
 8004472:	f104 0a19 	add.w	sl, r4, #25
 8004476:	68e3      	ldr	r3, [r4, #12]
 8004478:	6832      	ldr	r2, [r6, #0]
 800447a:	1a9b      	subs	r3, r3, r2
 800447c:	42ab      	cmp	r3, r5
 800447e:	dc26      	bgt.n	80044ce <_printf_common+0x96>
 8004480:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004484:	6822      	ldr	r2, [r4, #0]
 8004486:	3b00      	subs	r3, #0
 8004488:	bf18      	it	ne
 800448a:	2301      	movne	r3, #1
 800448c:	0692      	lsls	r2, r2, #26
 800448e:	d42b      	bmi.n	80044e8 <_printf_common+0xb0>
 8004490:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004494:	4641      	mov	r1, r8
 8004496:	4638      	mov	r0, r7
 8004498:	47c8      	blx	r9
 800449a:	3001      	adds	r0, #1
 800449c:	d01e      	beq.n	80044dc <_printf_common+0xa4>
 800449e:	6823      	ldr	r3, [r4, #0]
 80044a0:	6922      	ldr	r2, [r4, #16]
 80044a2:	f003 0306 	and.w	r3, r3, #6
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	bf02      	ittt	eq
 80044aa:	68e5      	ldreq	r5, [r4, #12]
 80044ac:	6833      	ldreq	r3, [r6, #0]
 80044ae:	1aed      	subeq	r5, r5, r3
 80044b0:	68a3      	ldr	r3, [r4, #8]
 80044b2:	bf0c      	ite	eq
 80044b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044b8:	2500      	movne	r5, #0
 80044ba:	4293      	cmp	r3, r2
 80044bc:	bfc4      	itt	gt
 80044be:	1a9b      	subgt	r3, r3, r2
 80044c0:	18ed      	addgt	r5, r5, r3
 80044c2:	2600      	movs	r6, #0
 80044c4:	341a      	adds	r4, #26
 80044c6:	42b5      	cmp	r5, r6
 80044c8:	d11a      	bne.n	8004500 <_printf_common+0xc8>
 80044ca:	2000      	movs	r0, #0
 80044cc:	e008      	b.n	80044e0 <_printf_common+0xa8>
 80044ce:	2301      	movs	r3, #1
 80044d0:	4652      	mov	r2, sl
 80044d2:	4641      	mov	r1, r8
 80044d4:	4638      	mov	r0, r7
 80044d6:	47c8      	blx	r9
 80044d8:	3001      	adds	r0, #1
 80044da:	d103      	bne.n	80044e4 <_printf_common+0xac>
 80044dc:	f04f 30ff 	mov.w	r0, #4294967295
 80044e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044e4:	3501      	adds	r5, #1
 80044e6:	e7c6      	b.n	8004476 <_printf_common+0x3e>
 80044e8:	18e1      	adds	r1, r4, r3
 80044ea:	1c5a      	adds	r2, r3, #1
 80044ec:	2030      	movs	r0, #48	@ 0x30
 80044ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80044f2:	4422      	add	r2, r4
 80044f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80044f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80044fc:	3302      	adds	r3, #2
 80044fe:	e7c7      	b.n	8004490 <_printf_common+0x58>
 8004500:	2301      	movs	r3, #1
 8004502:	4622      	mov	r2, r4
 8004504:	4641      	mov	r1, r8
 8004506:	4638      	mov	r0, r7
 8004508:	47c8      	blx	r9
 800450a:	3001      	adds	r0, #1
 800450c:	d0e6      	beq.n	80044dc <_printf_common+0xa4>
 800450e:	3601      	adds	r6, #1
 8004510:	e7d9      	b.n	80044c6 <_printf_common+0x8e>
	...

08004514 <_printf_i>:
 8004514:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004518:	7e0f      	ldrb	r7, [r1, #24]
 800451a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800451c:	2f78      	cmp	r7, #120	@ 0x78
 800451e:	4691      	mov	r9, r2
 8004520:	4680      	mov	r8, r0
 8004522:	460c      	mov	r4, r1
 8004524:	469a      	mov	sl, r3
 8004526:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800452a:	d807      	bhi.n	800453c <_printf_i+0x28>
 800452c:	2f62      	cmp	r7, #98	@ 0x62
 800452e:	d80a      	bhi.n	8004546 <_printf_i+0x32>
 8004530:	2f00      	cmp	r7, #0
 8004532:	f000 80d2 	beq.w	80046da <_printf_i+0x1c6>
 8004536:	2f58      	cmp	r7, #88	@ 0x58
 8004538:	f000 80b9 	beq.w	80046ae <_printf_i+0x19a>
 800453c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004540:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004544:	e03a      	b.n	80045bc <_printf_i+0xa8>
 8004546:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800454a:	2b15      	cmp	r3, #21
 800454c:	d8f6      	bhi.n	800453c <_printf_i+0x28>
 800454e:	a101      	add	r1, pc, #4	@ (adr r1, 8004554 <_printf_i+0x40>)
 8004550:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004554:	080045ad 	.word	0x080045ad
 8004558:	080045c1 	.word	0x080045c1
 800455c:	0800453d 	.word	0x0800453d
 8004560:	0800453d 	.word	0x0800453d
 8004564:	0800453d 	.word	0x0800453d
 8004568:	0800453d 	.word	0x0800453d
 800456c:	080045c1 	.word	0x080045c1
 8004570:	0800453d 	.word	0x0800453d
 8004574:	0800453d 	.word	0x0800453d
 8004578:	0800453d 	.word	0x0800453d
 800457c:	0800453d 	.word	0x0800453d
 8004580:	080046c1 	.word	0x080046c1
 8004584:	080045eb 	.word	0x080045eb
 8004588:	0800467b 	.word	0x0800467b
 800458c:	0800453d 	.word	0x0800453d
 8004590:	0800453d 	.word	0x0800453d
 8004594:	080046e3 	.word	0x080046e3
 8004598:	0800453d 	.word	0x0800453d
 800459c:	080045eb 	.word	0x080045eb
 80045a0:	0800453d 	.word	0x0800453d
 80045a4:	0800453d 	.word	0x0800453d
 80045a8:	08004683 	.word	0x08004683
 80045ac:	6833      	ldr	r3, [r6, #0]
 80045ae:	1d1a      	adds	r2, r3, #4
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6032      	str	r2, [r6, #0]
 80045b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80045b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80045bc:	2301      	movs	r3, #1
 80045be:	e09d      	b.n	80046fc <_printf_i+0x1e8>
 80045c0:	6833      	ldr	r3, [r6, #0]
 80045c2:	6820      	ldr	r0, [r4, #0]
 80045c4:	1d19      	adds	r1, r3, #4
 80045c6:	6031      	str	r1, [r6, #0]
 80045c8:	0606      	lsls	r6, r0, #24
 80045ca:	d501      	bpl.n	80045d0 <_printf_i+0xbc>
 80045cc:	681d      	ldr	r5, [r3, #0]
 80045ce:	e003      	b.n	80045d8 <_printf_i+0xc4>
 80045d0:	0645      	lsls	r5, r0, #25
 80045d2:	d5fb      	bpl.n	80045cc <_printf_i+0xb8>
 80045d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80045d8:	2d00      	cmp	r5, #0
 80045da:	da03      	bge.n	80045e4 <_printf_i+0xd0>
 80045dc:	232d      	movs	r3, #45	@ 0x2d
 80045de:	426d      	negs	r5, r5
 80045e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045e4:	4859      	ldr	r0, [pc, #356]	@ (800474c <_printf_i+0x238>)
 80045e6:	230a      	movs	r3, #10
 80045e8:	e011      	b.n	800460e <_printf_i+0xfa>
 80045ea:	6821      	ldr	r1, [r4, #0]
 80045ec:	6833      	ldr	r3, [r6, #0]
 80045ee:	0608      	lsls	r0, r1, #24
 80045f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80045f4:	d402      	bmi.n	80045fc <_printf_i+0xe8>
 80045f6:	0649      	lsls	r1, r1, #25
 80045f8:	bf48      	it	mi
 80045fa:	b2ad      	uxthmi	r5, r5
 80045fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80045fe:	4853      	ldr	r0, [pc, #332]	@ (800474c <_printf_i+0x238>)
 8004600:	6033      	str	r3, [r6, #0]
 8004602:	bf14      	ite	ne
 8004604:	230a      	movne	r3, #10
 8004606:	2308      	moveq	r3, #8
 8004608:	2100      	movs	r1, #0
 800460a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800460e:	6866      	ldr	r6, [r4, #4]
 8004610:	60a6      	str	r6, [r4, #8]
 8004612:	2e00      	cmp	r6, #0
 8004614:	bfa2      	ittt	ge
 8004616:	6821      	ldrge	r1, [r4, #0]
 8004618:	f021 0104 	bicge.w	r1, r1, #4
 800461c:	6021      	strge	r1, [r4, #0]
 800461e:	b90d      	cbnz	r5, 8004624 <_printf_i+0x110>
 8004620:	2e00      	cmp	r6, #0
 8004622:	d04b      	beq.n	80046bc <_printf_i+0x1a8>
 8004624:	4616      	mov	r6, r2
 8004626:	fbb5 f1f3 	udiv	r1, r5, r3
 800462a:	fb03 5711 	mls	r7, r3, r1, r5
 800462e:	5dc7      	ldrb	r7, [r0, r7]
 8004630:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004634:	462f      	mov	r7, r5
 8004636:	42bb      	cmp	r3, r7
 8004638:	460d      	mov	r5, r1
 800463a:	d9f4      	bls.n	8004626 <_printf_i+0x112>
 800463c:	2b08      	cmp	r3, #8
 800463e:	d10b      	bne.n	8004658 <_printf_i+0x144>
 8004640:	6823      	ldr	r3, [r4, #0]
 8004642:	07df      	lsls	r7, r3, #31
 8004644:	d508      	bpl.n	8004658 <_printf_i+0x144>
 8004646:	6923      	ldr	r3, [r4, #16]
 8004648:	6861      	ldr	r1, [r4, #4]
 800464a:	4299      	cmp	r1, r3
 800464c:	bfde      	ittt	le
 800464e:	2330      	movle	r3, #48	@ 0x30
 8004650:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004654:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004658:	1b92      	subs	r2, r2, r6
 800465a:	6122      	str	r2, [r4, #16]
 800465c:	f8cd a000 	str.w	sl, [sp]
 8004660:	464b      	mov	r3, r9
 8004662:	aa03      	add	r2, sp, #12
 8004664:	4621      	mov	r1, r4
 8004666:	4640      	mov	r0, r8
 8004668:	f7ff fee6 	bl	8004438 <_printf_common>
 800466c:	3001      	adds	r0, #1
 800466e:	d14a      	bne.n	8004706 <_printf_i+0x1f2>
 8004670:	f04f 30ff 	mov.w	r0, #4294967295
 8004674:	b004      	add	sp, #16
 8004676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800467a:	6823      	ldr	r3, [r4, #0]
 800467c:	f043 0320 	orr.w	r3, r3, #32
 8004680:	6023      	str	r3, [r4, #0]
 8004682:	4833      	ldr	r0, [pc, #204]	@ (8004750 <_printf_i+0x23c>)
 8004684:	2778      	movs	r7, #120	@ 0x78
 8004686:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800468a:	6823      	ldr	r3, [r4, #0]
 800468c:	6831      	ldr	r1, [r6, #0]
 800468e:	061f      	lsls	r7, r3, #24
 8004690:	f851 5b04 	ldr.w	r5, [r1], #4
 8004694:	d402      	bmi.n	800469c <_printf_i+0x188>
 8004696:	065f      	lsls	r7, r3, #25
 8004698:	bf48      	it	mi
 800469a:	b2ad      	uxthmi	r5, r5
 800469c:	6031      	str	r1, [r6, #0]
 800469e:	07d9      	lsls	r1, r3, #31
 80046a0:	bf44      	itt	mi
 80046a2:	f043 0320 	orrmi.w	r3, r3, #32
 80046a6:	6023      	strmi	r3, [r4, #0]
 80046a8:	b11d      	cbz	r5, 80046b2 <_printf_i+0x19e>
 80046aa:	2310      	movs	r3, #16
 80046ac:	e7ac      	b.n	8004608 <_printf_i+0xf4>
 80046ae:	4827      	ldr	r0, [pc, #156]	@ (800474c <_printf_i+0x238>)
 80046b0:	e7e9      	b.n	8004686 <_printf_i+0x172>
 80046b2:	6823      	ldr	r3, [r4, #0]
 80046b4:	f023 0320 	bic.w	r3, r3, #32
 80046b8:	6023      	str	r3, [r4, #0]
 80046ba:	e7f6      	b.n	80046aa <_printf_i+0x196>
 80046bc:	4616      	mov	r6, r2
 80046be:	e7bd      	b.n	800463c <_printf_i+0x128>
 80046c0:	6833      	ldr	r3, [r6, #0]
 80046c2:	6825      	ldr	r5, [r4, #0]
 80046c4:	6961      	ldr	r1, [r4, #20]
 80046c6:	1d18      	adds	r0, r3, #4
 80046c8:	6030      	str	r0, [r6, #0]
 80046ca:	062e      	lsls	r6, r5, #24
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	d501      	bpl.n	80046d4 <_printf_i+0x1c0>
 80046d0:	6019      	str	r1, [r3, #0]
 80046d2:	e002      	b.n	80046da <_printf_i+0x1c6>
 80046d4:	0668      	lsls	r0, r5, #25
 80046d6:	d5fb      	bpl.n	80046d0 <_printf_i+0x1bc>
 80046d8:	8019      	strh	r1, [r3, #0]
 80046da:	2300      	movs	r3, #0
 80046dc:	6123      	str	r3, [r4, #16]
 80046de:	4616      	mov	r6, r2
 80046e0:	e7bc      	b.n	800465c <_printf_i+0x148>
 80046e2:	6833      	ldr	r3, [r6, #0]
 80046e4:	1d1a      	adds	r2, r3, #4
 80046e6:	6032      	str	r2, [r6, #0]
 80046e8:	681e      	ldr	r6, [r3, #0]
 80046ea:	6862      	ldr	r2, [r4, #4]
 80046ec:	2100      	movs	r1, #0
 80046ee:	4630      	mov	r0, r6
 80046f0:	f7fb fd6e 	bl	80001d0 <memchr>
 80046f4:	b108      	cbz	r0, 80046fa <_printf_i+0x1e6>
 80046f6:	1b80      	subs	r0, r0, r6
 80046f8:	6060      	str	r0, [r4, #4]
 80046fa:	6863      	ldr	r3, [r4, #4]
 80046fc:	6123      	str	r3, [r4, #16]
 80046fe:	2300      	movs	r3, #0
 8004700:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004704:	e7aa      	b.n	800465c <_printf_i+0x148>
 8004706:	6923      	ldr	r3, [r4, #16]
 8004708:	4632      	mov	r2, r6
 800470a:	4649      	mov	r1, r9
 800470c:	4640      	mov	r0, r8
 800470e:	47d0      	blx	sl
 8004710:	3001      	adds	r0, #1
 8004712:	d0ad      	beq.n	8004670 <_printf_i+0x15c>
 8004714:	6823      	ldr	r3, [r4, #0]
 8004716:	079b      	lsls	r3, r3, #30
 8004718:	d413      	bmi.n	8004742 <_printf_i+0x22e>
 800471a:	68e0      	ldr	r0, [r4, #12]
 800471c:	9b03      	ldr	r3, [sp, #12]
 800471e:	4298      	cmp	r0, r3
 8004720:	bfb8      	it	lt
 8004722:	4618      	movlt	r0, r3
 8004724:	e7a6      	b.n	8004674 <_printf_i+0x160>
 8004726:	2301      	movs	r3, #1
 8004728:	4632      	mov	r2, r6
 800472a:	4649      	mov	r1, r9
 800472c:	4640      	mov	r0, r8
 800472e:	47d0      	blx	sl
 8004730:	3001      	adds	r0, #1
 8004732:	d09d      	beq.n	8004670 <_printf_i+0x15c>
 8004734:	3501      	adds	r5, #1
 8004736:	68e3      	ldr	r3, [r4, #12]
 8004738:	9903      	ldr	r1, [sp, #12]
 800473a:	1a5b      	subs	r3, r3, r1
 800473c:	42ab      	cmp	r3, r5
 800473e:	dcf2      	bgt.n	8004726 <_printf_i+0x212>
 8004740:	e7eb      	b.n	800471a <_printf_i+0x206>
 8004742:	2500      	movs	r5, #0
 8004744:	f104 0619 	add.w	r6, r4, #25
 8004748:	e7f5      	b.n	8004736 <_printf_i+0x222>
 800474a:	bf00      	nop
 800474c:	08004b11 	.word	0x08004b11
 8004750:	08004b22 	.word	0x08004b22

08004754 <__sflush_r>:
 8004754:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800475c:	0716      	lsls	r6, r2, #28
 800475e:	4605      	mov	r5, r0
 8004760:	460c      	mov	r4, r1
 8004762:	d454      	bmi.n	800480e <__sflush_r+0xba>
 8004764:	684b      	ldr	r3, [r1, #4]
 8004766:	2b00      	cmp	r3, #0
 8004768:	dc02      	bgt.n	8004770 <__sflush_r+0x1c>
 800476a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	dd48      	ble.n	8004802 <__sflush_r+0xae>
 8004770:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004772:	2e00      	cmp	r6, #0
 8004774:	d045      	beq.n	8004802 <__sflush_r+0xae>
 8004776:	2300      	movs	r3, #0
 8004778:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800477c:	682f      	ldr	r7, [r5, #0]
 800477e:	6a21      	ldr	r1, [r4, #32]
 8004780:	602b      	str	r3, [r5, #0]
 8004782:	d030      	beq.n	80047e6 <__sflush_r+0x92>
 8004784:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004786:	89a3      	ldrh	r3, [r4, #12]
 8004788:	0759      	lsls	r1, r3, #29
 800478a:	d505      	bpl.n	8004798 <__sflush_r+0x44>
 800478c:	6863      	ldr	r3, [r4, #4]
 800478e:	1ad2      	subs	r2, r2, r3
 8004790:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004792:	b10b      	cbz	r3, 8004798 <__sflush_r+0x44>
 8004794:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004796:	1ad2      	subs	r2, r2, r3
 8004798:	2300      	movs	r3, #0
 800479a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800479c:	6a21      	ldr	r1, [r4, #32]
 800479e:	4628      	mov	r0, r5
 80047a0:	47b0      	blx	r6
 80047a2:	1c43      	adds	r3, r0, #1
 80047a4:	89a3      	ldrh	r3, [r4, #12]
 80047a6:	d106      	bne.n	80047b6 <__sflush_r+0x62>
 80047a8:	6829      	ldr	r1, [r5, #0]
 80047aa:	291d      	cmp	r1, #29
 80047ac:	d82b      	bhi.n	8004806 <__sflush_r+0xb2>
 80047ae:	4a2a      	ldr	r2, [pc, #168]	@ (8004858 <__sflush_r+0x104>)
 80047b0:	410a      	asrs	r2, r1
 80047b2:	07d6      	lsls	r6, r2, #31
 80047b4:	d427      	bmi.n	8004806 <__sflush_r+0xb2>
 80047b6:	2200      	movs	r2, #0
 80047b8:	6062      	str	r2, [r4, #4]
 80047ba:	04d9      	lsls	r1, r3, #19
 80047bc:	6922      	ldr	r2, [r4, #16]
 80047be:	6022      	str	r2, [r4, #0]
 80047c0:	d504      	bpl.n	80047cc <__sflush_r+0x78>
 80047c2:	1c42      	adds	r2, r0, #1
 80047c4:	d101      	bne.n	80047ca <__sflush_r+0x76>
 80047c6:	682b      	ldr	r3, [r5, #0]
 80047c8:	b903      	cbnz	r3, 80047cc <__sflush_r+0x78>
 80047ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80047cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047ce:	602f      	str	r7, [r5, #0]
 80047d0:	b1b9      	cbz	r1, 8004802 <__sflush_r+0xae>
 80047d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80047d6:	4299      	cmp	r1, r3
 80047d8:	d002      	beq.n	80047e0 <__sflush_r+0x8c>
 80047da:	4628      	mov	r0, r5
 80047dc:	f7ff fc8a 	bl	80040f4 <_free_r>
 80047e0:	2300      	movs	r3, #0
 80047e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80047e4:	e00d      	b.n	8004802 <__sflush_r+0xae>
 80047e6:	2301      	movs	r3, #1
 80047e8:	4628      	mov	r0, r5
 80047ea:	47b0      	blx	r6
 80047ec:	4602      	mov	r2, r0
 80047ee:	1c50      	adds	r0, r2, #1
 80047f0:	d1c9      	bne.n	8004786 <__sflush_r+0x32>
 80047f2:	682b      	ldr	r3, [r5, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d0c6      	beq.n	8004786 <__sflush_r+0x32>
 80047f8:	2b1d      	cmp	r3, #29
 80047fa:	d001      	beq.n	8004800 <__sflush_r+0xac>
 80047fc:	2b16      	cmp	r3, #22
 80047fe:	d11e      	bne.n	800483e <__sflush_r+0xea>
 8004800:	602f      	str	r7, [r5, #0]
 8004802:	2000      	movs	r0, #0
 8004804:	e022      	b.n	800484c <__sflush_r+0xf8>
 8004806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800480a:	b21b      	sxth	r3, r3
 800480c:	e01b      	b.n	8004846 <__sflush_r+0xf2>
 800480e:	690f      	ldr	r7, [r1, #16]
 8004810:	2f00      	cmp	r7, #0
 8004812:	d0f6      	beq.n	8004802 <__sflush_r+0xae>
 8004814:	0793      	lsls	r3, r2, #30
 8004816:	680e      	ldr	r6, [r1, #0]
 8004818:	bf08      	it	eq
 800481a:	694b      	ldreq	r3, [r1, #20]
 800481c:	600f      	str	r7, [r1, #0]
 800481e:	bf18      	it	ne
 8004820:	2300      	movne	r3, #0
 8004822:	eba6 0807 	sub.w	r8, r6, r7
 8004826:	608b      	str	r3, [r1, #8]
 8004828:	f1b8 0f00 	cmp.w	r8, #0
 800482c:	dde9      	ble.n	8004802 <__sflush_r+0xae>
 800482e:	6a21      	ldr	r1, [r4, #32]
 8004830:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004832:	4643      	mov	r3, r8
 8004834:	463a      	mov	r2, r7
 8004836:	4628      	mov	r0, r5
 8004838:	47b0      	blx	r6
 800483a:	2800      	cmp	r0, #0
 800483c:	dc08      	bgt.n	8004850 <__sflush_r+0xfc>
 800483e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004846:	81a3      	strh	r3, [r4, #12]
 8004848:	f04f 30ff 	mov.w	r0, #4294967295
 800484c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004850:	4407      	add	r7, r0
 8004852:	eba8 0800 	sub.w	r8, r8, r0
 8004856:	e7e7      	b.n	8004828 <__sflush_r+0xd4>
 8004858:	dfbffffe 	.word	0xdfbffffe

0800485c <_fflush_r>:
 800485c:	b538      	push	{r3, r4, r5, lr}
 800485e:	690b      	ldr	r3, [r1, #16]
 8004860:	4605      	mov	r5, r0
 8004862:	460c      	mov	r4, r1
 8004864:	b913      	cbnz	r3, 800486c <_fflush_r+0x10>
 8004866:	2500      	movs	r5, #0
 8004868:	4628      	mov	r0, r5
 800486a:	bd38      	pop	{r3, r4, r5, pc}
 800486c:	b118      	cbz	r0, 8004876 <_fflush_r+0x1a>
 800486e:	6a03      	ldr	r3, [r0, #32]
 8004870:	b90b      	cbnz	r3, 8004876 <_fflush_r+0x1a>
 8004872:	f7ff fa05 	bl	8003c80 <__sinit>
 8004876:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d0f3      	beq.n	8004866 <_fflush_r+0xa>
 800487e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004880:	07d0      	lsls	r0, r2, #31
 8004882:	d404      	bmi.n	800488e <_fflush_r+0x32>
 8004884:	0599      	lsls	r1, r3, #22
 8004886:	d402      	bmi.n	800488e <_fflush_r+0x32>
 8004888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800488a:	f7ff fc22 	bl	80040d2 <__retarget_lock_acquire_recursive>
 800488e:	4628      	mov	r0, r5
 8004890:	4621      	mov	r1, r4
 8004892:	f7ff ff5f 	bl	8004754 <__sflush_r>
 8004896:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004898:	07da      	lsls	r2, r3, #31
 800489a:	4605      	mov	r5, r0
 800489c:	d4e4      	bmi.n	8004868 <_fflush_r+0xc>
 800489e:	89a3      	ldrh	r3, [r4, #12]
 80048a0:	059b      	lsls	r3, r3, #22
 80048a2:	d4e1      	bmi.n	8004868 <_fflush_r+0xc>
 80048a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048a6:	f7ff fc15 	bl	80040d4 <__retarget_lock_release_recursive>
 80048aa:	e7dd      	b.n	8004868 <_fflush_r+0xc>

080048ac <__swhatbuf_r>:
 80048ac:	b570      	push	{r4, r5, r6, lr}
 80048ae:	460c      	mov	r4, r1
 80048b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048b4:	2900      	cmp	r1, #0
 80048b6:	b096      	sub	sp, #88	@ 0x58
 80048b8:	4615      	mov	r5, r2
 80048ba:	461e      	mov	r6, r3
 80048bc:	da0d      	bge.n	80048da <__swhatbuf_r+0x2e>
 80048be:	89a3      	ldrh	r3, [r4, #12]
 80048c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80048c4:	f04f 0100 	mov.w	r1, #0
 80048c8:	bf14      	ite	ne
 80048ca:	2340      	movne	r3, #64	@ 0x40
 80048cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80048d0:	2000      	movs	r0, #0
 80048d2:	6031      	str	r1, [r6, #0]
 80048d4:	602b      	str	r3, [r5, #0]
 80048d6:	b016      	add	sp, #88	@ 0x58
 80048d8:	bd70      	pop	{r4, r5, r6, pc}
 80048da:	466a      	mov	r2, sp
 80048dc:	f000 f862 	bl	80049a4 <_fstat_r>
 80048e0:	2800      	cmp	r0, #0
 80048e2:	dbec      	blt.n	80048be <__swhatbuf_r+0x12>
 80048e4:	9901      	ldr	r1, [sp, #4]
 80048e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80048ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80048ee:	4259      	negs	r1, r3
 80048f0:	4159      	adcs	r1, r3
 80048f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048f6:	e7eb      	b.n	80048d0 <__swhatbuf_r+0x24>

080048f8 <__smakebuf_r>:
 80048f8:	898b      	ldrh	r3, [r1, #12]
 80048fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048fc:	079d      	lsls	r5, r3, #30
 80048fe:	4606      	mov	r6, r0
 8004900:	460c      	mov	r4, r1
 8004902:	d507      	bpl.n	8004914 <__smakebuf_r+0x1c>
 8004904:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004908:	6023      	str	r3, [r4, #0]
 800490a:	6123      	str	r3, [r4, #16]
 800490c:	2301      	movs	r3, #1
 800490e:	6163      	str	r3, [r4, #20]
 8004910:	b003      	add	sp, #12
 8004912:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004914:	ab01      	add	r3, sp, #4
 8004916:	466a      	mov	r2, sp
 8004918:	f7ff ffc8 	bl	80048ac <__swhatbuf_r>
 800491c:	9f00      	ldr	r7, [sp, #0]
 800491e:	4605      	mov	r5, r0
 8004920:	4639      	mov	r1, r7
 8004922:	4630      	mov	r0, r6
 8004924:	f7ff f894 	bl	8003a50 <_malloc_r>
 8004928:	b948      	cbnz	r0, 800493e <__smakebuf_r+0x46>
 800492a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800492e:	059a      	lsls	r2, r3, #22
 8004930:	d4ee      	bmi.n	8004910 <__smakebuf_r+0x18>
 8004932:	f023 0303 	bic.w	r3, r3, #3
 8004936:	f043 0302 	orr.w	r3, r3, #2
 800493a:	81a3      	strh	r3, [r4, #12]
 800493c:	e7e2      	b.n	8004904 <__smakebuf_r+0xc>
 800493e:	89a3      	ldrh	r3, [r4, #12]
 8004940:	6020      	str	r0, [r4, #0]
 8004942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004946:	81a3      	strh	r3, [r4, #12]
 8004948:	9b01      	ldr	r3, [sp, #4]
 800494a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800494e:	b15b      	cbz	r3, 8004968 <__smakebuf_r+0x70>
 8004950:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004954:	4630      	mov	r0, r6
 8004956:	f000 f837 	bl	80049c8 <_isatty_r>
 800495a:	b128      	cbz	r0, 8004968 <__smakebuf_r+0x70>
 800495c:	89a3      	ldrh	r3, [r4, #12]
 800495e:	f023 0303 	bic.w	r3, r3, #3
 8004962:	f043 0301 	orr.w	r3, r3, #1
 8004966:	81a3      	strh	r3, [r4, #12]
 8004968:	89a3      	ldrh	r3, [r4, #12]
 800496a:	431d      	orrs	r5, r3
 800496c:	81a5      	strh	r5, [r4, #12]
 800496e:	e7cf      	b.n	8004910 <__smakebuf_r+0x18>

08004970 <memmove>:
 8004970:	4288      	cmp	r0, r1
 8004972:	b510      	push	{r4, lr}
 8004974:	eb01 0402 	add.w	r4, r1, r2
 8004978:	d902      	bls.n	8004980 <memmove+0x10>
 800497a:	4284      	cmp	r4, r0
 800497c:	4623      	mov	r3, r4
 800497e:	d807      	bhi.n	8004990 <memmove+0x20>
 8004980:	1e43      	subs	r3, r0, #1
 8004982:	42a1      	cmp	r1, r4
 8004984:	d008      	beq.n	8004998 <memmove+0x28>
 8004986:	f811 2b01 	ldrb.w	r2, [r1], #1
 800498a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800498e:	e7f8      	b.n	8004982 <memmove+0x12>
 8004990:	4402      	add	r2, r0
 8004992:	4601      	mov	r1, r0
 8004994:	428a      	cmp	r2, r1
 8004996:	d100      	bne.n	800499a <memmove+0x2a>
 8004998:	bd10      	pop	{r4, pc}
 800499a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800499e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80049a2:	e7f7      	b.n	8004994 <memmove+0x24>

080049a4 <_fstat_r>:
 80049a4:	b538      	push	{r3, r4, r5, lr}
 80049a6:	4d07      	ldr	r5, [pc, #28]	@ (80049c4 <_fstat_r+0x20>)
 80049a8:	2300      	movs	r3, #0
 80049aa:	4604      	mov	r4, r0
 80049ac:	4608      	mov	r0, r1
 80049ae:	4611      	mov	r1, r2
 80049b0:	602b      	str	r3, [r5, #0]
 80049b2:	f7fd f801 	bl	80019b8 <_fstat>
 80049b6:	1c43      	adds	r3, r0, #1
 80049b8:	d102      	bne.n	80049c0 <_fstat_r+0x1c>
 80049ba:	682b      	ldr	r3, [r5, #0]
 80049bc:	b103      	cbz	r3, 80049c0 <_fstat_r+0x1c>
 80049be:	6023      	str	r3, [r4, #0]
 80049c0:	bd38      	pop	{r3, r4, r5, pc}
 80049c2:	bf00      	nop
 80049c4:	200004c8 	.word	0x200004c8

080049c8 <_isatty_r>:
 80049c8:	b538      	push	{r3, r4, r5, lr}
 80049ca:	4d06      	ldr	r5, [pc, #24]	@ (80049e4 <_isatty_r+0x1c>)
 80049cc:	2300      	movs	r3, #0
 80049ce:	4604      	mov	r4, r0
 80049d0:	4608      	mov	r0, r1
 80049d2:	602b      	str	r3, [r5, #0]
 80049d4:	f7fd f800 	bl	80019d8 <_isatty>
 80049d8:	1c43      	adds	r3, r0, #1
 80049da:	d102      	bne.n	80049e2 <_isatty_r+0x1a>
 80049dc:	682b      	ldr	r3, [r5, #0]
 80049de:	b103      	cbz	r3, 80049e2 <_isatty_r+0x1a>
 80049e0:	6023      	str	r3, [r4, #0]
 80049e2:	bd38      	pop	{r3, r4, r5, pc}
 80049e4:	200004c8 	.word	0x200004c8

080049e8 <_realloc_r>:
 80049e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049ec:	4680      	mov	r8, r0
 80049ee:	4615      	mov	r5, r2
 80049f0:	460c      	mov	r4, r1
 80049f2:	b921      	cbnz	r1, 80049fe <_realloc_r+0x16>
 80049f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049f8:	4611      	mov	r1, r2
 80049fa:	f7ff b829 	b.w	8003a50 <_malloc_r>
 80049fe:	b92a      	cbnz	r2, 8004a0c <_realloc_r+0x24>
 8004a00:	f7ff fb78 	bl	80040f4 <_free_r>
 8004a04:	2400      	movs	r4, #0
 8004a06:	4620      	mov	r0, r4
 8004a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a0c:	f000 f81a 	bl	8004a44 <_malloc_usable_size_r>
 8004a10:	4285      	cmp	r5, r0
 8004a12:	4606      	mov	r6, r0
 8004a14:	d802      	bhi.n	8004a1c <_realloc_r+0x34>
 8004a16:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004a1a:	d8f4      	bhi.n	8004a06 <_realloc_r+0x1e>
 8004a1c:	4629      	mov	r1, r5
 8004a1e:	4640      	mov	r0, r8
 8004a20:	f7ff f816 	bl	8003a50 <_malloc_r>
 8004a24:	4607      	mov	r7, r0
 8004a26:	2800      	cmp	r0, #0
 8004a28:	d0ec      	beq.n	8004a04 <_realloc_r+0x1c>
 8004a2a:	42b5      	cmp	r5, r6
 8004a2c:	462a      	mov	r2, r5
 8004a2e:	4621      	mov	r1, r4
 8004a30:	bf28      	it	cs
 8004a32:	4632      	movcs	r2, r6
 8004a34:	f7ff fb4f 	bl	80040d6 <memcpy>
 8004a38:	4621      	mov	r1, r4
 8004a3a:	4640      	mov	r0, r8
 8004a3c:	f7ff fb5a 	bl	80040f4 <_free_r>
 8004a40:	463c      	mov	r4, r7
 8004a42:	e7e0      	b.n	8004a06 <_realloc_r+0x1e>

08004a44 <_malloc_usable_size_r>:
 8004a44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a48:	1f18      	subs	r0, r3, #4
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	bfbc      	itt	lt
 8004a4e:	580b      	ldrlt	r3, [r1, r0]
 8004a50:	18c0      	addlt	r0, r0, r3
 8004a52:	4770      	bx	lr

08004a54 <_init>:
 8004a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a56:	bf00      	nop
 8004a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a5a:	bc08      	pop	{r3}
 8004a5c:	469e      	mov	lr, r3
 8004a5e:	4770      	bx	lr

08004a60 <_fini>:
 8004a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a62:	bf00      	nop
 8004a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a66:	bc08      	pop	{r3}
 8004a68:	469e      	mov	lr, r3
 8004a6a:	4770      	bx	lr
