{"Source Block": ["hdl/library/axi_ad9684/axi_ad9684.v@186:196@HdlIdDef", "  wire    [31:0]  up_wdata_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            rst_s;\n\n  //defaults\n"], "Clone Blocks": [["hdl/library/axi_ad9122/axi_ad9122.v@182:192", "  wire            dac_frame_q2_s;\n  wire    [15:0]  dac_data_q2_s;\n  wire            dac_frame_q3_s;\n  wire    [15:0]  dac_data_q3_s;\n  wire            dac_status_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@185:195", "  wire    [15:0]  dac_data_q3_s;\n  wire            dac_status_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@187:197", "  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            rst_s;\n\n  //defaults\n\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@187:197", "  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@183:193", "  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@131:141", "  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@162:172", "  wire            delay_clk_s;\n  wire            delay_rst;\n  wire            delay_locked_s;\n\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@184:194", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            rst_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@168:178", "  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n\n  wire    [47:0]  adc_data_if_s;\n  wire            adc_or_if_s;\n\n  // clock/reset assignments\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@130:140", "  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@188:198", "  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            rst_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@164:174", "  wire            delay_locked_s;\n\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@129:139", "  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@189:199", "  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            rst_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@166:176", "\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n\n  wire    [47:0]  adc_data_if_s;\n  wire            adc_or_if_s;\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@182:192", "  wire            up_rack_s[0:3];\n  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@159:169", "  wire    [12:0]  up_dld_s;\n  wire    [64:0]  up_dwdata_s;\n  wire    [64:0]  up_drdata_s;\n  wire            delay_clk_s;\n  wire            delay_rst;\n  wire            delay_locked_s;\n\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n"], ["hdl/library/common/ad_gt_common_1.v@111:121", "  wire    [15:0]  up_drp_qpll0_rdata_s;\n  wire            up_drp_qpll0_ready_s;\n  wire            up_drp_qpll1_sel_s;\n  wire            up_drp_qpll1_wr_s;\n  wire    [11:0]  up_drp_qpll1_addr_s;\n  wire    [15:0]  up_drp_qpll1_wdata_s;\n  wire    [15:0]  up_drp_qpll1_rdata_s;\n  wire            up_drp_qpll1_ready_s;\n\n  // replicate to match channels\n\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@127:137", "  // internal signals\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@128:138", "\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n"], ["hdl/library/common/ad_gt_common_1.v@105:115", "  // internal signals\n\n  wire            up_drp_qpll0_sel_s;\n  wire            up_drp_qpll0_wr_s;\n  wire    [11:0]  up_drp_qpll0_addr_s;\n  wire    [15:0]  up_drp_qpll0_wdata_s;\n  wire    [15:0]  up_drp_qpll0_rdata_s;\n  wire            up_drp_qpll0_ready_s;\n  wire            up_drp_qpll1_sel_s;\n  wire            up_drp_qpll1_wr_s;\n  wire    [11:0]  up_drp_qpll1_addr_s;\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@185:195", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            rst_s;\n\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@165:175", "\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n\n  wire    [47:0]  adc_data_if_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@186:196", "  wire            dac_status_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@184:194", "  wire            dac_frame_q3_s;\n  wire    [15:0]  dac_data_q3_s;\n  wire            dac_status_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@183:193", "  wire    [15:0]  dac_data_q2_s;\n  wire            dac_frame_q3_s;\n  wire    [15:0]  dac_data_q3_s;\n  wire            dac_status_s;\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@125:135", "  wire            up_clk;\n\n  // internal signals\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@188:198", "  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@124:134", "  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n"], ["hdl/library/common/ad_gt_common_1.v@104:114", "\n  // internal signals\n\n  wire            up_drp_qpll0_sel_s;\n  wire            up_drp_qpll0_wr_s;\n  wire    [11:0]  up_drp_qpll0_addr_s;\n  wire    [15:0]  up_drp_qpll0_wdata_s;\n  wire    [15:0]  up_drp_qpll0_rdata_s;\n  wire            up_drp_qpll0_ready_s;\n  wire            up_drp_qpll1_sel_s;\n  wire            up_drp_qpll1_wr_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@163:173", "  wire            delay_rst;\n  wire            delay_locked_s;\n\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@167:177", "  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n\n  wire    [47:0]  adc_data_if_s;\n  wire            adc_or_if_s;\n\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@126:136", "\n  // internal signals\n\n  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n"]], "Diff Content": {"Delete": [[191, "  wire    [15:0]  up_drp_rdata_s;\n"]], "Add": [[191, "  wire    [31:0]  up_drp_wdata_s;\n"], [191, "  wire    [31:0]  up_drp_rdata_s;\n"]]}}