{"vcs1":{"timestamp_begin":1732770003.940700544, "rt":4.33, "ut":3.44, "st":0.52}}
{"vcselab":{"timestamp_begin":1732770008.363809720, "rt":1.49, "ut":0.64, "st":0.08}}
{"link":{"timestamp_begin":1732770009.936306641, "rt":0.46, "ut":0.31, "st":0.43}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732770003.347718095}
{"VCS_COMP_START_TIME": 1732770003.347718095}
{"VCS_COMP_END_TIME": 1732770114.161847731}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 390624}}
{"stitch_vcselab": {"peak_mem": 242592}}
