

================================================================
== Vitis HLS Report for 'ClefiaF0Xor'
================================================================
* Date:           Tue Dec  6 21:01:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.740 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    359|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     88|    -|
|Register         |        -|    -|     261|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     261|    447|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln124_77_fu_191_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln124_78_fu_202_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln124_fu_217_p2        |         +|   0|  0|  15|           8|           1|
    |select_ln131_66_fu_281_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_67_fu_323_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_68_fu_365_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_69_fu_407_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_70_fu_497_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_71_fu_539_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_72_fu_581_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_455_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln124_147_fu_609_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_148_fu_614_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_149_fu_435_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_150_fu_620_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_151_fu_624_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_152_fu_630_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_153_fu_635_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_154_fu_641_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_155_fu_645_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_156_fu_651_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_157_fu_657_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_158_fu_662_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_159_fu_666_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_160_fu_672_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_161_fu_678_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_162_fu_684_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_163_fu_689_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_164_fu_694_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_165_fu_699_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_38_fu_252_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_39_fu_227_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_40_fu_232_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_247_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_66_fu_275_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_67_fu_317_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_68_fu_359_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_69_fu_401_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_70_fu_491_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_71_fu_533_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_72_fu_575_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_449_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 359|         281|         287|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |rk_address0              |  14|          3|    8|         24|
    |rk_address1              |  14|          3|    8|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  88|         19|   35|        103|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |  1|   0|    1|          0|
    |ap_port_reg_p_read23             |  8|   0|    8|          0|
    |ap_port_reg_p_read24             |  8|   0|    8|          0|
    |ap_port_reg_p_read25             |  8|   0|    8|          0|
    |ap_port_reg_p_read26             |  8|   0|    8|          0|
    |ap_port_reg_p_read27             |  8|   0|    8|          0|
    |ap_port_reg_p_read28             |  8|   0|    8|          0|
    |ap_port_reg_p_read29             |  8|   0|    8|          0|
    |ap_port_reg_p_read8              |  8|   0|    8|          0|
    |p_read83_reg_803                 |  8|   0|    8|          0|
    |p_read83_reg_803_pp0_iter1_reg   |  8|   0|    8|          0|
    |p_read_10_reg_785                |  8|   0|    8|          0|
    |p_read_10_reg_785_pp0_iter1_reg  |  8|   0|    8|          0|
    |p_read_11_reg_791                |  8|   0|    8|          0|
    |p_read_11_reg_791_pp0_iter1_reg  |  8|   0|    8|          0|
    |p_read_12_reg_797                |  8|   0|    8|          0|
    |p_read_12_reg_797_pp0_iter1_reg  |  8|   0|    8|          0|
    |p_read_7_reg_770                 |  8|   0|    8|          0|
    |p_read_7_reg_770_pp0_iter1_reg   |  8|   0|    8|          0|
    |p_read_8_reg_775                 |  8|   0|    8|          0|
    |p_read_8_reg_775_pp0_iter1_reg   |  8|   0|    8|          0|
    |p_read_9_reg_780                 |  8|   0|    8|          0|
    |p_read_9_reg_780_pp0_iter1_reg   |  8|   0|    8|          0|
    |p_read_reg_765                   |  8|   0|    8|          0|
    |p_read_reg_765_pp0_iter1_reg     |  8|   0|    8|          0|
    |reg_183                          |  8|   0|    8|          0|
    |reg_187                          |  8|   0|    8|          0|
    |rk_offset_read_reg_749           |  8|   0|    8|          0|
    |x_assign_29_reg_849              |  8|   0|    8|          0|
    |x_assign_30_reg_855              |  8|   0|    8|          0|
    |xor_ln124_149_reg_861            |  8|   0|    8|          0|
    |z_23_reg_839                     |  8|   0|    8|          0|
    |z_24_reg_844                     |  8|   0|    8|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |261|   0|  261|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_return_3  |  out|    8|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_return_4  |  out|    8|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_return_5  |  out|    8|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_return_6  |  out|    8|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_return_7  |  out|    8|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|p_read8      |   in|    8|     ap_none|       p_read8|        scalar|
|p_read23     |   in|    8|     ap_none|      p_read23|        scalar|
|p_read24     |   in|    8|     ap_none|      p_read24|        scalar|
|p_read25     |   in|    8|     ap_none|      p_read25|        scalar|
|p_read26     |   in|    8|     ap_none|      p_read26|        scalar|
|p_read27     |   in|    8|     ap_none|      p_read27|        scalar|
|p_read28     |   in|    8|     ap_none|      p_read28|        scalar|
|p_read29     |   in|    8|     ap_none|      p_read29|        scalar|
|rk_address0  |  out|    8|   ap_memory|            rk|         array|
|rk_ce0       |  out|    1|   ap_memory|            rk|         array|
|rk_q0        |   in|    8|   ap_memory|            rk|         array|
|rk_address1  |  out|    8|   ap_memory|            rk|         array|
|rk_ce1       |  out|    1|   ap_memory|            rk|         array|
|rk_q1        |   in|    8|   ap_memory|            rk|         array|
|rk_offset    |   in|    8|     ap_none|     rk_offset|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

