-- -------------------------------------------------------------
-- 
-- File Name: /home/ts/Dokumente/simscapeHDL/hdlsrc/gmStateSpaceHDL_HalfWaveRectifier_HDL/simscapeHDL_example_src_HDL_Subsystem_pkg.vhd
-- Created: 2021-03-18 18:25:23
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

PACKAGE simscapeHDL_example_src_HDL_Subsystem_pkg IS
  TYPE vector_of_unsigned48 IS ARRAY (NATURAL RANGE <>) OF unsigned(47 DOWNTO 0);
  TYPE vector_of_signed10 IS ARRAY (NATURAL RANGE <>) OF signed(9 DOWNTO 0);
  TYPE vector_of_unsigned8 IS ARRAY (NATURAL RANGE <>) OF unsigned(7 DOWNTO 0);
  TYPE vector_of_unsigned23 IS ARRAY (NATURAL RANGE <>) OF unsigned(22 DOWNTO 0);
  TYPE vector_of_std_logic_vector32 IS ARRAY (NATURAL RANGE <>) OF std_logic_vector(31 DOWNTO 0);
END simscapeHDL_example_src_HDL_Subsystem_pkg;

