#[doc = "Register `MODER` reader"]
pub type R = crate::R<ModerSpec>;
#[doc = "Register `MODER` writer"]
pub type W = crate::W<ModerSpec>;
#[doc = "Field `MODE0` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode0R = crate::FieldReader;
#[doc = "Field `MODE0` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode0W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE1` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode1R = crate::FieldReader;
#[doc = "Field `MODE1` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode1W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE2` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode2R = crate::FieldReader;
#[doc = "Field `MODE2` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode2W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE3` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode3R = crate::FieldReader;
#[doc = "Field `MODE3` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode3W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE4` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode4R = crate::FieldReader;
#[doc = "Field `MODE4` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode4W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE5` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode5R = crate::FieldReader;
#[doc = "Field `MODE5` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode5W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE6` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode6R = crate::FieldReader;
#[doc = "Field `MODE6` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode6W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE7` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode7R = crate::FieldReader;
#[doc = "Field `MODE7` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode7W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE8` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode8R = crate::FieldReader;
#[doc = "Field `MODE8` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode8W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE9` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode9R = crate::FieldReader;
#[doc = "Field `MODE9` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode9W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE10` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode10R = crate::FieldReader;
#[doc = "Field `MODE10` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode10W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE11` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode11R = crate::FieldReader;
#[doc = "Field `MODE11` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode11W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE12` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode12R = crate::FieldReader;
#[doc = "Field `MODE12` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode12W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE13` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode13R = crate::FieldReader;
#[doc = "Field `MODE13` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode13W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE14` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode14R = crate::FieldReader;
#[doc = "Field `MODE14` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode14W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MODE15` reader - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode15R = crate::FieldReader;
#[doc = "Field `MODE15` writer - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
pub type Mode15W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
impl R {
    #[doc = "Bits 0:1 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode0(&self) -> Mode0R {
        Mode0R::new((self.bits & 3) as u8)
    }
    #[doc = "Bits 2:3 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode1(&self) -> Mode1R {
        Mode1R::new(((self.bits >> 2) & 3) as u8)
    }
    #[doc = "Bits 4:5 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode2(&self) -> Mode2R {
        Mode2R::new(((self.bits >> 4) & 3) as u8)
    }
    #[doc = "Bits 6:7 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode3(&self) -> Mode3R {
        Mode3R::new(((self.bits >> 6) & 3) as u8)
    }
    #[doc = "Bits 8:9 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode4(&self) -> Mode4R {
        Mode4R::new(((self.bits >> 8) & 3) as u8)
    }
    #[doc = "Bits 10:11 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode5(&self) -> Mode5R {
        Mode5R::new(((self.bits >> 10) & 3) as u8)
    }
    #[doc = "Bits 12:13 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode6(&self) -> Mode6R {
        Mode6R::new(((self.bits >> 12) & 3) as u8)
    }
    #[doc = "Bits 14:15 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode7(&self) -> Mode7R {
        Mode7R::new(((self.bits >> 14) & 3) as u8)
    }
    #[doc = "Bits 16:17 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode8(&self) -> Mode8R {
        Mode8R::new(((self.bits >> 16) & 3) as u8)
    }
    #[doc = "Bits 18:19 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode9(&self) -> Mode9R {
        Mode9R::new(((self.bits >> 18) & 3) as u8)
    }
    #[doc = "Bits 20:21 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode10(&self) -> Mode10R {
        Mode10R::new(((self.bits >> 20) & 3) as u8)
    }
    #[doc = "Bits 22:23 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode11(&self) -> Mode11R {
        Mode11R::new(((self.bits >> 22) & 3) as u8)
    }
    #[doc = "Bits 24:25 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode12(&self) -> Mode12R {
        Mode12R::new(((self.bits >> 24) & 3) as u8)
    }
    #[doc = "Bits 26:27 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode13(&self) -> Mode13R {
        Mode13R::new(((self.bits >> 26) & 3) as u8)
    }
    #[doc = "Bits 28:29 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode14(&self) -> Mode14R {
        Mode14R::new(((self.bits >> 28) & 3) as u8)
    }
    #[doc = "Bits 30:31 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode15(&self) -> Mode15R {
        Mode15R::new(((self.bits >> 30) & 3) as u8)
    }
}
impl W {
    #[doc = "Bits 0:1 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode0(&mut self) -> Mode0W<ModerSpec> {
        Mode0W::new(self, 0)
    }
    #[doc = "Bits 2:3 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode1(&mut self) -> Mode1W<ModerSpec> {
        Mode1W::new(self, 2)
    }
    #[doc = "Bits 4:5 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode2(&mut self) -> Mode2W<ModerSpec> {
        Mode2W::new(self, 4)
    }
    #[doc = "Bits 6:7 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode3(&mut self) -> Mode3W<ModerSpec> {
        Mode3W::new(self, 6)
    }
    #[doc = "Bits 8:9 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode4(&mut self) -> Mode4W<ModerSpec> {
        Mode4W::new(self, 8)
    }
    #[doc = "Bits 10:11 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode5(&mut self) -> Mode5W<ModerSpec> {
        Mode5W::new(self, 10)
    }
    #[doc = "Bits 12:13 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode6(&mut self) -> Mode6W<ModerSpec> {
        Mode6W::new(self, 12)
    }
    #[doc = "Bits 14:15 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode7(&mut self) -> Mode7W<ModerSpec> {
        Mode7W::new(self, 14)
    }
    #[doc = "Bits 16:17 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode8(&mut self) -> Mode8W<ModerSpec> {
        Mode8W::new(self, 16)
    }
    #[doc = "Bits 18:19 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode9(&mut self) -> Mode9W<ModerSpec> {
        Mode9W::new(self, 18)
    }
    #[doc = "Bits 20:21 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode10(&mut self) -> Mode10W<ModerSpec> {
        Mode10W::new(self, 20)
    }
    #[doc = "Bits 22:23 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode11(&mut self) -> Mode11W<ModerSpec> {
        Mode11W::new(self, 22)
    }
    #[doc = "Bits 24:25 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode12(&mut self) -> Mode12W<ModerSpec> {
        Mode12W::new(self, 24)
    }
    #[doc = "Bits 26:27 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode13(&mut self) -> Mode13W<ModerSpec> {
        Mode13W::new(self, 26)
    }
    #[doc = "Bits 28:29 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode14(&mut self) -> Mode14W<ModerSpec> {
        Mode14W::new(self, 28)
    }
    #[doc = "Bits 30:31 - 1:0\\]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode."]
    #[inline(always)]
    pub fn mode15(&mut self) -> Mode15W<ModerSpec> {
        Mode15W::new(self, 30)
    }
}
#[doc = "GPIO port mode register\n\nYou can [`read`](crate::Reg::read) this register and get [`moder::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`moder::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct ModerSpec;
impl crate::RegisterSpec for ModerSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`moder::R`](R) reader structure"]
impl crate::Readable for ModerSpec {}
#[doc = "`write(|w| ..)` method takes [`moder::W`](W) writer structure"]
impl crate::Writable for ModerSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets MODER to value 0xabff_ffff"]
impl crate::Resettable for ModerSpec {
    const RESET_VALUE: u32 = 0xabff_ffff;
}
