<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L77'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- RISCVRegisterInfo.cpp - RISC-V Register Information -----*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains the RISC-V implementation of the TargetRegisterInfo class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCVRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCV.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCVMachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCVSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/BinaryFormat/Dwarf.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RegisterScavenging.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetFrameLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/DebugInfoMetadata.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_REGINFO_TARGET_DESC</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCVGenRegisterInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; DisableCostPerUse(&quot;riscv-disable-cost-per-use&quot;,</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       cl::init(false), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    DisableRegAllocHints(&quot;riscv-disable-regalloc-hints&quot;, cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         cl::init(false),</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         cl::desc(&quot;Disable two address hints for register &quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  &quot;allocation&quot;));</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static_assert(RISCV::X1 == RISCV::X0 + 1, &quot;Register list not consecutive&quot;);</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static_assert(RISCV::X31 == RISCV::X0 + 31, &quot;Register list not consecutive&quot;);</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static_assert(RISCV::F1_H == RISCV::F0_H + 1, &quot;Register list not consecutive&quot;);</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static_assert(RISCV::F31_H == RISCV::F0_H + 31,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              &quot;Register list not consecutive&quot;);</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static_assert(RISCV::F1_F == RISCV::F0_F + 1, &quot;Register list not consecutive&quot;);</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static_assert(RISCV::F31_F == RISCV::F0_F + 31,</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              &quot;Register list not consecutive&quot;);</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static_assert(RISCV::F1_D == RISCV::F0_D + 1, &quot;Register list not consecutive&quot;);</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static_assert(RISCV::F31_D == RISCV::F0_D + 31,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              &quot;Register list not consecutive&quot;);</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static_assert(RISCV::V1 == RISCV::V0 + 1, &quot;Register list not consecutive&quot;);</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static_assert(RISCV::V31 == RISCV::V0 + 31, &quot;Register list not consecutive&quot;);</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RISCVRegisterInfo::RISCVRegisterInfo(unsigned HwMode)</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>    : RISCVGenRegisterInfo(RISCV::X1, /*DwarfFlavour*/0, /*EHFlavor*/0,</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>                           /*PC*/0, HwMode) {}</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const MCPhysReg *</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>5.37M</pre></td><td class='code'><pre>RISCVRegisterInfo::getCalleeSavedRegs(const MachineFunction *MF) const {</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>5.37M</pre></td><td class='code'><pre>  auto &amp;Subtarget = MF-&gt;getSubtarget&lt;RISCVSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>5.37M</pre></td><td class='code'><pre>  if (MF-&gt;getFunction().getCallingConv() == CallingConv::GHC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>5.37M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    return CSR_NoRegs_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>5.37M</pre></td><td class='code'><pre>  if (MF-&gt;getFunction().hasFnAttribute(&quot;interrupt&quot;)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35k</span>, <span class='None'>False</span>: <span class='covered-line'>5.37M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>    if (Subtarget.hasStdExtD())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='None'>False</span>: <span class='covered-line'>1.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>315</pre></td><td class='code'><pre>      return CSR_XLEN_F64_Interrupt_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    if (Subtarget.hasStdExtF())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L67' href='#L67'><span>67:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>279</span>, <span class='None'>False</span>: <span class='covered-line'>756</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>279</pre></td><td class='code'><pre>      return Subtarget.isRVE() ? <div class='tooltip'>CSR_XLEN_F32_Interrupt_RVE_SaveList<span class='tooltip-content'>72</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L68' href='#L68'><span>68:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>207</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>279</pre></td><td class='code'><pre>                               : <div class='tooltip'>CSR_XLEN_F32_Interrupt_SaveList<span class='tooltip-content'>207</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>756</pre></td><td class='code'><pre>    return Subtarget.isRVE() ? <div class='tooltip'>CSR_Interrupt_RVE_SaveList<span class='tooltip-content'>72</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L70' href='#L70'><span>70:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>684</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>756</pre></td><td class='code'><pre>                             : <div class='tooltip'>CSR_Interrupt_SaveList<span class='tooltip-content'>684</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>5.37M</pre></td><td class='code'><pre>  bool HasVectorCSR =</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>5.37M</pre></td><td class='code'><pre>      MF-&gt;getFunction().getCallingConv() == CallingConv::RISCV_VectorCall;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>5.37M</pre></td><td class='code'><pre>  switch (Subtarget.getTargetABI()) {</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.37M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unrecognized ABI&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>7.12k</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVABI::ABI_ILP32E:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.12k</span>, <span class='None'>False</span>: <span class='covered-line'>5.36M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  case RISCVABI::ABI_LP64E:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.57k</span>, <span class='None'>False</span>: <span class='covered-line'>5.37M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>    return CSR_ILP32E_LP64E_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>438k</pre></td><td class='code'><pre>  case RISCVABI::ABI_ILP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>438k</span>, <span class='None'>False</span>: <span class='covered-line'>4.93M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  case RISCVABI::ABI_LP64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>563k</span>, <span class='None'>False</span>: <span class='covered-line'>4.81M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>    if (HasVectorCSR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L85' href='#L85'><span>85:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return CSR_ILP32_LP64_V_SaveList</span>;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>    return CSR_ILP32_LP64_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>89.5k</pre></td><td class='code'><pre>  case RISCVABI::ABI_ILP32F:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89.5k</span>, <span class='None'>False</span>: <span class='covered-line'>5.28M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>  case RISCVABI::ABI_LP64F:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86.6k</span>, <span class='None'>False</span>: <span class='covered-line'>5.28M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>    if (HasVectorCSR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L90' href='#L90'><span>90:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>176k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return CSR_ILP32F_LP64F_V_SaveList</span>;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>    return CSR_ILP32F_LP64F_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>2.01M</pre></td><td class='code'><pre>  case RISCVABI::ABI_ILP32D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01M</span>, <span class='None'>False</span>: <span class='covered-line'>3.35M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>4.18M</pre></td><td class='code'><pre>  case RISCVABI::ABI_LP64D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.17M</span>, <span class='None'>False</span>: <span class='covered-line'>3.20M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>4.18M</pre></td><td class='code'><pre>    if (HasVectorCSR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L95' href='#L95'><span>95:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>4.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      return CSR_ILP32D_LP64D_V_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>4.18M</pre></td><td class='code'><pre>    return CSR_ILP32D_LP64D_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>5.37M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>5.37M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>BitVector RISCVRegisterInfo::getReservedRegs(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  const RISCVFrameLowering *TFI = getFrameLowering(MF);</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  BitVector Reserved(getNumRegs());</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  auto &amp;Subtarget = MF.getSubtarget&lt;RISCVSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mark any registers requested to be reserved as such</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>205M</pre></td><td class='code'><pre>  for (size_t Reg = 0; Reg &lt; getNumRegs(); <div class='tooltip'>Reg++<span class='tooltip-content'>204M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204M</span>, <span class='None'>False</span>: <span class='covered-line'>445k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>204M</pre></td><td class='code'><pre>    if (Subtarget.isRegisterReservedByUser(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>250</span>, <span class='None'>False</span>: <span class='covered-line'>204M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>      markSuperRegs(Reserved, Reg);</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>204M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use markSuperRegs to ensure any register aliases are also reserved</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::X0); // zero</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::X2); // sp</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::X3); // gp</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::X4); // tp</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  if (TFI-&gt;hasFP(MF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.90k</span>, <span class='None'>False</span>: <span class='covered-line'>439k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>5.90k</pre></td><td class='code'><pre>    markSuperRegs(Reserved, RISCV::X8); // fp</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reserve the base register if we need to realign the stack and allocate</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // variable-sized objects at runtime.</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  if (TFI-&gt;hasBP(MF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.62k</span>, <span class='None'>False</span>: <span class='covered-line'>441k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>3.62k</pre></td><td class='code'><pre>    markSuperRegs(Reserved, RISCVABI::getBPReg()); // bp</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Additionally reserve dummy register used to form the register pair</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // beginning with &apos;x0&apos; for instructions that take register pairs.</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::DUMMY_REG_PAIR_WITH_X0);</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There are only 16 GPRs for RVE.</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  if (Subtarget.isRVE())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>445k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    <div class='tooltip'>for (MCPhysReg Reg = RISCV::X16; <span class='tooltip-content'>69</span></div>Reg &lt;= RISCV::X31; <div class='tooltip'>Reg++<span class='tooltip-content'>1.10k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.10k</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>      markSuperRegs(Reserved, Reg);</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // V registers for code generation. We handle them manually.</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::VL);</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::VTYPE);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::VXSAT);</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::VXRM);</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::VLENB); // vlenb (constant)</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Floating point environment registers.</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::FRM);</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::FFLAGS);</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SiFive VCIX state registers.</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::VCIX_STATE);</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  if (MF.getFunction().getCallingConv() == CallingConv::GRAAL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>445k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    if (Subtarget.isRVE())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>report_fatal_error(&quot;Graal reserved registers do not exist in RVE&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    markSuperRegs(Reserved, RISCV::X23);</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    markSuperRegs(Reserved, RISCV::X27);</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Shadow stack pointer.</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  markSuperRegs(Reserved, RISCV::SSP);</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  assert(checkAllSuperRegsMarked(Reserved));</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>  return Reserved;</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RISCVRegisterInfo::isAsmClobberable(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>                                         MCRegister PhysReg) const {</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  return !MF.getSubtarget&lt;RISCVSubtarget&gt;().isRegisterReservedByUser(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>const uint32_t *RISCVRegisterInfo::getNoPreservedMask() const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return CSR_NoRegs_RegMask;</span></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void RISCVRegisterInfo::adjustReg(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachineBasicBlock::iterator II,</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const DebugLoc &amp;DL, Register DestReg,</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  Register SrcReg, StackOffset Offset,</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachineInstr::MIFlag Flag,</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>                                  MaybeAlign RequiredAlign) const {</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  if (DestReg == SrcReg &amp;&amp; <div class='tooltip'>!Offset.getFixed()<span class='tooltip-content'>18.8k</span></div> &amp;&amp; <div class='tooltip'>!Offset.getScalable()<span class='tooltip-content'>1.45k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L177' href='#L177'><span>177:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.8k</span>, <span class='None'>False</span>: <span class='covered-line'>5.02k</span>]
  Branch (<span class='line-number'><a name='L177' href='#L177'><span>177:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.45k</span>, <span class='None'>False</span>: <span class='covered-line'>17.4k</span>]
  Branch (<span class='line-number'><a name='L177' href='#L177'><span>177:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.45k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L177'><span>177:7</span></a></span>) to (<span class='line-number'><a href='#L177'><span>177:71</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (177:7)
     Condition C2 --> (177:28)
     Condition C3 --> (177:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MBB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  const RISCVSubtarget &amp;ST = MF.getSubtarget&lt;RISCVSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  const RISCVInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  bool KillSrcReg = false;</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  if (Offset.getScalable()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.35k</span>, <span class='None'>False</span>: <span class='covered-line'>20.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    unsigned ScalableAdjOpc = RISCV::ADD;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    int64_t ScalableValue = Offset.getScalable();</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    if (ScalableValue &lt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>789</span>, <span class='None'>False</span>: <span class='covered-line'>2.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>789</pre></td><td class='code'><pre>      ScalableValue = -ScalableValue;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>789</pre></td><td class='code'><pre>      ScalableAdjOpc = RISCV::SUB;</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>789</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Get vlenb and multiply vlen with the number of vector registers.</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    Register ScratchReg = DestReg;</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    if (DestReg == SrcReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.45k</span>, <span class='None'>False</span>: <span class='covered-line'>1.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>      ScratchReg = MRI.createVirtualRegister(&amp;RISCV::GPRRegClass);</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    assert(ScalableValue &gt; 0 &amp;&amp; &quot;There is no need to get VLEN scaled value.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    assert(ScalableValue % 8 == 0 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>           &quot;Reserve the stack by the multiple of one vector size.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    assert(isInt&lt;32&gt;(ScalableValue / 8) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>           &quot;Expect the number of vector registers within 32-bits.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    uint32_t NumOfVReg = ScalableValue / 8;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    BuildMI(MBB, II, DL, TII-&gt;get(RISCV::PseudoReadVLENB), ScratchReg)</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>        .setMIFlag(Flag);</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    if (ScalableAdjOpc == RISCV::ADD &amp;&amp; <div class='tooltip'>ST.hasStdExtZba()<span class='tooltip-content'>2.56k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.56k</span>, <span class='None'>False</span>: <span class='covered-line'>789</span>]
  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>6</span></div><div class='tooltip'>NumOfVReg == 2<span class='tooltip-content'>6</span></div> || <div class='tooltip'>NumOfVReg == 4<span class='tooltip-content'>4</span></div> || <div class='tooltip'><span class='red'>NumOfVReg == 8</span><span class='tooltip-content'>0</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:46</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L208'><span>208:9</span></a></span>) to (<span class='line-number'><a href='#L208'><span>209:61</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (208:9)
     Condition C2 --> (208:41)
     Condition C3 --> (209:10)
     Condition C4 --> (209:28)
     Condition C5 --> (209:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -  = F      }
  3 { T,  T,  T,  -,  -  = T      }
  4 { T,  T,  F,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 40.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      unsigned Opc = NumOfVReg == 2 ? <div class='tooltip'>RISCV::SH1ADD<span class='tooltip-content'>2</span></div> :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L210' href='#L210'><span>210:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>4</span></div><div class='tooltip'>NumOfVReg == 4<span class='tooltip-content'>4</span></div> ? <div class='tooltip'>RISCV::SH2ADD<span class='tooltip-content'>4</span></div> : <div class='tooltip'><span class='red'>RISCV::SH3ADD</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L211' href='#L211'><span>211:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      BuildMI(MBB, II, DL, TII-&gt;get(Opc), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          .addReg(ScratchReg, RegState::Kill).addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          .setMIFlag(Flag);</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>3.34k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>3.34k</pre></td><td class='code'><pre>      TII-&gt;mulImm(MF, MBB, II, DL, ScratchReg, NumOfVReg, Flag);</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>3.34k</pre></td><td class='code'><pre>      BuildMI(MBB, II, DL, TII-&gt;get(ScalableAdjOpc), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>3.34k</pre></td><td class='code'><pre>          .addReg(SrcReg).addReg(ScratchReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>3.34k</pre></td><td class='code'><pre>          .setMIFlag(Flag);</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>3.34k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    SrcReg = DestReg;</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    KillSrcReg = true;</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  int64_t Val = Offset.getFixed();</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  if (DestReg == SrcReg &amp;&amp; <div class='tooltip'>Val == 0<span class='tooltip-content'>20.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L226' href='#L226'><span>226:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.7k</span>, <span class='None'>False</span>: <span class='covered-line'>3.12k</span>]
  Branch (<span class='line-number'><a name='L226' href='#L226'><span>226:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.48k</span>, <span class='None'>False</span>: <span class='covered-line'>19.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L226'><span>226:7</span></a></span>) to (<span class='line-number'><a href='#L226'><span>226:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (226:7)
     Condition C2 --> (226:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>22.4k</pre></td><td class='code'><pre>  const uint64_t Align = RequiredAlign.valueOrOne().value();</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>22.4k</pre></td><td class='code'><pre>  if (isInt&lt;12&gt;(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.4k</span>, <span class='None'>False</span>: <span class='covered-line'>953</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>21.4k</pre></td><td class='code'><pre>    BuildMI(MBB, II, DL, TII-&gt;get(RISCV::ADDI), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>21.4k</pre></td><td class='code'><pre>        .addReg(SrcReg, getKillRegState(KillSrcReg))</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>21.4k</pre></td><td class='code'><pre>        .addImm(Val)</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>21.4k</pre></td><td class='code'><pre>        .setMIFlag(Flag);</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>21.4k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>21.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to split the offset across two ADDIs. We need to keep the intermediate</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // result aligned after each ADDI.  We need to determine the maximum value we</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can put in each ADDI. In the negative direction, we can use -2048 which is</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // always sufficiently aligned. In the positive direction, we need to find the</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // largest 12-bit immediate that is aligned.  Exclude -4096 since it can be</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // created with LUI.</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>953</pre></td><td class='code'><pre>  assert(Align &lt; 2048 &amp;&amp; &quot;Required alignment too large&quot;);</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>953</pre></td><td class='code'><pre>  int64_t MaxPosAdjStep = 2048 - Align;</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>953</pre></td><td class='code'><pre>  if (Val &gt; -4096 &amp;&amp; <div class='tooltip'>Val &lt;= (2 * MaxPosAdjStep)<span class='tooltip-content'>817</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>817</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>735</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L247'><span>247:7</span></a></span>) to (<span class='line-number'><a href='#L247'><span>247:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (247:7)
     Condition C2 --> (247:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    int64_t FirstAdj = Val &lt; 0 ? <div class='tooltip'>-2048<span class='tooltip-content'>37</span></div> : <div class='tooltip'>MaxPosAdjStep<span class='tooltip-content'>45</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    Val -= FirstAdj;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    BuildMI(MBB, II, DL, TII-&gt;get(RISCV::ADDI), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>        .addReg(SrcReg, getKillRegState(KillSrcReg))</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>        .addImm(FirstAdj)</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>        .setMIFlag(Flag);</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    BuildMI(MBB, II, DL, TII-&gt;get(RISCV::ADDI), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>        .addReg(DestReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>        .addImm(Val)</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>        .setMIFlag(Flag);</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use shNadd if doing so lets us materialize a 12 bit immediate with a single</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction.  This saves 1 instruction over the full lui/addi+add fallback</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // path.  We avoid anything which can be done with a single lui as it might</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // be compressible.  Note that the sh1add case is fully covered by the 2x addi</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // case just above and is thus ommitted.</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>871</pre></td><td class='code'><pre>  if (ST.hasStdExtZba() &amp;&amp; <div class='tooltip'>(Val &amp; 0xFFF) != 0<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>831</span>]
  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L266'><span>266:7</span></a></span>) to (<span class='line-number'><a href='#L266'><span>266:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (266:7)
     Condition C2 --> (266:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    unsigned Opc = 0;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    if (isShiftedInt&lt;12, 3&gt;(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L268' href='#L268'><span>268:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      Opc = RISCV::SH3ADD;</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      Val = Val &gt;&gt; 3;</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>7</span></div><div class='tooltip'>isShiftedInt&lt;12, 2&gt;(Val)<span class='tooltip-content'>7</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L271' href='#L271'><span>271:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      Opc = RISCV::SH2ADD;</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      Val = Val &gt;&gt; 2;</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    if (Opc) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      Register ScratchReg = MRI.createVirtualRegister(&amp;RISCV::GPRRegClass);</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      TII-&gt;movImm(MBB, II, DL, ScratchReg, Val, Flag);</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      BuildMI(MBB, II, DL, TII-&gt;get(Opc), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>          .addReg(ScratchReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>          .addReg(SrcReg, getKillRegState(KillSrcReg))</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>          .setMIFlag(Flag);</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>  unsigned Opc = RISCV::ADD;</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>  if (Val &lt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>721</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    Val = -Val;</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    Opc = RISCV::SUB;</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>  Register ScratchReg = MRI.createVirtualRegister(&amp;RISCV::GPRRegClass);</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>  TII-&gt;movImm(MBB, II, DL, ScratchReg, Val, Flag);</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>  BuildMI(MBB, II, DL, TII-&gt;get(Opc), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>      .addReg(SrcReg, getKillRegState(KillSrcReg))</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>      .addReg(ScratchReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>      .setMIFlag(Flag);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Split a VSPILLx_Mx pseudo into multiple whole register stores separated by</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// LMUL*VLENB bytes.</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>void RISCVRegisterInfo::lowerVSPILL(MachineBasicBlock::iterator II) const {</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  DebugLoc DL = II-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  MachineBasicBlock &amp;MBB = *II-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MBB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  const RISCVSubtarget &amp;STI = MF.getSubtarget&lt;RISCVSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  const TargetInstrInfo *TII = STI.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  const TargetRegisterInfo *TRI = STI.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  auto ZvlssegInfo = RISCV::isRVVSpillForZvlsseg(II-&gt;getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  unsigned NF = ZvlssegInfo-&gt;first;</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  unsigned LMUL = ZvlssegInfo-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  assert(NF * LMUL &lt;= 8 &amp;&amp; &quot;Invalid NF/LMUL combinations.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  unsigned Opcode, SubRegIdx;</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  switch (LMUL) {</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L317' href='#L317'><span>317:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;LMUL must be 1, 2, or 4.&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre><span class='red'>  </span>case 1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    Opcode = RISCV::VS1R_V;</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    SubRegIdx = RISCV::sub_vrm1_0;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre><span class='red'>  </span>case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L323' href='#L323'><span>323:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    Opcode = RISCV::VS2R_V;</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    SubRegIdx = RISCV::sub_vrm2_0;</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre><span class='red'>  </span>case 4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L327' href='#L327'><span>327:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Opcode = RISCV::VS4R_V;</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    SubRegIdx = RISCV::sub_vrm4_0;</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  static_assert(RISCV::sub_vrm1_7 == RISCV::sub_vrm1_0 + 7,</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                &quot;Unexpected subreg numbering&quot;);</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  static_assert(RISCV::sub_vrm2_3 == RISCV::sub_vrm2_0 + 3,</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                &quot;Unexpected subreg numbering&quot;);</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  static_assert(RISCV::sub_vrm4_1 == RISCV::sub_vrm4_0 + 1,</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                &quot;Unexpected subreg numbering&quot;);</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Register VL = MRI.createVirtualRegister(&amp;RISCV::GPRRegClass);</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Optimize for constant VLEN.</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (auto VLEN = STI.getRealVLen()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    const int64_t VLENB = *VLEN / 8;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    int64_t Offset = VLENB * LMUL;</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    STI.getInstrInfo()-&gt;movImm(MBB, II, DL, VL, Offset);</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    BuildMI(MBB, II, DL, TII-&gt;get(RISCV::PseudoReadVLENB), VL);</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    uint32_t ShiftAmount = Log2_32(LMUL);</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    if (ShiftAmount != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      BuildMI(MBB, II, DL, TII-&gt;get(RISCV::SLLI), VL)</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>          .addReg(VL)</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>          .addImm(ShiftAmount);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Register SrcReg = II-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Register Base = II-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  bool IsBaseKill = II-&gt;getOperand(1).isKill();</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Register NewBase = MRI.createVirtualRegister(&amp;RISCV::GPRRegClass);</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; NF; <div class='tooltip'>++I<span class='tooltip-content'>59</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L358' href='#L358'><span>358:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Adding implicit-use of super register to describe we are using part of</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // super register, that prevents machine verifier complaining when part of</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // subreg is undef, see comment in MachineVerifier::checkLiveness for more</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // detail.</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    BuildMI(MBB, II, DL, TII-&gt;get(Opcode))</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>        .addReg(TRI-&gt;getSubReg(SrcReg, SubRegIdx + I))</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>        .addReg(Base, getKillRegState(I == NF - 1))</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>        .addMemOperand(*(II-&gt;memoperands_begin()))</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>        .addReg(SrcReg, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    if (I != NF - 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L368' href='#L368'><span>368:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>      BuildMI(MBB, II, DL, TII-&gt;get(RISCV::ADD), NewBase)</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>          .addReg(Base, getKillRegState(I != 0 || <div class='tooltip'>IsBaseKill<span class='tooltip-content'>24</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L370'><span>370:41</span></a></span>) to (<span class='line-number'><a href='#L370'><span>370:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (370:41)
     Condition C2 --> (370:51)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>          .addReg(VL, getKillRegState(I == NF - 2));</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    Base = NewBase;</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  II-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Split a VSPILLx_Mx pseudo into multiple whole register loads separated by</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// LMUL*VLENB bytes.</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>void RISCVRegisterInfo::lowerVRELOAD(MachineBasicBlock::iterator II) const {</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  DebugLoc DL = II-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  MachineBasicBlock &amp;MBB = *II-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MBB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  const RISCVSubtarget &amp;STI = MF.getSubtarget&lt;RISCVSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  const TargetInstrInfo *TII = STI.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  const TargetRegisterInfo *TRI = STI.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  auto ZvlssegInfo = RISCV::isRVVSpillForZvlsseg(II-&gt;getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  unsigned NF = ZvlssegInfo-&gt;first;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  unsigned LMUL = ZvlssegInfo-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  assert(NF * LMUL &lt;= 8 &amp;&amp; &quot;Invalid NF/LMUL combinations.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  unsigned Opcode, SubRegIdx;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  switch (LMUL) {</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;LMUL must be 1, 2, or 4.&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre><span class='red'>  </span>case 1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L396' href='#L396'><span>396:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    Opcode = RISCV::VL1RE8_V;</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    SubRegIdx = RISCV::sub_vrm1_0;</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre><span class='red'>  </span>case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L400' href='#L400'><span>400:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    Opcode = RISCV::VL2RE8_V;</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    SubRegIdx = RISCV::sub_vrm2_0;</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre><span class='red'>  </span>case 4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Opcode = RISCV::VL4RE8_V;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    SubRegIdx = RISCV::sub_vrm4_0;</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  static_assert(RISCV::sub_vrm1_7 == RISCV::sub_vrm1_0 + 7,</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                &quot;Unexpected subreg numbering&quot;);</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  static_assert(RISCV::sub_vrm2_3 == RISCV::sub_vrm2_0 + 3,</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                &quot;Unexpected subreg numbering&quot;);</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  static_assert(RISCV::sub_vrm4_1 == RISCV::sub_vrm4_0 + 1,</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                &quot;Unexpected subreg numbering&quot;);</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Register VL = MRI.createVirtualRegister(&amp;RISCV::GPRRegClass);</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Optimize for constant VLEN.</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (auto VLEN = STI.getRealVLen()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L418' href='#L418'><span>418:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    const int64_t VLENB = *VLEN / 8;</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    int64_t Offset = VLENB * LMUL;</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    STI.getInstrInfo()-&gt;movImm(MBB, II, DL, VL, Offset);</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    BuildMI(MBB, II, DL, TII-&gt;get(RISCV::PseudoReadVLENB), VL);</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    uint32_t ShiftAmount = Log2_32(LMUL);</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    if (ShiftAmount != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      BuildMI(MBB, II, DL, TII-&gt;get(RISCV::SLLI), VL)</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>          .addReg(VL)</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>          .addImm(ShiftAmount);</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Register DestReg = II-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Register Base = II-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  bool IsBaseKill = II-&gt;getOperand(1).isKill();</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Register NewBase = MRI.createVirtualRegister(&amp;RISCV::GPRRegClass);</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; NF; <div class='tooltip'>++I<span class='tooltip-content'>59</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    BuildMI(MBB, II, DL, TII-&gt;get(Opcode),</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>            TRI-&gt;getSubReg(DestReg, SubRegIdx + I))</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>        .addReg(Base, getKillRegState(I == NF - 1))</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>        .addMemOperand(*(II-&gt;memoperands_begin()));</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    if (I != NF - 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L440' href='#L440'><span>440:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>      BuildMI(MBB, II, DL, TII-&gt;get(RISCV::ADD), NewBase)</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>          .addReg(Base, getKillRegState(I != 0 || <div class='tooltip'>IsBaseKill<span class='tooltip-content'>24</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L442' href='#L442'><span>442:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L442' href='#L442'><span>442:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L442'><span>442:41</span></a></span>) to (<span class='line-number'><a href='#L442'><span>442:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (442:41)
     Condition C2 --> (442:51)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>          .addReg(VL, getKillRegState(I == NF - 2));</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    Base = NewBase;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  II-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RISCVRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            int SPAdj, unsigned FIOperandNum,</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>                                            RegScavenger *RS) const {</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  assert(SPAdj == 0 &amp;&amp; &quot;Unexpected non-zero SPAdj value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  MachineInstr &amp;MI = *II;</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  const RISCVSubtarget &amp;ST = MF.getSubtarget&lt;RISCVSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  int FrameIndex = MI.getOperand(FIOperandNum).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  Register FrameReg;</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  StackOffset Offset =</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>      getFrameLowering(MF)-&gt;getFrameIndexReference(MF, FrameIndex, FrameReg);</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  bool IsRVVSpill = RISCV::isRVVSpill(MI);</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  if (!IsRVVSpill)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>    Offset += StackOffset::getFixed(MI.getOperand(FIOperandNum + 1).getImm());</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  if (Offset.getScalable() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L468' href='#L468'><span>468:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.90k</span>, <span class='None'>False</span>: <span class='covered-line'>55.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>      <div class='tooltip'>ST.getRealMinVLen() == ST.getRealMaxVLen()<span class='tooltip-content'>1.90k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.89k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L468'><span>468:7</span></a></span>) to (<span class='line-number'><a href='#L468'><span>469:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (468:7)
     Condition C2 --> (469:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For an exact VLEN value, scalable offsets become constant and thus</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // can be converted entirely into fixed offsets.</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    int64_t FixedValue = Offset.getFixed();</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    int64_t ScalableValue = Offset.getScalable();</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    assert(ScalableValue % 8 == 0 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>           &quot;Scalable offset is not a multiple of a single vector size.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    int64_t NumOfVReg = ScalableValue / 8;</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    int64_t VLENB = ST.getRealMinVLen() / 8;</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    Offset = StackOffset::getFixed(FixedValue + NumOfVReg * VLENB);</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  if (!isInt&lt;32&gt;(Offset.getFixed())) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L481' href='#L481'><span>481:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    report_fatal_error(</span></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        &quot;Frame offsets outside of the signed 32-bit range not supported&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  if (!IsRVVSpill) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L486' href='#L486'><span>486:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>    int64_t Val = Offset.getFixed();</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>    int64_t Lo12 = SignExtend64&lt;12&gt;(Val);</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>    unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>    if (Opc == RISCV::ADDI &amp;&amp; <div class='tooltip'>!isInt&lt;12&gt;(Val)<span class='tooltip-content'>3.25k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.25k</span>, <span class='None'>False</span>: <span class='covered-line'>50.7k</span>]
  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>3.19k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L490'><span>490:9</span></a></span>) to (<span class='line-number'><a href='#L490'><span>490:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (490:9)
     Condition C2 --> (490:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We chose to emit the canonical immediate sequence rather than folding</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the offset into the using add under the theory that doing so doesn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // save dynamic instruction count and some target may fuse the canonical</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // 32 bit immediate sequence.  We still need to clear the portion of the</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // offset encoded in the immediate.</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      MI.getOperand(FIOperandNum + 1).ChangeToImmediate(0);</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>    } else if ((Opc == RISCV::PREFETCH_I || Opc == RISCV::PREFETCH_R ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L497' href='#L497'><span>497:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>53.9k</span>]
  Branch (<span class='line-number'><a name='L497' href='#L497'><span>497:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>53.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>                <div class='tooltip'>Opc == RISCV::PREFETCH_W<span class='tooltip-content'>53.9k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>53.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>               <div class='tooltip'>(Lo12 &amp; 0b11111) != 0<span class='tooltip-content'>18</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L497'><span>497:16</span></a></span>) to (<span class='line-number'><a href='#L497'><span>499:37</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (497:17)
     Condition C2 --> (497:45)
     Condition C3 --> (498:17)
     Condition C4 --> (499:16)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  -  = F      }
  2 { F,  T,  -,  F  = F      }
  3 { F,  T,  -,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Prefetch instructions require the offset to be 32 byte aligned.</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      MI.getOperand(FIOperandNum + 1).ChangeToImmediate(0);</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>    } else if ((Opc == RISCV::PseudoRV32ZdinxLD ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>53.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>                <div class='tooltip'>Opc == RISCV::PseudoRV32ZdinxSD<span class='tooltip-content'>53.9k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L503' href='#L503'><span>503:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>53.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>               <div class='tooltip'>Lo12 &gt;= 2044<span class='tooltip-content'>14</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L502'><span>502:16</span></a></span>) to (<span class='line-number'><a href='#L502'><span>504:28</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (502:17)
     Condition C2 --> (503:17)
     Condition C3 --> (504:16)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  F  = F      }
  3 { F,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This instruction will be split into 2 instructions. The second</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction will add 4 to the immediate. If that would overflow 12</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // bits, we can&apos;t fold the offset.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MI.getOperand(FIOperandNum + 1).ChangeToImmediate(0);</span></pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre><span class='red'>    }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We can encode an add with 12 bit signed immediate in the immediate</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // operand of our user instruction.  As a result, the remaining</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // offset can by construction, at worst, a LUI and a ADD.</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>      MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Lo12);</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>      Offset = StackOffset::get((uint64_t)Val - (uint64_t)Lo12,</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>                                Offset.getScalable());</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  if (Offset.getScalable() || <div class='tooltip'>Offset.getFixed()<span class='tooltip-content'>55.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L519' href='#L519'><span>519:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.89k</span>, <span class='None'>False</span>: <span class='covered-line'>55.4k</span>]
  Branch (<span class='line-number'><a name='L519' href='#L519'><span>519:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.08k</span>, <span class='None'>False</span>: <span class='covered-line'>53.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L519'><span>519:7</span></a></span>) to (<span class='line-number'><a href='#L519'><span>519:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (519:7)
     Condition C2 --> (519:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    Register DestReg;</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    if (MI.getOpcode() == RISCV::ADDI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L521' href='#L521'><span>521:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>3.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      DestReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      DestReg = MRI.createVirtualRegister(&amp;RISCV::GPRRegClass);</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    adjustReg(*II-&gt;getParent(), II, DL, DestReg, FrameReg, Offset,</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>              MachineInstr::NoFlags, std::nullopt);</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    MI.getOperand(FIOperandNum).ChangeToRegister(DestReg, /*IsDef*/false,</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>                                                 /*IsImp*/false,</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>                                                 /*IsKill*/true);</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>53.3k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>53.3k</pre></td><td class='code'><pre>    MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, /*IsDef*/false,</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>53.3k</pre></td><td class='code'><pre>                                                 /*IsImp*/false,</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>53.3k</pre></td><td class='code'><pre>                                                 /*IsKill*/false);</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>53.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If after materializing the adjustment, we have a pointless ADDI, remove it</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>  if (MI.getOpcode() == RISCV::ADDI &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.25k</span>, <span class='None'>False</span>: <span class='covered-line'>54.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(0).getReg() == MI.getOperand(1).getReg()<span class='tooltip-content'>3.25k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>3.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>57.3k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(2).getImm() == 0<span class='tooltip-content'>96</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L537'><span>537:7</span></a></span>) to (<span class='line-number'><a href='#L537'><span>539:37</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (537:7)
     Condition C2 --> (538:7)
     Condition C3 --> (539:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle spill/fill of synthetic register classes for segment operations to</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ensure correctness in the edge case one gets spilled. There are many</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // possible optimizations here, but given the extreme rarity of such spills,</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we prefer simplicity of implementation for now.</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>57.2k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57.2k</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case RISCV::PseudoVSPILL2_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case RISCV::PseudoVSPILL2_M2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  case RISCV::PseudoVSPILL2_M4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  case RISCV::PseudoVSPILL3_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L552' href='#L552'><span>552:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  case RISCV::PseudoVSPILL3_M2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L553' href='#L553'><span>553:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  case RISCV::PseudoVSPILL4_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L554' href='#L554'><span>554:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case RISCV::PseudoVSPILL4_M2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L555' href='#L555'><span>555:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case RISCV::PseudoVSPILL5_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L556' href='#L556'><span>556:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case RISCV::PseudoVSPILL6_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  case RISCV::PseudoVSPILL7_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L558' href='#L558'><span>558:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  case RISCV::PseudoVSPILL8_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L559' href='#L559'><span>559:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    lowerVSPILL(II);</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case RISCV::PseudoVRELOAD2_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case RISCV::PseudoVRELOAD2_M2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L563' href='#L563'><span>563:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  case RISCV::PseudoVRELOAD2_M4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L564' href='#L564'><span>564:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  case RISCV::PseudoVRELOAD3_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  case RISCV::PseudoVRELOAD3_M2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L566' href='#L566'><span>566:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  case RISCV::PseudoVRELOAD4_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L567' href='#L567'><span>567:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case RISCV::PseudoVRELOAD4_M2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L568' href='#L568'><span>568:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case RISCV::PseudoVRELOAD5_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case RISCV::PseudoVRELOAD6_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L570' href='#L570'><span>570:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  case RISCV::PseudoVRELOAD7_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L571' href='#L571'><span>571:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  case RISCV::PseudoVRELOAD8_M1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L572' href='#L572'><span>572:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    lowerVRELOAD(II);</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>57.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>57.2k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>57.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RISCVRegisterInfo::requiresVirtualBaseRegisters(</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>    const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Returns true if the instruction&apos;s frame index reference would be better</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// served by a base register other than FP or SP.</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Used by LocalStackSlotAllocation pass to determine which frame index</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// references it should create new base registers for.</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RISCVRegisterInfo::needsFrameBaseReg(MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>                                          int64_t Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  unsigned FIOperandNum = 0;</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>27.4k</pre></td><td class='code'><pre>  for (; !MI-&gt;getOperand(FIOperandNum).isFI(); <div class='tooltip'>FIOperandNum++<span class='tooltip-content'>13.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.7k</span>, <span class='None'>False</span>: <span class='covered-line'>13.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>    assert(FIOperandNum &lt; MI-&gt;getNumOperands() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>           &quot;Instr doesn&apos;t have FrameIndex operand&quot;);</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For RISC-V, The machine instructions that include a FrameIndex operand</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // are load/store, ADDI instructions.</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  unsigned MIFrm = RISCVII::getFormat(MI-&gt;getDesc().TSFlags);</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  if (MIFrm != RISCVII::InstFormatI &amp;&amp; <div class='tooltip'>MIFrm != RISCVII::InstFormatS<span class='tooltip-content'>7.74k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.74k</span>, <span class='None'>False</span>: <span class='covered-line'>5.98k</span>]
  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>7.74k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L599'><span>599:7</span></a></span>) to (<span class='line-number'><a href='#L599'><span>599:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (599:7)
     Condition C2 --> (599:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We only generate virtual base registers for loads and stores, so</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // return false for everything else.</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  if (!MI-&gt;mayLoad() &amp;&amp; <div class='tooltip'>!MI-&gt;mayStore()<span class='tooltip-content'>10.4k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L603' href='#L603'><span>603:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.4k</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
  Branch (<span class='line-number'><a name='L603' href='#L603'><span>603:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.71k</span>, <span class='None'>False</span>: <span class='covered-line'>7.72k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L603'><span>603:7</span></a></span>) to (<span class='line-number'><a href='#L603'><span>603:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (603:7)
     Condition C2 --> (603:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>2.71k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI-&gt;getMF();</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  const RISCVFrameLowering *TFI = getFrameLowering(MF);</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  unsigned CalleeSavedSize = 0;</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  Offset += getFrameIndexInstrOffset(MI, FIOperandNum);</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Estimate the stack size used to store callee saved registers(</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // excludes reserved registers).</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  BitVector ReservedRegs = getReservedRegs(MF);</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>  for (const MCPhysReg *R = MRI.getCalleeSavedRegs(); MCPhysReg Reg = *R; <div class='tooltip'>++R<span class='tooltip-content'>223k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:65</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>223k</span>, <span class='None'>False</span>: <span class='covered-line'>11.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>    if (!ReservedRegs.test(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217k</span>, <span class='None'>False</span>: <span class='covered-line'>6.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>217k</pre></td><td class='code'><pre>      CalleeSavedSize += getSpillSize(*getMinimalPhysRegClass(Reg));</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  int64_t MaxFPOffset = Offset - CalleeSavedSize;</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  if (TFI-&gt;hasFP(MF) &amp;&amp; <div class='tooltip'>!shouldRealignStack(MF)<span class='tooltip-content'>3.62k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L622' href='#L622'><span>622:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.62k</span>, <span class='None'>False</span>: <span class='covered-line'>7.38k</span>]
  Branch (<span class='line-number'><a name='L622' href='#L622'><span>622:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>403</span>, <span class='None'>False</span>: <span class='covered-line'>3.21k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L622'><span>622:7</span></a></span>) to (<span class='line-number'><a href='#L622'><span>622:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (622:7)
     Condition C2 --> (622:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>403</pre></td><td class='code'><pre>    return !isFrameOffsetLegal(MI, RISCV::X8, MaxFPOffset);</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Assume 128 bytes spill slots size to estimate the maximum possible</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // offset relative to the stack pointer.</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: The 128 is copied from ARM. We should run some statistics and pick a</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // real one for RISC-V.</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  int64_t MaxSPOffset = Offset + 128;</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  MaxSPOffset += MFI.getLocalFrameSize();</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  return !isFrameOffsetLegal(MI, RISCV::X2, MaxSPOffset);</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Determine whether a given base register plus offset immediate is</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// encodable to resolve a frame index.</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RISCVRegisterInfo::isFrameOffsetLegal(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           Register BaseReg,</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>                                           int64_t Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  unsigned FIOperandNum = 0;</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>22.0k</pre></td><td class='code'><pre>  while (!MI-&gt;getOperand(FIOperandNum).isFI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.0k</span>, <span class='None'>False</span>: <span class='covered-line'>11.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>    FIOperandNum++;</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>    assert(FIOperandNum &lt; MI-&gt;getNumOperands() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>           &quot;Instr does not have a FrameIndex operand!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  Offset += getFrameIndexInstrOffset(MI, FIOperandNum);</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  return isInt&lt;12&gt;(Offset);</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Insert defining instruction(s) for a pointer to FrameIdx before</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// insertion point I.</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return materialized frame pointer.</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register RISCVRegisterInfo::materializeFrameBaseRegister(MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                         int FrameIdx,</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                                         int64_t Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  MachineBasicBlock::iterator MBBI = MBB-&gt;begin();</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  DebugLoc DL;</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  if (MBBI != MBB-&gt;end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L658' href='#L658'><span>658:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    DL = MBBI-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  MachineFunction *MF = MBB-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MFI = MF-&gt;getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  const TargetInstrInfo *TII = MF-&gt;getSubtarget().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  Register BaseReg = MFI.createVirtualRegister(&amp;RISCV::GPRRegClass);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  BuildMI(*MBB, MBBI, DL, TII-&gt;get(RISCV::ADDI), BaseReg)</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      .addFrameIndex(FrameIdx)</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      .addImm(Offset);</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  return BaseReg;</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Resolve a frame index operand of an instruction to reference the</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// indicated base register plus offset instead.</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void RISCVRegisterInfo::resolveFrameIndex(MachineInstr &amp;MI, Register BaseReg,</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                                          int64_t Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  unsigned FIOperandNum = 0;</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  while (!MI.getOperand(FIOperandNum).isFI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L676' href='#L676'><span>676:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    FIOperandNum++;</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    assert(FIOperandNum &lt; MI.getNumOperands() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>           &quot;Instr does not have a FrameIndex operand!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  Offset += getFrameIndexInstrOffset(&amp;MI, FIOperandNum);</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FrameIndex Operands are always represented as a</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register followed by an immediate.</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  MI.getOperand(FIOperandNum).ChangeToRegister(BaseReg, false);</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Get the offset from the referenced frame index in the instruction,</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// if there is one.</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>int64_t RISCVRegisterInfo::getFrameIndexInstrOffset(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>22.0k</pre></td><td class='code'><pre>                                                    int Idx) const {</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>22.0k</pre></td><td class='code'><pre>  assert((RISCVII::getFormat(MI-&gt;getDesc().TSFlags) == RISCVII::InstFormatI ||</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>22.0k</pre></td><td class='code'><pre>          RISCVII::getFormat(MI-&gt;getDesc().TSFlags) == RISCVII::InstFormatS) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>22.0k</pre></td><td class='code'><pre>         &quot;The MI must be I or S format.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>22.0k</pre></td><td class='code'><pre>  assert(MI-&gt;getOperand(Idx).isFI() &amp;&amp; &quot;The Idx&apos;th operand of MI is not a &quot;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>22.0k</pre></td><td class='code'><pre>                                       &quot;FrameIndex operand&quot;);</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>22.0k</pre></td><td class='code'><pre>  return MI-&gt;getOperand(Idx + 1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>22.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>Register RISCVRegisterInfo::getFrameRegister(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>  const TargetFrameLowering *TFI = getFrameLowering(MF);</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>  return TFI-&gt;hasFP(MF) ? <div class='tooltip'>RISCV::X8<span class='tooltip-content'>2.39k</span></div> : <div class='tooltip'>RISCV::X2<span class='tooltip-content'>183k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L703' href='#L703'><span>703:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.39k</span>, <span class='None'>False</span>: <span class='covered-line'>183k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const uint32_t *</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RISCVRegisterInfo::getCallPreservedMask(const MachineFunction &amp; MF,</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>8.61k</pre></td><td class='code'><pre>                                        CallingConv::ID CC) const {</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>8.61k</pre></td><td class='code'><pre>  auto &amp;Subtarget = MF.getSubtarget&lt;RISCVSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>8.61k</pre></td><td class='code'><pre>  if (CC == CallingConv::GHC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L711' href='#L711'><span>711:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>8.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return CSR_NoRegs_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>8.60k</pre></td><td class='code'><pre>  switch (Subtarget.getTargetABI()) {</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unrecognized ABI&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVABI::ABI_ILP32E:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>8.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  case RISCVABI::ABI_LP64E:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L717' href='#L717'><span>717:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>8.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>    return CSR_ILP32E_LP64E_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>3.44k</pre></td><td class='code'><pre>  case RISCVABI::ABI_ILP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L719' href='#L719'><span>719:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.44k</span>, <span class='None'>False</span>: <span class='covered-line'>5.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>6.32k</pre></td><td class='code'><pre>  case RISCVABI::ABI_LP64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L720' href='#L720'><span>720:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.88k</span>, <span class='None'>False</span>: <span class='covered-line'>5.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>6.32k</pre></td><td class='code'><pre>    if (CC == CallingConv::RISCV_VectorCall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L721' href='#L721'><span>721:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return CSR_ILP32_LP64_V_RegMask</span>;</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>6.32k</pre></td><td class='code'><pre>    return CSR_ILP32_LP64_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>466</pre></td><td class='code'><pre>  case RISCVABI::ABI_ILP32F:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L724' href='#L724'><span>724:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>466</span>, <span class='None'>False</span>: <span class='covered-line'>8.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>840</pre></td><td class='code'><pre>  case RISCVABI::ABI_LP64F:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L725' href='#L725'><span>725:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>374</span>, <span class='None'>False</span>: <span class='covered-line'>8.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>840</pre></td><td class='code'><pre>    if (CC == CallingConv::RISCV_VectorCall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>840</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return CSR_ILP32F_LP64F_V_RegMask</span>;</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>840</pre></td><td class='code'><pre>    return CSR_ILP32F_LP64F_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>588</pre></td><td class='code'><pre>  case RISCVABI::ABI_ILP32D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>588</span>, <span class='None'>False</span>: <span class='covered-line'>8.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>  case RISCVABI::ABI_LP64D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L730' href='#L730'><span>730:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>669</span>, <span class='None'>False</span>: <span class='covered-line'>7.93k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    if (CC == CallingConv::RISCV_VectorCall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return CSR_ILP32D_LP64D_V_RegMask</span>;</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    return CSR_ILP32D_LP64D_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>8.60k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>8.60k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RISCVRegisterInfo::getLargestLegalSuperClass(const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>                                             const MachineFunction &amp;) const {</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>  if (RC == &amp;RISCV::VMV0RegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L740' href='#L740'><span>740:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>107k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return &amp;RISCV::VRRegClass;</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>  if (RC == &amp;RISCV::VRNoV0RegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L742' href='#L742'><span>742:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.4k</span>, <span class='None'>False</span>: <span class='covered-line'>96.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>    return &amp;RISCV::VRRegClass;</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>96.3k</pre></td><td class='code'><pre>  if (RC == &amp;RISCV::VRM2NoV0RegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.05k</span>, <span class='None'>False</span>: <span class='covered-line'>91.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>5.05k</pre></td><td class='code'><pre>    return &amp;RISCV::VRM2RegClass;</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>91.3k</pre></td><td class='code'><pre>  if (RC == &amp;RISCV::VRM4NoV0RegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.23k</span>, <span class='None'>False</span>: <span class='covered-line'>86.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>5.23k</pre></td><td class='code'><pre>    return &amp;RISCV::VRM4RegClass;</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>86.0k</pre></td><td class='code'><pre>  if (RC == &amp;RISCV::VRM8NoV0RegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L748' href='#L748'><span>748:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.89k</span>, <span class='None'>False</span>: <span class='covered-line'>78.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>7.89k</pre></td><td class='code'><pre>    return &amp;RISCV::VRM8RegClass;</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>78.1k</pre></td><td class='code'><pre>  return RC;</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>86.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void RISCVRegisterInfo::getOffsetOpcodes(const StackOffset &amp;Offset,</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                                         SmallVectorImpl&lt;uint64_t&gt; &amp;Ops) const {</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VLENB is the length of a vector register in bytes. We use &lt;vscale x 8 x i8&gt;</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to represent one vector register. The dwarf offset is</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VLENB * scalable_offset / 8.</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  assert(Offset.getScalable() % 8 == 0 &amp;&amp; &quot;Invalid frame offset&quot;);</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add fixed-sized offset using existing DIExpression interface.</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  DIExpression::appendOffset(Ops, Offset.getFixed());</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  unsigned VLENB = getDwarfRegNum(RISCV::VLENB, true);</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  int64_t VLENBSized = Offset.getScalable() / 8;</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (VLENBSized &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L765' href='#L765'><span>765:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Ops.push_back(dwarf::DW_OP_constu);</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Ops.push_back(VLENBSized);</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Ops.append({dwarf::DW_OP_bregx, VLENB, 0ULL});</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Ops.push_back(dwarf::DW_OP_mul);</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Ops.push_back(dwarf::DW_OP_plus);</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  } else if (VLENBSized &lt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L771' href='#L771'><span>771:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Ops.push_back(dwarf::DW_OP_constu);</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Ops.push_back(-VLENBSized);</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Ops.append({dwarf::DW_OP_bregx, VLENB, 0ULL});</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Ops.push_back(dwarf::DW_OP_mul);</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Ops.push_back(dwarf::DW_OP_minus);</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>1.48M</pre></td><td class='code'><pre>RISCVRegisterInfo::getRegisterCostTableIndex(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>1.48M</pre></td><td class='code'><pre>  return MF.getSubtarget&lt;RISCVSubtarget&gt;().hasStdExtCOrZca() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L782' href='#L782'><span>782:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.62k</span>, <span class='None'>False</span>: <span class='covered-line'>1.47M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>1.48M</pre></td><td class='code'><pre>                 <div class='tooltip'>!DisableCostPerUse<span class='tooltip-content'>8.62k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L783' href='#L783'><span>783:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.62k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L782'><span>782:10</span></a></span>) to (<span class='line-number'><a href='#L782'><span>783:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (782:10)
     Condition C2 --> (783:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>1.48M</pre></td><td class='code'><pre>             ? <div class='tooltip'>1<span class='tooltip-content'>8.62k</span></div></pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>1.48M</pre></td><td class='code'><pre>             : <div class='tooltip'>0<span class='tooltip-content'>1.47M</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>1.48M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Add two address hints to improve chances of being able to use a compressed</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instruction.</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RISCVRegisterInfo::getRegAllocationHints(</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register VirtReg, ArrayRef&lt;MCPhysReg&gt; Order,</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SmallVectorImpl&lt;MCPhysReg&gt; &amp;Hints, const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>    const VirtRegMap *VRM, const LiveRegMatrix *Matrix) const {</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  const MachineRegisterInfo *MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  auto &amp;Subtarget = MF.getSubtarget&lt;RISCVSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  bool BaseImplRetVal = TargetRegisterInfo::getRegAllocationHints(</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>      VirtReg, Order, Hints, MF, VRM, Matrix);</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  if (!VRM || DisableRegAllocHints)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L800' href='#L800'><span>800:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
  Branch (<span class='line-number'><a name='L800' href='#L800'><span>800:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L800'><span>800:7</span></a></span>) to (<span class='line-number'><a href='#L800'><span>800:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (800:7)
     Condition C2 --> (800:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return BaseImplRetVal</span>;</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add any two address hints after any copy hints.</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  SmallSet&lt;Register, 4&gt; TwoAddrHints;</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  auto tryAddHint = [&amp;](const MachineOperand &amp;VRRegMO, const MachineOperand &amp;MO,</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>                        bool NeedGPRC) -&gt; void {</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>    Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>    Register PhysReg = Reg.isPhysical() ? <div class='tooltip'>Reg<span class='tooltip-content'>6.38k</span></div> : <div class='tooltip'>Register(VRM-&gt;getPhys(Reg))<span class='tooltip-content'>152k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L809' href='#L809'><span>809:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.38k</span>, <span class='None'>False</span>: <span class='covered-line'>152k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Support GPRPair subregisters? Need to be careful with even/odd</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // registers. If the virtual register is an odd register of a pair and the</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // physical register is even (or vice versa), we should not add the hint.</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>    if (PhysReg &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>68.0k</span></div><div class='tooltip'>!NeedGPRC<span class='tooltip-content'>68.0k</span></div> || <div class='tooltip'>RISCV::GPRCRegClass.contains(PhysReg)<span class='tooltip-content'>32.1k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L813' href='#L813'><span>813:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68.0k</span>, <span class='None'>False</span>: <span class='covered-line'>90.7k</span>]
  Branch (<span class='line-number'><a name='L813' href='#L813'><span>813:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35.9k</span>, <span class='None'>False</span>: <span class='covered-line'>32.1k</span>]
  Branch (<span class='line-number'><a name='L813' href='#L813'><span>813:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>        <div class='tooltip'>!MO.getSubReg()<span class='tooltip-content'>65.5k</span></div> &amp;&amp; <div class='tooltip'>!VRRegMO.getSubReg()<span class='tooltip-content'>65.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L814' href='#L814'><span>814:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65.5k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L814' href='#L814'><span>814:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65.5k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L813'><span>813:9</span></a></span>) to (<span class='line-number'><a href='#L813'><span>814:48</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (813:9)
     Condition C2 --> (813:21)
     Condition C3 --> (813:34)
     Condition C4 --> (814:9)
     Condition C5 --> (814:28)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  F,  -,  -  = F      }
  3 { T,  T,  -,  T,  T  = T      }
  4 { T,  F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 60.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>65.5k</pre></td><td class='code'><pre>      if (!MRI-&gt;isReserved(PhysReg) &amp;&amp; <div class='tooltip'>!is_contained(Hints, PhysReg)<span class='tooltip-content'>60.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L815' href='#L815'><span>815:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60.3k</span>, <span class='None'>False</span>: <span class='covered-line'>5.16k</span>]
  Branch (<span class='line-number'><a name='L815' href='#L815'><span>815:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.26k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L815'><span>815:11</span></a></span>) to (<span class='line-number'><a href='#L815'><span>815:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (815:11)
     Condition C2 --> (815:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>59.1k</pre></td><td class='code'><pre>        TwoAddrHints.insert(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>65.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is all of the compressible binary instructions. If an instruction</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // needs GPRC register class operands \p NeedGPRC will be set to true.</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>2.77M</pre></td><td class='code'><pre>  auto isCompressible = [&amp;Subtarget](const MachineInstr &amp;MI, bool &amp;NeedGPRC) {</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>2.77M</pre></td><td class='code'><pre>    NeedGPRC = false;</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>2.77M</pre></td><td class='code'><pre>    switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>2.55M</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L825' href='#L825'><span>825:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.55M</span>, <span class='None'>False</span>: <span class='covered-line'>213k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>2.55M</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>    case RISCV::AND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L827' href='#L827'><span>827:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.75M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>    case RISCV::OR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L828' href='#L828'><span>828:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>    case RISCV::XOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L829' href='#L829'><span>829:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.96k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>43.0k</pre></td><td class='code'><pre>    case RISCV::SUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L830' href='#L830'><span>830:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.02k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>    case RISCV::ADDW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L831' href='#L831'><span>831:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00k</span>, <span class='None'>False</span>: <span class='covered-line'>2.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>45.4k</pre></td><td class='code'><pre>    case RISCV::SUBW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L832' href='#L832'><span>832:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>2.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>45.4k</pre></td><td class='code'><pre>      NeedGPRC = true;</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>45.4k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>    case RISCV::ANDI: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L835' href='#L835'><span>835:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.8k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>      NeedGPRC = true;</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>      if (!MI.getOperand(2).isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L837' href='#L837'><span>837:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>      int64_t Imm = MI.getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>      if (isInt&lt;6&gt;(Imm))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L840' href='#L840'><span>840:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.32k</span>, <span class='None'>False</span>: <span class='covered-line'>4.51k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>8.32k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // c.zext.b</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>4.51k</pre></td><td class='code'><pre>      return Subtarget.hasStdExtZcb() &amp;&amp; <div class='tooltip'>Imm == 255<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L843' href='#L843'><span>843:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4.51k</span>]
  Branch (<span class='line-number'><a name='L843' href='#L843'><span>843:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L843'><span>843:14</span></a></span>) to (<span class='line-number'><a href='#L843'><span>843:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (843:14)
     Condition C2 --> (843:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>    case RISCV::SRAI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L845' href='#L845'><span>845:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.10k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>    case RISCV::SRLI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L846' href='#L846'><span>846:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.77k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>      NeedGPRC = true;</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>    case RISCV::ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L849' href='#L849'><span>849:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.1k</span>, <span class='None'>False</span>: <span class='covered-line'>2.71M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>79.7k</pre></td><td class='code'><pre>    case RISCV::SLLI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L850' href='#L850'><span>850:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.74M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>79.7k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>45.1k</pre></td><td class='code'><pre>    case RISCV::ADDI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L852' href='#L852'><span>852:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.1k</span>, <span class='None'>False</span>: <span class='covered-line'>2.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>53.2k</pre></td><td class='code'><pre>    case RISCV::ADDIW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L853' href='#L853'><span>853:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.14k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>53.2k</pre></td><td class='code'><pre>      return MI.getOperand(2).isImm() &amp;&amp; <div class='tooltip'>isInt&lt;6&gt;(MI.getOperand(2).getImm())<span class='tooltip-content'>46.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L854' href='#L854'><span>854:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.1k</span>, <span class='None'>False</span>: <span class='covered-line'>7.13k</span>]
  Branch (<span class='line-number'><a name='L854' href='#L854'><span>854:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.6k</span>, <span class='None'>False</span>: <span class='covered-line'>23.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L854'><span>854:14</span></a></span>) to (<span class='line-number'><a href='#L854'><span>854:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (854:14)
     Condition C2 --> (854:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>    case RISCV::MUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L855' href='#L855'><span>855:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.10k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>    case RISCV::SEXT_B:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L856' href='#L856'><span>856:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>2.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>3.40k</pre></td><td class='code'><pre>    case RISCV::SEXT_H:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L857' href='#L857'><span>857:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>2.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>3.48k</pre></td><td class='code'><pre>    case RISCV::ZEXT_H_RV32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L858' href='#L858'><span>858:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>2.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>3.62k</pre></td><td class='code'><pre>    case RISCV::ZEXT_H_RV64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L859' href='#L859'><span>859:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>2.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // c.mul, c.sext.b, c.sext.h, c.zext.h</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>3.62k</pre></td><td class='code'><pre>      NeedGPRC = true;</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>3.62k</pre></td><td class='code'><pre>      return Subtarget.hasStdExtZcb();</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    case RISCV::ADD_UW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L863' href='#L863'><span>863:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>290</span>, <span class='None'>False</span>: <span class='covered-line'>2.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // c.zext.w</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>      NeedGPRC = true;</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>      return Subtarget.hasStdExtZcb() &amp;&amp; <div class='tooltip'>MI.getOperand(2).isReg()<span class='tooltip-content'>2</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L866' href='#L866'><span>866:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>288</span>]
  Branch (<span class='line-number'><a name='L866' href='#L866'><span>866:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>             <div class='tooltip'>MI.getOperand(2).getReg() == RISCV::X0<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L867' href='#L867'><span>867:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L866'><span>866:14</span></a></span>) to (<span class='line-number'><a href='#L866'><span>867:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (866:14)
     Condition C2 --> (866:42)
     Condition C3 --> (867:14)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>4.92k</pre></td><td class='code'><pre>    case RISCV::XORI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L868' href='#L868'><span>868:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.92k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // c.not</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>4.92k</pre></td><td class='code'><pre>      NeedGPRC = true;</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>4.92k</pre></td><td class='code'><pre>      return Subtarget.hasStdExtZcb() &amp;&amp; <div class='tooltip'>MI.getOperand(2).isImm()<span class='tooltip-content'>2</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L871' href='#L871'><span>871:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4.92k</span>]
  Branch (<span class='line-number'><a name='L871' href='#L871'><span>871:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>4.92k</pre></td><td class='code'><pre>             <div class='tooltip'>MI.getOperand(2).getImm() == -1<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L872' href='#L872'><span>872:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L871'><span>871:14</span></a></span>) to (<span class='line-number'><a href='#L871'><span>872:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (871:14)
     Condition C2 --> (871:42)
     Condition C3 --> (872:14)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>2.77M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>2.77M</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Returns true if this operand is compressible. For non-registers it always</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // returns true. Immediate range was already checked in isCompressible.</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For registers, it checks if the register is a GPRC register. reg-reg</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions that require GPRC need all register operands to be GPRC.</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  auto isCompressibleOpnd = [&amp;](const MachineOperand &amp;MO) {</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>75.1k</pre></td><td class='code'><pre>    if (!MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L881' href='#L881'><span>881:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.2k</span>, <span class='None'>False</span>: <span class='covered-line'>53.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>    Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>    Register PhysReg = Reg.isPhysical() ? <div class='tooltip'>Reg<span class='tooltip-content'>17</span></div> : <div class='tooltip'>Register(VRM-&gt;getPhys(Reg))<span class='tooltip-content'>53.9k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L884' href='#L884'><span>884:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>53.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>    return PhysReg &amp;&amp; <div class='tooltip'>RISCV::GPRCRegClass.contains(PhysReg)<span class='tooltip-content'>33.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L885' href='#L885'><span>885:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.1k</span>, <span class='None'>False</span>: <span class='covered-line'>20.8k</span>]
  Branch (<span class='line-number'><a name='L885' href='#L885'><span>885:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.7k</span>, <span class='None'>False</span>: <span class='covered-line'>2.34k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L885'><span>885:12</span></a></span>) to (<span class='line-number'><a href='#L885'><span>885:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (885:12)
     Condition C2 --> (885:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>75.1k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>2.77M</pre></td><td class='code'><pre>  for (auto &amp;MO : MRI-&gt;reg_nodbg_operands(VirtReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L888' href='#L888'><span>888:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.77M</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>2.77M</pre></td><td class='code'><pre>    const MachineInstr &amp;MI = *MO.getParent();</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>2.77M</pre></td><td class='code'><pre>    unsigned OpIdx = MO.getOperandNo();</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>2.77M</pre></td><td class='code'><pre>    bool NeedGPRC;</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>2.77M</pre></td><td class='code'><pre>    if (isCompressible(MI, NeedGPRC)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L892' href='#L892'><span>892:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169k</span>, <span class='None'>False</span>: <span class='covered-line'>2.60M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>      if (OpIdx == 0 &amp;&amp; <div class='tooltip'>MI.getOperand(1).isReg()<span class='tooltip-content'>63.0k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L893' href='#L893'><span>893:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.0k</span>, <span class='None'>False</span>: <span class='covered-line'>106k</span>]
  Branch (<span class='line-number'><a name='L893' href='#L893'><span>893:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.96k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L893'><span>893:11</span></a></span>) to (<span class='line-number'><a href='#L893'><span>893:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (893:11)
     Condition C2 --> (893:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>61.0k</pre></td><td class='code'><pre>        if (!NeedGPRC || <div class='tooltip'>MI.getNumExplicitOperands() &lt; 3<span class='tooltip-content'>26.2k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L894' href='#L894'><span>894:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.7k</span>, <span class='None'>False</span>: <span class='covered-line'>26.2k</span>]
  Branch (<span class='line-number'><a name='L894' href='#L894'><span>894:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>26.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>61.0k</pre></td><td class='code'><pre>            <div class='tooltip'>MI.getOpcode() == RISCV::ADD_UW<span class='tooltip-content'>26.2k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L895' href='#L895'><span>895:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>26.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>61.0k</pre></td><td class='code'><pre>            <div class='tooltip'>isCompressibleOpnd(MI.getOperand(2))<span class='tooltip-content'>26.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L896' href='#L896'><span>896:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.1k</span>, <span class='None'>False</span>: <span class='covered-line'>5.09k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L894'><span>894:13</span></a></span>) to (<span class='line-number'><a href='#L894'><span>896:49</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (894:13)
     Condition C2 --> (894:26)
     Condition C3 --> (895:13)
     Condition C4 --> (896:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>          tryAddHint(MO, MI.getOperand(1), NeedGPRC);</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>61.0k</pre></td><td class='code'><pre>        if (MI.isCommutable() &amp;&amp; <div class='tooltip'>MI.getOperand(2).isReg()<span class='tooltip-content'>18.4k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.4k</span>, <span class='None'>False</span>: <span class='covered-line'>42.6k</span>]
  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.4k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>61.0k</pre></td><td class='code'><pre>            <div class='tooltip'>(<span class='tooltip-content'>18.4k</span></div><div class='tooltip'>!NeedGPRC<span class='tooltip-content'>18.4k</span></div> || <div class='tooltip'>isCompressibleOpnd(MI.getOperand(1))<span class='tooltip-content'>12.0k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L899' href='#L899'><span>899:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.39k</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
  Branch (<span class='line-number'><a name='L899' href='#L899'><span>899:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.04k</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L898'><span>898:13</span></a></span>) to (<span class='line-number'><a href='#L898'><span>899:64</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (898:13)
     Condition C2 --> (898:34)
     Condition C3 --> (899:14)
     Condition C4 --> (899:27)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  F,  F  = F      }
  3 { T,  T,  T,  -  = T      }
  4 { T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>14.4k</pre></td><td class='code'><pre>          tryAddHint(MO, MI.getOperand(2), NeedGPRC);</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>      } else if (OpIdx == 1 &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>49.0k</span></div><div class='tooltip'>!NeedGPRC<span class='tooltip-content'>49.0k</span></div> || <div class='tooltip'>MI.getNumExplicitOperands() &lt; 3<span class='tooltip-content'>24.8k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L901' href='#L901'><span>901:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.0k</span>, <span class='None'>False</span>: <span class='covered-line'>58.9k</span>]
  Branch (<span class='line-number'><a name='L901' href='#L901'><span>901:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.2k</span>, <span class='None'>False</span>: <span class='covered-line'>24.8k</span>]
  Branch (<span class='line-number'><a name='L901' href='#L901'><span>901:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>24.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>                                <div class='tooltip'>isCompressibleOpnd(MI.getOperand(2))<span class='tooltip-content'>24.8k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L902' href='#L902'><span>902:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.0k</span>, <span class='None'>False</span>: <span class='covered-line'>6.72k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L901'><span>901:18</span></a></span>) to (<span class='line-number'><a href='#L901'><span>902:70</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (901:18)
     Condition C2 --> (901:33)
     Condition C3 --> (901:46)
     Condition C4 --> (902:33)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  F,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { T,  F,  F,  T  = T      }
  5 { T,  F,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,5)
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>42.3k</pre></td><td class='code'><pre>        tryAddHint(MO, MI.getOperand(0), NeedGPRC);</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>65.6k</pre></td><td class='code'><pre>      } else if (MI.isCommutable() &amp;&amp; <div class='tooltip'>OpIdx == 2<span class='tooltip-content'>58.8k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L904' href='#L904'><span>904:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58.8k</span>, <span class='None'>False</span>: <span class='covered-line'>6.86k</span>]
  Branch (<span class='line-number'><a name='L904' href='#L904'><span>904:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53.3k</span>, <span class='None'>False</span>: <span class='covered-line'>5.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>65.6k</pre></td><td class='code'><pre>                 <div class='tooltip'>(<span class='tooltip-content'>53.3k</span></div><div class='tooltip'>!NeedGPRC<span class='tooltip-content'>53.3k</span></div> || <div class='tooltip'>isCompressibleOpnd(MI.getOperand(1))<span class='tooltip-content'>11.9k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L905' href='#L905'><span>905:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.3k</span>, <span class='None'>False</span>: <span class='covered-line'>11.9k</span>]
  Branch (<span class='line-number'><a name='L905' href='#L905'><span>905:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.67k</span>, <span class='None'>False</span>: <span class='covered-line'>7.30k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L904'><span>904:18</span></a></span>) to (<span class='line-number'><a href='#L904'><span>905:69</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (904:18)
     Condition C2 --> (904:39)
     Condition C3 --> (905:19)
     Condition C4 --> (905:32)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  F  = F      }
  4 { T,  T,  T,  -  = T      }
  5 { T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>46.0k</pre></td><td class='code'><pre>        tryAddHint(MO, MI.getOperand(0), NeedGPRC);</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>46.0k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>2.77M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  for (MCPhysReg OrderReg : Order)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L911' href='#L911'><span>911:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.9M</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>29.9M</pre></td><td class='code'><pre>    if (TwoAddrHints.count(OrderReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L912' href='#L912'><span>912:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56.1k</span>, <span class='None'>False</span>: <span class='covered-line'>29.8M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>56.1k</pre></td><td class='code'><pre>      Hints.push_back(OrderReg);</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  return BaseImplRetVal;</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>