Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/DigitLights.vhd" in Library work.
Architecture behavioral of Entity digitlights is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DigitLights> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd" line 112: Width mismatch. <Ram1Addr> has a width of 18 bits but assigned expression is 16-bit wide.
WARNING:Xst:1610 - "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd" line 114: Width mismatch. <displayAddr> has a width of 18 bits but assigned expression is 16-bit wide.
WARNING:Xst:1610 - "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd" line 127: Width mismatch. <Ram1Addr> has a width of 18 bits but assigned expression is 16-bit wide.
WARNING:Xst:1610 - "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd" line 130: Width mismatch. <displayAddr> has a width of 18 bits but assigned expression is 16-bit wide.
WARNING:Xst:1610 - "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd" line 145: Width mismatch. <Ram2Addr> has a width of 18 bits but assigned expression is 16-bit wide.
WARNING:Xst:1610 - "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd" line 147: Width mismatch. <displayAddr> has a width of 18 bits but assigned expression is 16-bit wide.
WARNING:Xst:1610 - "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd" line 162: Width mismatch. <Ram2Addr> has a width of 18 bits but assigned expression is 16-bit wide.
WARNING:Xst:1610 - "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd" line 163: Width mismatch. <displayAddr> has a width of 18 bits but assigned expression is 16-bit wide.
INFO:Xst:2679 - Register <temp_1_en> in unit <Main> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_2_en> in unit <Main> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <DigitLights> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/DigitLights.vhd" line 57: Mux is complete : default of case is discarded
Entity <DigitLights> analyzed. Unit <DigitLights> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DigitLights>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/DigitLights.vhd".
    Found 16x7-bit ROM for signal <L>.
    Summary:
	inferred   1 ROM(s).
Unit <DigitLights> synthesized.


Synthesizing Unit <Main>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd".
WARNING:Xst:646 - Signal <displayData<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <displayAddr<17:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 16                                             |
    | Inputs             | 1                                              |
    | Outputs            | 24                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000000000000000000000000000               |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit register for signal <Ram1Addr>.
    Found 16-bit tristate buffer for signal <Ram1Data>.
    Found 18-bit register for signal <Ram2Addr>.
    Found 16-bit tristate buffer for signal <Ram2Data>.
    Found 16-bit register for signal <baseAddr>.
    Found 16-bit register for signal <baseData>.
    Found 16-bit subtractor for signal <baseData$addsub0000> created at line 142.
    Found 18-bit register for signal <displayAddr>.
    Found 16-bit register for signal <displayData>.
    Found 16-bit register for signal <Mtridata_Ram1Data> created at line 97.
    Found 16-bit adder for signal <Mtridata_Ram1Data$add0001> created at line 111.
    Found 16-bit register for signal <Mtridata_Ram2Data> created at line 98.
    Found 1-bit register for signal <Mtrien_Ram1Data> created at line 97.
    Found 1-bit register for signal <Mtrien_Ram2Data> created at line 98.
    Found 4-bit register for signal <offset>.
    Found 16-bit adder for signal <Ram1Addr$add0000> created at line 112.
    Found 4-bit adder for signal <state$add0000> created at line 118.
    Found 4-bit comparator less for signal <state$cmp_lt0000> created at line 119.
    Found 1-bit register for signal <temp_1_oe>.
    Found 1-bit register for signal <temp_1_we>.
    Found 1-bit register for signal <temp_2_oe>.
    Found 1-bit register for signal <temp_2_we>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 128 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Tristate(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 15
 1-bit register                                        : 6
 16-bit register                                       : 5
 18-bit register                                       : 3
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator less                                 : 1
# Tristates                                            : 2
 16-bit tristate buffer                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:12]> with one-hot encoding.
--------------------------------------------------
 State                            | Encoding
--------------------------------------------------
 00000000000000000000000000000000 | 000000000001
 00000000000000000000000000000001 | 000000000010
 00000000000000000000000000000010 | 000000000100
 00000000000000000000000000000011 | 000000001000
 00000000000000000000000000000100 | 000000010000
 00000000000000000000000000000101 | 000000100000
 00000000000000000000000000000110 | 000001000000
 00000000000000000000000000000111 | 000010000000
 00000000000000000000000000001000 | 000100000000
 00000000000000000000000000001001 | 001000000000
 00000000000000000000000000001010 | 010000000000
 00000000000000000000000000001011 | 100000000000
--------------------------------------------------
WARNING:Xst:1710 - FF/Latch <Ram2Addr_16> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ram2Addr_17> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ram1Addr_16> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ram1Addr_17> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <displayAddr_8> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_9> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_10> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_11> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_12> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_13> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_14> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_15> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_16> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_17> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_8> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_9> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_10> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_11> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_12> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_13> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_14> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_15> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_8> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_9> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_10> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_11> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_12> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_13> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_14> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_15> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_16> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayAddr_17> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_8> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_9> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_10> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_11> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_12> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_13> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_14> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <displayData_15> of sequential type is unconnected in block <Main>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 126
 Flip-Flops                                            : 126
# Comparators                                          : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Ram2Addr_16> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ram2Addr_17> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ram1Addr_16> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ram1Addr_17> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 134
 Flip-Flops                                            : 134

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 124

Cell Usage :
# BELS                             : 266
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 24
#      LUT2                        : 11
#      LUT2_D                      : 3
#      LUT2_L                      : 16
#      LUT3                        : 26
#      LUT4                        : 64
#      LUT4_D                      : 1
#      LUT4_L                      : 7
#      MUXCY                       : 45
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 134
#      FDC                         : 30
#      FDCE                        : 82
#      FDE                         : 16
#      FDP                         : 4
#      FDPE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 123
#      IBUF                        : 17
#      IOBUF                       : 16
#      OBUF                        : 74
#      OBUFT                       : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       99  out of   8672     1%  
 Number of Slice Flip Flops:            134  out of  17344     0%  
 Number of 4 input LUTs:                170  out of  17344     0%  
 Number of IOs:                         124
 Number of bonded IOBs:                 124  out of    250    49%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 134   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+--------------------------+-------+
Control Signal                                                 | Buffer(FF name)          | Load  |
---------------------------------------------------------------+--------------------------+-------+
Mtridata_Ram2Data_Acst_inv(Mtridata_Ram2Data_Acst_inv1_INV_0:O)| NONE(Mtridata_Ram1Data_0)| 118   |
---------------------------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.587ns (Maximum Frequency: 178.987MHz)
   Minimum input arrival time before clock: 4.124ns
   Maximum output required time after clock: 9.140ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.587ns (frequency: 178.987MHz)
  Total number of paths / destination ports: 1706 / 200
-------------------------------------------------------------------------
Delay:               5.587ns (Levels of Logic = 18)
  Source:            baseData_0 (FF)
  Destination:       baseData_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: baseData_0 to baseData_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.762  baseData_0 (baseData_0)
     LUT1:I0->O            1   0.704   0.000  Msub_baseData_addsub0000_cy<0>_rt (Msub_baseData_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Msub_baseData_addsub0000_cy<0> (Msub_baseData_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<1> (Msub_baseData_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<2> (Msub_baseData_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<3> (Msub_baseData_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<4> (Msub_baseData_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<5> (Msub_baseData_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<6> (Msub_baseData_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<7> (Msub_baseData_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<8> (Msub_baseData_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<9> (Msub_baseData_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<10> (Msub_baseData_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<11> (Msub_baseData_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<12> (Msub_baseData_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Msub_baseData_addsub0000_cy<13> (Msub_baseData_addsub0000_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  Msub_baseData_addsub0000_cy<14> (Msub_baseData_addsub0000_cy<14>)
     XORCY:CI->O           1   0.804   0.424  Msub_baseData_addsub0000_xor<15> (baseData_addsub0000<15>)
     LUT4:I3->O            1   0.704   0.000  baseData_mux0000<15> (baseData_mux0000<15>)
     FDC:D                     0.308          baseData_15
    ----------------------------------------
    Total                      5.587ns (4.401ns logic, 1.186ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 80 / 56
-------------------------------------------------------------------------
Offset:              4.124ns (Levels of Logic = 3)
  Source:            Ram2Data<0> (PAD)
  Destination:       displayData_0 (FF)
  Destination Clock: CLK rising

  Data Path: Ram2Data<0> to displayData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.595  Ram2Data_0_IOBUF (N69)
     LUT4:I0->O            1   0.704   0.595  displayData_mux0000<0>4 (displayData_mux0000<0>4)
     LUT4:I0->O            1   0.704   0.000  displayData_mux0000<0>40 (displayData_mux0000<0>)
     FDE:D                     0.308          displayData_0
    ----------------------------------------
    Total                      4.124ns (2.934ns logic, 1.190ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 284 / 98
-------------------------------------------------------------------------
Offset:              9.140ns (Levels of Logic = 4)
  Source:            state_FSM_FFd11 (FF)
  Destination:       DYP0<2> (PAD)
  Source Clock:      CLK rising

  Data Path: state_FSM_FFd11 to DYP0<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             34   0.591   1.438  state_FSM_FFd11 (state_FSM_FFd11)
     LUT3:I0->O            1   0.704   0.424  state_or0003_SW0 (N3)
     LUT4:I3->O            7   0.704   0.883  state_or0003 (state_or0003)
     LUT4:I0->O            1   0.704   0.420  L1/Mrom_L21 (DYP0_2_OBUF)
     OBUF:I->O                 3.272          DYP0_2_OBUF (DYP0<2>)
    ----------------------------------------
    Total                      9.140ns (5.975ns logic, 3.165ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.26 secs
 
--> 

Total memory usage is 307816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :    3 (   0 filtered)

