23:51:59 INFO  : Registering command handlers for SDK TCF services
23:52:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Derek\Desktop\Vivado\TLC_Project\TLC_Project.sdk\temp_xsdb_launch_script.tcl
23:52:02 INFO  : XSCT server has started successfully.
23:52:02 INFO  : Successfully done setting XSCT server connection channel  
23:52:02 INFO  : Successfully done setting SDK workspace  
23:52:02 INFO  : Processing command line option -hwspec C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf.
23:53:52 INFO  : Saving repository preferences.
23:53:52 INFO  : Reading in cores from local repositories: 
		 C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE
23:53:52 INFO  : Cleaning BSP projects in the workspace.
23:54:17 INFO  : Saving repository preferences.
23:57:22 INFO  : Registering command handlers for SDK TCF services
23:57:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Derek\Desktop\Vivado\TLC_Project\TLC_Project.sdk\temp_xsdb_launch_script.tcl
23:57:24 INFO  : XSCT server has started successfully.
23:57:25 INFO  : Successfully done setting XSCT server connection channel  
23:57:25 INFO  : Successfully done setting SDK workspace  
23:57:25 INFO  : Restoring local repository preferences: 
		 C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE
23:57:25 INFO  : Processing command line option -hwspec C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf.
23:57:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:11:54 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:12:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:13:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:13:27 INFO  : 'fpga -state' command is executed.
00:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:13:27 INFO  : 'jtag frequency' command is executed.
00:13:27 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:28 INFO  : Context for 'APU' is selected.
00:13:28 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:28 INFO  : Context for 'APU' is selected.
00:13:28 INFO  : 'stop' command is executed.
00:13:28 INFO  : 'ps7_init' command is executed.
00:13:28 INFO  : 'ps7_post_config' command is executed.
00:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:28 ERROR : couldn't open "C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf": no such file or directory
00:13:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
----------------End of Script----------------

00:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:16:09 INFO  : 'fpga -state' command is executed.
00:16:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:16:09 INFO  : 'jtag frequency' command is executed.
00:16:09 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:09 INFO  : Context for 'APU' is selected.
00:16:09 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:09 INFO  : Context for 'APU' is selected.
00:16:09 INFO  : 'stop' command is executed.
00:16:09 INFO  : 'ps7_init' command is executed.
00:16:09 INFO  : 'ps7_post_config' command is executed.
00:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:10 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:10 INFO  : 'con' command is executed.
00:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:16:10 INFO  : Disconnected from the channel tcfchan#1.
00:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:16:44 INFO  : 'fpga -state' command is executed.
00:16:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:16:44 INFO  : 'jtag frequency' command is executed.
00:16:44 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:44 INFO  : Context for 'APU' is selected.
00:16:46 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:47 INFO  : Context for 'APU' is selected.
00:16:47 INFO  : 'stop' command is executed.
00:16:47 INFO  : 'ps7_init' command is executed.
00:16:47 INFO  : 'ps7_post_config' command is executed.
00:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:48 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:48 INFO  : 'con' command is executed.
00:16:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:16:48 INFO  : Disconnected from the channel tcfchan#2.
00:17:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:17:41 INFO  : 'fpga -state' command is executed.
00:17:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:17:41 INFO  : 'jtag frequency' command is executed.
00:17:41 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:41 INFO  : Context for 'APU' is selected.
00:17:43 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:17:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:44 INFO  : Context for 'APU' is selected.
00:17:44 INFO  : 'stop' command is executed.
00:17:44 INFO  : 'ps7_init' command is executed.
00:17:44 INFO  : 'ps7_post_config' command is executed.
00:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:45 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:46 INFO  : 'con' command is executed.
00:17:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:17:46 INFO  : Disconnected from the channel tcfchan#3.
00:18:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:18:06 INFO  : 'fpga -state' command is executed.
00:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:18:07 INFO  : 'jtag frequency' command is executed.
00:18:07 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:07 INFO  : Context for 'APU' is selected.
00:18:09 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:18:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:09 INFO  : Context for 'APU' is selected.
00:18:09 INFO  : 'stop' command is executed.
00:18:10 INFO  : 'ps7_init' command is executed.
00:18:10 INFO  : 'ps7_post_config' command is executed.
00:18:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:10 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:10 INFO  : 'con' command is executed.
00:18:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:18:10 INFO  : Disconnected from the channel tcfchan#4.
00:21:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:21:37 INFO  : 'fpga -state' command is executed.
00:21:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:21:38 INFO  : 'jtag frequency' command is executed.
00:21:38 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:38 INFO  : Context for 'APU' is selected.
00:21:40 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:41 INFO  : Context for 'APU' is selected.
00:21:41 INFO  : 'stop' command is executed.
00:21:41 INFO  : 'ps7_init' command is executed.
00:21:41 INFO  : 'ps7_post_config' command is executed.
00:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:42 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:42 INFO  : 'con' command is executed.
00:21:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:21:42 INFO  : Disconnected from the channel tcfchan#5.
00:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:23:30 INFO  : 'fpga -state' command is executed.
00:23:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:23:30 INFO  : 'jtag frequency' command is executed.
00:23:30 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:30 INFO  : Context for 'APU' is selected.
00:23:32 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:32 INFO  : Context for 'APU' is selected.
00:23:32 INFO  : 'stop' command is executed.
00:23:33 INFO  : 'ps7_init' command is executed.
00:23:33 INFO  : 'ps7_post_config' command is executed.
00:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:33 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:33 INFO  : 'con' command is executed.
00:23:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:23:33 INFO  : Disconnected from the channel tcfchan#6.
00:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:25:09 INFO  : 'fpga -state' command is executed.
00:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:25:10 INFO  : 'jtag frequency' command is executed.
00:25:10 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:10 INFO  : Context for 'APU' is selected.
00:25:12 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:25:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:12 INFO  : Context for 'APU' is selected.
00:25:13 INFO  : 'stop' command is executed.
00:25:13 INFO  : 'ps7_init' command is executed.
00:25:13 INFO  : 'ps7_post_config' command is executed.
00:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:14 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:14 INFO  : 'con' command is executed.
00:25:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:25:14 INFO  : Disconnected from the channel tcfchan#7.
00:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:26:45 INFO  : 'fpga -state' command is executed.
00:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:26:45 INFO  : 'jtag frequency' command is executed.
00:26:45 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:45 INFO  : Context for 'APU' is selected.
00:26:47 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:26:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:48 INFO  : Context for 'APU' is selected.
00:26:48 INFO  : 'stop' command is executed.
00:26:48 INFO  : 'ps7_init' command is executed.
00:26:48 INFO  : 'ps7_post_config' command is executed.
00:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:49 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:49 INFO  : 'con' command is executed.
00:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:26:49 INFO  : Disconnected from the channel tcfchan#8.
00:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:28:46 INFO  : 'fpga -state' command is executed.
00:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:28:46 INFO  : 'jtag frequency' command is executed.
00:28:46 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:46 INFO  : Context for 'APU' is selected.
00:28:48 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:49 INFO  : Context for 'APU' is selected.
00:28:49 INFO  : 'stop' command is executed.
00:28:49 INFO  : 'ps7_init' command is executed.
00:28:49 INFO  : 'ps7_post_config' command is executed.
00:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:50 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:50 INFO  : 'con' command is executed.
00:28:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:28:50 INFO  : Disconnected from the channel tcfchan#9.
00:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:29:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:29:45 INFO  : 'fpga -state' command is executed.
00:29:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:29:45 INFO  : 'jtag frequency' command is executed.
00:29:45 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:45 INFO  : Context for 'APU' is selected.
00:29:45 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:45 INFO  : Context for 'APU' is selected.
00:29:45 INFO  : 'stop' command is executed.
00:29:45 INFO  : 'ps7_init' command is executed.
00:29:45 INFO  : 'ps7_post_config' command is executed.
00:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:45 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:45 INFO  : 'con' command is executed.
00:29:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:29:45 INFO  : Disconnected from the channel tcfchan#10.
00:33:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:33:49 INFO  : 'fpga -state' command is executed.
00:33:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:33:49 INFO  : 'jtag frequency' command is executed.
00:33:49 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:50 INFO  : Context for 'APU' is selected.
00:33:51 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:33:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:51 INFO  : Context for 'APU' is selected.
00:33:51 INFO  : 'stop' command is executed.
00:33:52 INFO  : 'ps7_init' command is executed.
00:33:52 INFO  : 'ps7_post_config' command is executed.
00:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:53 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:53 INFO  : 'con' command is executed.
00:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:33:53 INFO  : Disconnected from the channel tcfchan#11.
00:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:35:18 INFO  : 'fpga -state' command is executed.
00:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:35:18 INFO  : 'jtag frequency' command is executed.
00:35:18 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:18 INFO  : Context for 'APU' is selected.
00:35:20 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:20 INFO  : Context for 'APU' is selected.
00:35:20 INFO  : 'stop' command is executed.
00:35:21 INFO  : 'ps7_init' command is executed.
00:35:21 INFO  : 'ps7_post_config' command is executed.
00:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:22 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:22 INFO  : 'con' command is executed.
00:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:35:22 INFO  : Disconnected from the channel tcfchan#12.
00:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:35:45 INFO  : 'fpga -state' command is executed.
00:35:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:35:46 INFO  : 'jtag frequency' command is executed.
00:35:46 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:46 INFO  : Context for 'APU' is selected.
00:35:48 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:48 INFO  : Context for 'APU' is selected.
00:35:48 INFO  : 'stop' command is executed.
00:35:49 INFO  : 'ps7_init' command is executed.
00:35:49 INFO  : 'ps7_post_config' command is executed.
00:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:50 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:50 INFO  : 'con' command is executed.
00:35:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:35:50 INFO  : Disconnected from the channel tcfchan#13.
00:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:37:30 INFO  : 'fpga -state' command is executed.
00:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:37:30 INFO  : 'jtag frequency' command is executed.
00:37:30 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:30 INFO  : Context for 'APU' is selected.
00:37:32 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:37:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:32 INFO  : Context for 'APU' is selected.
00:37:32 INFO  : 'stop' command is executed.
00:37:33 INFO  : 'ps7_init' command is executed.
00:37:33 INFO  : 'ps7_post_config' command is executed.
00:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:34 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:34 INFO  : 'con' command is executed.
00:37:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:37:34 INFO  : Disconnected from the channel tcfchan#14.
00:39:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:39:33 INFO  : 'fpga -state' command is executed.
00:39:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:39:34 INFO  : 'jtag frequency' command is executed.
00:39:34 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:34 INFO  : Context for 'APU' is selected.
00:39:36 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:39:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:36 INFO  : Context for 'APU' is selected.
00:39:36 INFO  : 'stop' command is executed.
00:39:37 INFO  : 'ps7_init' command is executed.
00:39:37 INFO  : 'ps7_post_config' command is executed.
00:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:38 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:38 INFO  : 'con' command is executed.
00:39:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:39:38 INFO  : Disconnected from the channel tcfchan#15.
00:39:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:39:54 INFO  : 'fpga -state' command is executed.
00:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:39:54 INFO  : 'jtag frequency' command is executed.
00:39:54 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:54 INFO  : Context for 'APU' is selected.
00:39:56 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:39:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:56 INFO  : Context for 'APU' is selected.
00:39:56 INFO  : 'stop' command is executed.
00:39:57 INFO  : 'ps7_init' command is executed.
00:39:57 INFO  : 'ps7_post_config' command is executed.
00:39:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:58 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:58 INFO  : 'con' command is executed.
00:39:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:39:58 INFO  : Disconnected from the channel tcfchan#16.
00:40:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:40:26 INFO  : 'fpga -state' command is executed.
00:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:40:26 INFO  : 'jtag frequency' command is executed.
00:40:27 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:27 INFO  : Context for 'APU' is selected.
00:40:29 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:29 INFO  : Context for 'APU' is selected.
00:40:29 INFO  : 'stop' command is executed.
00:40:29 INFO  : 'ps7_init' command is executed.
00:40:29 INFO  : 'ps7_post_config' command is executed.
00:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:30 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:30 INFO  : 'con' command is executed.
00:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:40:30 INFO  : Disconnected from the channel tcfchan#17.
00:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:41:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:41:54 INFO  : 'fpga -state' command is executed.
00:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:41:54 INFO  : 'jtag frequency' command is executed.
00:41:54 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:54 INFO  : Context for 'APU' is selected.
00:41:54 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:54 INFO  : Context for 'APU' is selected.
00:41:54 INFO  : 'stop' command is executed.
00:41:54 INFO  : 'ps7_init' command is executed.
00:41:54 INFO  : 'ps7_post_config' command is executed.
00:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:55 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:55 INFO  : 'con' command is executed.
00:41:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:41:55 INFO  : Disconnected from the channel tcfchan#18.
10:37:04 INFO  : Registering command handlers for SDK TCF services
10:37:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Derek\Desktop\Vivado\TLC_Project\TLC_Project.sdk\temp_xsdb_launch_script.tcl
10:37:07 INFO  : XSCT server has started successfully.
10:37:07 INFO  : Successfully done setting XSCT server connection channel  
10:37:07 INFO  : Successfully done setting SDK workspace  
10:37:07 INFO  : Restoring local repository preferences: 
		 C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE
10:37:07 INFO  : Processing command line option -hwspec C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf.
10:37:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:37:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
10:37:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
10:37:44 INFO  : 'fpga -state' command is executed.
10:37:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
10:37:44 INFO  : 'jtag frequency' command is executed.
10:37:44 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:44 INFO  : Context for 'APU' is selected.
10:37:44 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:37:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:44 INFO  : Context for 'APU' is selected.
10:37:44 INFO  : 'stop' command is executed.
10:37:44 INFO  : 'ps7_init' command is executed.
10:37:44 INFO  : 'ps7_post_config' command is executed.
10:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:37:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:45 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:45 INFO  : Memory regions updated for context APU
10:37:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:45 INFO  : 'con' command is executed.
10:37:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

10:37:45 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
11:16:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1539537367287,  Project:1538373009985
11:16:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:16:52 INFO  : Copied contents of C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:16:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:16:57 INFO  : 
11:16:58 INFO  : Updating hardware inferred compiler options for main.
11:16:58 INFO  : Clearing existing target manager status.
11:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:33:41 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:33:47 INFO  : Disconnected from the channel tcfchan#1.
11:33:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:33:48 INFO  : 'fpga -state' command is executed.
11:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:33:48 INFO  : 'jtag frequency' command is executed.
11:33:48 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:48 INFO  : Context for 'APU' is selected.
11:33:49 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:49 INFO  : Context for 'APU' is selected.
11:33:49 INFO  : 'stop' command is executed.
11:33:49 INFO  : 'ps7_init' command is executed.
11:33:49 INFO  : 'ps7_post_config' command is executed.
11:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:49 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:49 INFO  : Memory regions updated for context APU
11:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:49 INFO  : 'con' command is executed.
11:33:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:33:49 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
11:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:34:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:34:33 INFO  : Disconnected from the channel tcfchan#2.
11:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:34:34 INFO  : 'fpga -state' command is executed.
11:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:34:34 INFO  : 'jtag frequency' command is executed.
11:34:34 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:34 INFO  : Context for 'APU' is selected.
11:34:35 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:35 INFO  : Context for 'APU' is selected.
11:34:35 INFO  : 'stop' command is executed.
11:34:36 INFO  : 'ps7_init' command is executed.
11:34:36 INFO  : 'ps7_post_config' command is executed.
11:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:36 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:36 INFO  : Memory regions updated for context APU
11:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:36 INFO  : 'con' command is executed.
11:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:34:36 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
11:51:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1539539448927,  Project:1539537367287
11:51:32 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:51:33 INFO  : Copied contents of C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:51:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:51:37 INFO  : 
11:51:38 INFO  : Updating hardware inferred compiler options for main.
11:51:38 INFO  : Clearing existing target manager status.
11:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:52:00 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:05 INFO  : Disconnected from the channel tcfchan#3.
11:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:52:06 INFO  : 'fpga -state' command is executed.
11:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:52:06 INFO  : 'jtag frequency' command is executed.
11:52:06 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:06 INFO  : Context for 'APU' is selected.
11:52:06 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:06 INFO  : Context for 'APU' is selected.
11:52:06 INFO  : 'stop' command is executed.
11:52:07 INFO  : 'ps7_init' command is executed.
11:52:07 INFO  : 'ps7_post_config' command is executed.
11:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:07 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:07 INFO  : Memory regions updated for context APU
11:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:07 INFO  : 'con' command is executed.
11:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:52:07 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
12:15:37 INFO  : Disconnected from the channel tcfchan#4.
14:11:05 INFO  : Registering command handlers for SDK TCF services
14:11:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\temp_xsdb_launch_script.tcl
14:11:10 INFO  : XSCT server has started successfully.
14:11:10 INFO  : Successfully done setting XSCT server connection channel  
14:11:10 INFO  : Restoring local repository preferences: 
		 C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE
14:11:10 WARN  : Invalid repository path C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE.
14:11:10 INFO  : Processing command line option -hwspec C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf.
14:11:10 INFO  : Successfully done setting SDK workspace  
14:23:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:23:42 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:23:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:23:53 INFO  : 'fpga -state' command is executed.
14:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:23:53 INFO  : 'jtag frequency' command is executed.
14:23:53 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:53 INFO  : Context for 'APU' is selected.
14:23:53 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:23:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:53 INFO  : Context for 'APU' is selected.
14:23:53 INFO  : 'stop' command is executed.
14:23:54 INFO  : 'ps7_init' command is executed.
14:23:54 INFO  : 'ps7_post_config' command is executed.
14:23:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:54 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:55 INFO  : Memory regions updated for context APU
14:23:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:55 INFO  : 'con' command is executed.
14:23:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:23:55 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
14:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:26:13 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:26:20 INFO  : Disconnected from the channel tcfchan#1.
14:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:26:21 INFO  : 'fpga -state' command is executed.
14:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:26:22 INFO  : 'jtag frequency' command is executed.
14:26:22 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:22 INFO  : Context for 'APU' is selected.
14:26:25 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:26:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:25 INFO  : Context for 'APU' is selected.
14:26:25 INFO  : 'stop' command is executed.
14:26:25 INFO  : 'ps7_init' command is executed.
14:26:26 INFO  : 'ps7_post_config' command is executed.
14:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:26 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:26 INFO  : Memory regions updated for context APU
14:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:26 INFO  : 'con' command is executed.
14:26:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:26:26 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
14:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:28:19 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:28 INFO  : Disconnected from the channel tcfchan#2.
14:28:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:28:29 INFO  : 'fpga -state' command is executed.
14:28:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:28:30 INFO  : 'jtag frequency' command is executed.
14:28:30 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:30 INFO  : Context for 'APU' is selected.
14:28:30 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:30 INFO  : Context for 'APU' is selected.
14:28:30 INFO  : 'stop' command is executed.
14:28:31 INFO  : 'ps7_init' command is executed.
14:28:31 INFO  : 'ps7_post_config' command is executed.
14:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:31 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:31 INFO  : Memory regions updated for context APU
14:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:31 INFO  : 'con' command is executed.
14:28:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:28:31 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
14:30:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:22 INFO  : Disconnected from the channel tcfchan#3.
14:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:31:23 INFO  : 'fpga -state' command is executed.
14:31:26 INFO  : Memory regions updated for context APU
14:31:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:31:32 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:31:37 INFO  : 'fpga -state' command is executed.
14:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:31:38 INFO  : 'jtag frequency' command is executed.
14:31:38 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:38 INFO  : Context for 'APU' is selected.
14:31:38 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:31:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:38 INFO  : Context for 'APU' is selected.
14:31:38 INFO  : 'stop' command is executed.
14:31:39 INFO  : 'ps7_init' command is executed.
14:31:39 INFO  : 'ps7_post_config' command is executed.
14:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:39 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:39 INFO  : Memory regions updated for context APU
14:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:39 INFO  : 'con' command is executed.
14:31:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:31:39 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
14:31:55 INFO  : Disconnected from the channel tcfchan#4.
14:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:31:56 INFO  : 'fpga -state' command is executed.
14:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:31:57 INFO  : 'jtag frequency' command is executed.
14:31:57 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:57 INFO  : Context for 'APU' is selected.
14:31:57 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:57 INFO  : Context for 'APU' is selected.
14:31:57 INFO  : 'stop' command is executed.
14:31:57 INFO  : 'ps7_init' command is executed.
14:31:57 INFO  : 'ps7_post_config' command is executed.
14:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:58 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:58 INFO  : Memory regions updated for context APU
14:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:58 INFO  : 'con' command is executed.
14:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:31:58 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
14:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:32:05 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:11 INFO  : Disconnected from the channel tcfchan#5.
14:32:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:32:13 INFO  : 'fpga -state' command is executed.
14:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:32:13 INFO  : 'jtag frequency' command is executed.
14:32:13 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:13 INFO  : Context for 'APU' is selected.
14:32:13 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:13 INFO  : Context for 'APU' is selected.
14:32:13 INFO  : 'stop' command is executed.
14:32:14 INFO  : 'ps7_init' command is executed.
14:32:14 INFO  : 'ps7_post_config' command is executed.
14:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:14 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:14 INFO  : Memory regions updated for context APU
14:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:15 INFO  : 'con' command is executed.
14:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:32:15 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
14:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:33:43 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:33:53 INFO  : Disconnected from the channel tcfchan#6.
14:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:33:54 INFO  : 'fpga -state' command is executed.
14:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:33:55 INFO  : 'jtag frequency' command is executed.
14:33:55 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:55 INFO  : Context for 'APU' is selected.
14:33:55 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:33:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:55 INFO  : Context for 'APU' is selected.
14:33:55 INFO  : 'stop' command is executed.
14:33:56 INFO  : 'ps7_init' command is executed.
14:33:56 INFO  : 'ps7_post_config' command is executed.
14:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:56 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:56 INFO  : Memory regions updated for context APU
14:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:56 INFO  : 'con' command is executed.
14:33:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:33:56 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
14:36:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:36:26 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:36:33 INFO  : Disconnected from the channel tcfchan#7.
14:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:36:34 INFO  : 'fpga -state' command is executed.
14:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:36:35 INFO  : 'jtag frequency' command is executed.
14:36:35 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:35 INFO  : Context for 'APU' is selected.
14:36:35 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:36:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:35 INFO  : Context for 'APU' is selected.
14:36:35 INFO  : 'stop' command is executed.
14:36:36 INFO  : 'ps7_init' command is executed.
14:36:36 INFO  : 'ps7_post_config' command is executed.
14:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:36 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:36 INFO  : Memory regions updated for context APU
14:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:37 INFO  : 'con' command is executed.
14:36:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:36:37 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
14:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:37:28 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:37:35 INFO  : Disconnected from the channel tcfchan#8.
14:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:37:36 INFO  : 'fpga -state' command is executed.
14:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:37:37 INFO  : 'jtag frequency' command is executed.
14:37:37 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:37 INFO  : Context for 'APU' is selected.
14:37:37 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:37:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:37 INFO  : Context for 'APU' is selected.
14:37:37 INFO  : 'stop' command is executed.
14:37:38 INFO  : 'ps7_init' command is executed.
14:37:38 INFO  : 'ps7_post_config' command is executed.
14:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:38 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:38 INFO  : Memory regions updated for context APU
14:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:38 INFO  : 'con' command is executed.
14:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:37:38 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
14:38:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:39:02 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:39:07 INFO  : Disconnected from the channel tcfchan#9.
14:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:39:08 INFO  : 'fpga -state' command is executed.
14:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:39:08 INFO  : 'jtag frequency' command is executed.
14:39:08 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:08 INFO  : Context for 'APU' is selected.
14:39:08 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:09 INFO  : Context for 'APU' is selected.
14:39:09 INFO  : 'stop' command is executed.
14:39:09 INFO  : 'ps7_init' command is executed.
14:39:09 INFO  : 'ps7_post_config' command is executed.
14:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:10 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:10 INFO  : Memory regions updated for context APU
14:39:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:10 INFO  : 'con' command is executed.
14:39:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:39:10 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
14:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:41:12 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:41:17 INFO  : Disconnected from the channel tcfchan#10.
14:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:41:18 INFO  : 'fpga -state' command is executed.
14:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:41:19 INFO  : 'jtag frequency' command is executed.
14:41:19 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:19 INFO  : Context for 'APU' is selected.
14:41:19 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:19 INFO  : Context for 'APU' is selected.
14:41:19 INFO  : 'stop' command is executed.
14:41:19 INFO  : 'ps7_init' command is executed.
14:41:19 INFO  : 'ps7_post_config' command is executed.
14:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:20 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:20 INFO  : Memory regions updated for context APU
14:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:20 INFO  : 'con' command is executed.
14:41:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:41:20 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
14:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:53:09 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:24 INFO  : Disconnected from the channel tcfchan#11.
14:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:53:25 INFO  : 'fpga -state' command is executed.
14:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:53:26 INFO  : 'jtag frequency' command is executed.
14:53:26 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:26 INFO  : Context for 'APU' is selected.
14:53:26 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:53:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:26 INFO  : Context for 'APU' is selected.
14:53:26 INFO  : 'stop' command is executed.
14:53:26 INFO  : 'ps7_init' command is executed.
14:53:26 INFO  : 'ps7_post_config' command is executed.
14:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:27 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:27 INFO  : Memory regions updated for context APU
14:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:27 INFO  : 'con' command is executed.
14:53:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:53:27 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
15:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:21:44 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:50 INFO  : Disconnected from the channel tcfchan#12.
15:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:21:51 INFO  : 'fpga -state' command is executed.
15:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:21:54 INFO  : 'jtag frequency' command is executed.
15:21:54 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:55 INFO  : Context for 'APU' is selected.
15:21:55 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:55 INFO  : Context for 'APU' is selected.
15:21:55 INFO  : 'stop' command is executed.
15:21:56 INFO  : 'ps7_init' command is executed.
15:21:56 INFO  : 'ps7_post_config' command is executed.
15:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:57 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:58 INFO  : Memory regions updated for context APU
15:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:00 INFO  : 'con' command is executed.
15:22:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:22:00 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
15:27:11 INFO  : Disconnected from the channel tcfchan#13.
15:28:51 INFO  : Registering command handlers for SDK TCF services
15:28:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\temp_xsdb_launch_script.tcl
15:28:59 INFO  : XSCT server has started successfully.
15:29:03 INFO  : Restoring local repository preferences: 
		 C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE
15:29:03 WARN  : Invalid repository path C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE.
15:29:03 INFO  : Processing command line option -hwspec C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf.
15:29:03 INFO  : Successfully done setting XSCT server connection channel  
15:29:03 INFO  : Successfully done setting SDK workspace  
15:29:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
15:29:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541888874362,  Project:1539539450000
15:29:12 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf.
15:29:12 INFO  : Copied contents of C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
15:29:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:29:19 INFO  : Clearing existing target manager status.
15:29:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:29:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:29:37 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:29:45 INFO  : 'fpga -state' command is executed.
15:29:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:29:45 INFO  : 'jtag frequency' command is executed.
15:29:45 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:45 INFO  : Context for 'APU' is selected.
15:29:46 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:29:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:46 INFO  : Context for 'APU' is selected.
15:29:46 INFO  : 'stop' command is executed.
15:29:46 INFO  : 'ps7_init' command is executed.
15:29:46 INFO  : 'ps7_post_config' command is executed.
15:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:47 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:47 INFO  : Memory regions updated for context APU
15:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:47 INFO  : 'con' command is executed.
15:29:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:29:47 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
15:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:30:19 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:30:29 INFO  : Disconnected from the channel tcfchan#1.
15:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:30:30 INFO  : 'fpga -state' command is executed.
15:30:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:30:30 INFO  : 'jtag frequency' command is executed.
15:30:30 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:31 INFO  : Context for 'APU' is selected.
15:30:34 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:34 INFO  : Context for 'APU' is selected.
15:30:34 INFO  : 'stop' command is executed.
15:30:34 INFO  : 'ps7_init' command is executed.
15:30:34 INFO  : 'ps7_post_config' command is executed.
15:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:35 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:35 INFO  : Memory regions updated for context APU
15:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:35 INFO  : 'con' command is executed.
15:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:30:35 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
15:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:32:06 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:32:15 INFO  : Disconnected from the channel tcfchan#2.
15:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:32:16 INFO  : 'fpga -state' command is executed.
15:32:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:32:16 INFO  : 'jtag frequency' command is executed.
15:32:16 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:16 INFO  : Context for 'APU' is selected.
15:32:16 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:32:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:17 INFO  : Context for 'APU' is selected.
15:32:17 INFO  : 'stop' command is executed.
15:32:17 INFO  : 'ps7_init' command is executed.
15:32:17 INFO  : 'ps7_post_config' command is executed.
15:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:17 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:18 INFO  : Memory regions updated for context APU
15:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:18 INFO  : 'con' command is executed.
15:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:32:18 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
15:40:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:41:01 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:41:11 INFO  : Disconnected from the channel tcfchan#3.
15:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:41:12 INFO  : 'fpga -state' command is executed.
15:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:41:13 INFO  : 'jtag frequency' command is executed.
15:41:13 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:13 INFO  : Context for 'APU' is selected.
15:41:13 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:41:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:13 INFO  : Context for 'APU' is selected.
15:41:13 INFO  : 'stop' command is executed.
15:41:14 INFO  : 'ps7_init' command is executed.
15:41:14 INFO  : 'ps7_post_config' command is executed.
15:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:14 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:14 INFO  : Memory regions updated for context APU
15:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:15 INFO  : 'con' command is executed.
15:41:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:41:15 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
16:43:59 INFO  : Disconnected from the channel tcfchan#4.
16:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:44:00 INFO  : 'fpga -state' command is executed.
16:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:44:01 INFO  : 'jtag frequency' command is executed.
16:44:01 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:01 INFO  : Context for 'APU' is selected.
16:44:01 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:44:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:01 INFO  : Context for 'APU' is selected.
16:44:01 INFO  : 'stop' command is executed.
16:44:02 INFO  : 'ps7_init' command is executed.
16:44:02 INFO  : 'ps7_post_config' command is executed.
16:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:02 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:02 INFO  : Memory regions updated for context APU
16:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:02 INFO  : 'con' command is executed.
16:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:44:02 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
16:45:01 INFO  : Disconnected from the channel tcfchan#5.
16:45:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:45:36 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:58:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:58:18 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:58:38 INFO  : 'fpga -state' command is executed.
16:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:58:39 INFO  : 'jtag frequency' command is executed.
16:58:39 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:39 INFO  : Context for 'APU' is selected.
16:58:39 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:39 INFO  : Context for 'APU' is selected.
16:58:39 INFO  : 'stop' command is executed.
16:58:40 INFO  : 'ps7_init' command is executed.
16:58:40 INFO  : 'ps7_post_config' command is executed.
16:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:40 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:40 INFO  : Memory regions updated for context APU
16:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:40 INFO  : 'con' command is executed.
16:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:58:40 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
16:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:59:22 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:59:27 INFO  : Disconnected from the channel tcfchan#6.
16:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:59:28 INFO  : 'fpga -state' command is executed.
16:59:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:59:28 INFO  : 'jtag frequency' command is executed.
16:59:28 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:28 INFO  : Context for 'APU' is selected.
16:59:28 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:59:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:29 INFO  : Context for 'APU' is selected.
16:59:29 INFO  : 'stop' command is executed.
16:59:29 INFO  : 'ps7_init' command is executed.
16:59:29 INFO  : 'ps7_post_config' command is executed.
16:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:29 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:30 INFO  : Memory regions updated for context APU
16:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:30 INFO  : 'con' command is executed.
16:59:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:59:30 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
17:02:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:02:17 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:03:48 INFO  : Disconnected from the channel tcfchan#7.
17:03:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:03:49 INFO  : 'fpga -state' command is executed.
17:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:03:49 INFO  : 'jtag frequency' command is executed.
17:03:49 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:50 INFO  : Context for 'APU' is selected.
17:03:50 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:50 INFO  : Context for 'APU' is selected.
17:03:50 INFO  : 'stop' command is executed.
17:03:50 INFO  : 'ps7_init' command is executed.
17:03:50 INFO  : 'ps7_post_config' command is executed.
17:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:51 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:51 INFO  : Memory regions updated for context APU
17:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:51 INFO  : 'con' command is executed.
17:03:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:03:51 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
17:06:56 INFO  : Disconnected from the channel tcfchan#8.
17:08:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:08:19 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:08:28 INFO  : 'fpga -state' command is executed.
17:08:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:08:29 INFO  : 'jtag frequency' command is executed.
17:08:29 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:29 INFO  : Context for 'APU' is selected.
17:08:29 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:08:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:29 INFO  : Context for 'APU' is selected.
17:08:29 INFO  : 'stop' command is executed.
17:08:30 INFO  : 'ps7_init' command is executed.
17:08:30 INFO  : 'ps7_post_config' command is executed.
17:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:30 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:30 INFO  : Memory regions updated for context APU
17:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:30 INFO  : 'con' command is executed.
17:08:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:08:30 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
17:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:10:32 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:10:47 INFO  : Disconnected from the channel tcfchan#9.
17:10:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:10:48 INFO  : 'fpga -state' command is executed.
17:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:10:49 INFO  : 'jtag frequency' command is executed.
17:10:49 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:49 INFO  : Context for 'APU' is selected.
17:10:49 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:10:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:49 INFO  : Context for 'APU' is selected.
17:10:49 INFO  : 'stop' command is executed.
17:10:50 INFO  : 'ps7_init' command is executed.
17:10:50 INFO  : 'ps7_post_config' command is executed.
17:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:50 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:50 INFO  : Memory regions updated for context APU
17:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:50 INFO  : 'con' command is executed.
17:10:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:10:50 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
17:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:11:52 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:11:59 INFO  : Disconnected from the channel tcfchan#10.
17:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:12:00 INFO  : 'fpga -state' command is executed.
17:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:12:01 INFO  : 'jtag frequency' command is executed.
17:12:01 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:01 INFO  : Context for 'APU' is selected.
17:12:01 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:01 INFO  : Context for 'APU' is selected.
17:12:01 INFO  : 'stop' command is executed.
17:12:02 INFO  : 'ps7_init' command is executed.
17:12:02 INFO  : 'ps7_post_config' command is executed.
17:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:02 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:02 INFO  : Memory regions updated for context APU
17:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:03 INFO  : 'con' command is executed.
17:12:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:12:03 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
17:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:32:16 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:32:23 INFO  : Disconnected from the channel tcfchan#11.
17:32:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:32:24 INFO  : 'fpga -state' command is executed.
17:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:32:24 INFO  : 'jtag frequency' command is executed.
17:32:24 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:24 INFO  : Context for 'APU' is selected.
17:32:24 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:25 INFO  : Context for 'APU' is selected.
17:32:25 INFO  : 'stop' command is executed.
17:32:25 INFO  : 'ps7_init' command is executed.
17:32:25 INFO  : 'ps7_post_config' command is executed.
17:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:26 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:26 INFO  : Memory regions updated for context APU
17:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:26 INFO  : 'con' command is executed.
17:32:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:32:26 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
17:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:33:46 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:33:51 INFO  : Disconnected from the channel tcfchan#12.
17:33:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:33:52 INFO  : 'fpga -state' command is executed.
17:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:33:53 INFO  : 'jtag frequency' command is executed.
17:33:53 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:53 INFO  : Context for 'APU' is selected.
17:33:53 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:53 INFO  : Context for 'APU' is selected.
17:33:53 INFO  : 'stop' command is executed.
17:33:54 INFO  : 'ps7_init' command is executed.
17:33:54 INFO  : 'ps7_post_config' command is executed.
17:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:54 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:54 INFO  : Memory regions updated for context APU
17:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:54 INFO  : 'con' command is executed.
17:33:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:33:54 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
17:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:36:24 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:37:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:37:24 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:37:29 INFO  : Disconnected from the channel tcfchan#13.
17:37:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:37:31 INFO  : 'fpga -state' command is executed.
17:37:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:37:31 INFO  : 'jtag frequency' command is executed.
17:37:31 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:31 INFO  : Context for 'APU' is selected.
17:37:31 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:37:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:31 INFO  : Context for 'APU' is selected.
17:37:31 INFO  : 'stop' command is executed.
17:37:32 INFO  : 'ps7_init' command is executed.
17:37:32 INFO  : 'ps7_post_config' command is executed.
17:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:32 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:32 INFO  : Memory regions updated for context APU
17:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:33 INFO  : 'con' command is executed.
17:37:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:37:33 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
17:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:37:42 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:41:45 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:41:51 INFO  : Disconnected from the channel tcfchan#14.
17:41:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:41:52 INFO  : 'fpga -state' command is executed.
17:41:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:41:52 INFO  : 'jtag frequency' command is executed.
17:41:52 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:52 INFO  : Context for 'APU' is selected.
17:41:52 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:41:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:53 INFO  : Context for 'APU' is selected.
17:41:53 INFO  : 'stop' command is executed.
17:41:53 INFO  : 'ps7_init' command is executed.
17:41:53 INFO  : 'ps7_post_config' command is executed.
17:41:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:41:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:53 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:54 INFO  : Memory regions updated for context APU
17:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:54 INFO  : 'con' command is executed.
17:41:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:41:54 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:14:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541898827849,  Project:1541888874362
18:14:43 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:16:15 INFO  : Copied contents of C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
18:16:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:16:23 INFO  : Clearing existing target manager status.
18:16:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:16:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:17:41 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:17:47 INFO  : Disconnected from the channel tcfchan#15.
18:17:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:17:49 INFO  : 'fpga -state' command is executed.
18:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:17:49 INFO  : 'jtag frequency' command is executed.
18:17:49 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:49 INFO  : Context for 'APU' is selected.
18:17:49 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:49 INFO  : Context for 'APU' is selected.
18:17:50 INFO  : 'stop' command is executed.
18:17:50 INFO  : 'ps7_init' command is executed.
18:17:50 INFO  : 'ps7_post_config' command is executed.
18:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:51 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:51 INFO  : Memory regions updated for context APU
18:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:51 INFO  : 'con' command is executed.
18:17:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:17:51 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:28:01 INFO  : Disconnected from the channel tcfchan#16.
18:30:24 INFO  : Registering command handlers for SDK TCF services
18:30:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\temp_xsdb_launch_script.tcl
18:30:30 INFO  : XSCT server has started successfully.
18:30:30 INFO  : Successfully done setting XSCT server connection channel  
18:30:38 INFO  : Restoring local repository preferences: 
		 C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE
18:30:38 WARN  : Invalid repository path C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE.
18:30:38 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf.
18:30:38 INFO  : Successfully done setting SDK workspace  
18:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:30:49 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:31:02 INFO  : 'fpga -state' command is executed.
18:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:31:02 INFO  : 'jtag frequency' command is executed.
18:31:02 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:02 INFO  : Context for 'APU' is selected.
18:31:02 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:31:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:03 INFO  : Context for 'APU' is selected.
18:31:03 INFO  : 'stop' command is executed.
18:31:03 INFO  : 'ps7_init' command is executed.
18:31:03 INFO  : 'ps7_post_config' command is executed.
18:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:04 INFO  : The application 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:04 INFO  : Memory regions updated for context APU
18:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:04 INFO  : 'con' command is executed.
18:31:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:31:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:31:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:31:37 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:32:23 INFO  : Disconnected from the channel tcfchan#1.
18:32:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:32:24 INFO  : 'fpga -state' command is executed.
18:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:32:24 INFO  : 'jtag frequency' command is executed.
18:32:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:25 INFO  : Context for 'APU' is selected.
18:32:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:25 INFO  : Context for 'APU' is selected.
18:32:25 INFO  : 'stop' command is executed.
18:32:25 INFO  : 'ps7_init' command is executed.
18:32:25 INFO  : 'ps7_post_config' command is executed.
18:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:25 INFO  : The application 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:26 INFO  : Memory regions updated for context APU
18:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:26 INFO  : 'con' command is executed.
18:32:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:32:26 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:33:00 INFO  : Disconnected from the channel tcfchan#2.
18:33:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:33:01 INFO  : 'fpga -state' command is executed.
18:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:33:02 INFO  : 'jtag frequency' command is executed.
18:33:02 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:33:02 INFO  : Context for 'APU' is selected.
18:33:02 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:33:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:02 INFO  : Context for 'APU' is selected.
18:33:02 INFO  : 'stop' command is executed.
18:33:02 INFO  : 'ps7_init' command is executed.
18:33:02 INFO  : 'ps7_post_config' command is executed.
18:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:03 INFO  : The application 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:03 INFO  : Memory regions updated for context APU
18:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:03 INFO  : 'con' command is executed.
18:33:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:33:03 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:34:07 INFO  : Disconnected from the channel tcfchan#3.
18:34:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:34:08 INFO  : 'fpga -state' command is executed.
18:34:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:34:08 INFO  : 'jtag frequency' command is executed.
18:34:08 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:34:08 INFO  : Context for 'APU' is selected.
18:34:08 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:34:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:09 INFO  : Context for 'APU' is selected.
18:34:09 INFO  : 'stop' command is executed.
18:34:09 INFO  : 'ps7_init' command is executed.
18:34:09 INFO  : 'ps7_post_config' command is executed.
18:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:09 INFO  : The application 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:09 INFO  : Memory regions updated for context APU
18:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:10 INFO  : 'con' command is executed.
18:34:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:34:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:34:41 INFO  : Disconnected from the channel tcfchan#4.
18:35:22 INFO  : Registering command handlers for SDK TCF services
18:35:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\temp_xsdb_launch_script.tcl
18:35:27 INFO  : XSCT server has started successfully.
18:35:27 INFO  : Successfully done setting XSCT server connection channel  
18:35:27 INFO  : Restoring local repository preferences: 
		 C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE
18:35:27 WARN  : Invalid repository path C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE.
18:35:27 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf.
18:35:27 INFO  : Successfully done setting SDK workspace  
18:35:27 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
18:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:35:53 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:36:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:36:10 INFO  : 'fpga -state' command is executed.
18:36:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:36:10 INFO  : 'jtag frequency' command is executed.
18:36:10 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:10 INFO  : Context for 'APU' is selected.
18:36:10 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:10 INFO  : Context for 'APU' is selected.
18:36:10 INFO  : 'stop' command is executed.
18:36:11 INFO  : 'ps7_init' command is executed.
18:36:11 INFO  : 'ps7_post_config' command is executed.
18:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:11 INFO  : The application 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:11 INFO  : Memory regions updated for context APU
18:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:11 INFO  : 'con' command is executed.
18:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:36:11 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:40:59 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:41:05 INFO  : Disconnected from the channel tcfchan#1.
18:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:41:06 INFO  : 'fpga -state' command is executed.
18:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:41:07 INFO  : 'jtag frequency' command is executed.
18:41:07 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:07 INFO  : Context for 'APU' is selected.
18:41:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:09 INFO  : Context for 'APU' is selected.
18:41:09 INFO  : 'stop' command is executed.
18:41:10 INFO  : 'ps7_init' command is executed.
18:41:10 INFO  : 'ps7_post_config' command is executed.
18:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:10 INFO  : The application 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:10 INFO  : Memory regions updated for context APU
18:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:10 INFO  : 'con' command is executed.
18:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:41:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:47:35 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
20:57:21 INFO  : Disconnected from the channel tcfchan#2.
18:17:41 INFO  : Registering command handlers for SDK TCF services
18:17:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\temp_xsdb_launch_script.tcl
18:17:46 INFO  : XSCT server has started successfully.
18:17:55 INFO  : Successfully done setting XSCT server connection channel  
18:17:56 INFO  : Restoring local repository preferences: 
		 C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE
18:17:56 WARN  : Invalid repository path C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE.
18:17:56 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf.
18:17:58 INFO  : Successfully done setting SDK workspace  
18:18:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
18:18:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:18:12 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:18:20 INFO  : 'fpga -state' command is executed.
18:18:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:18:20 INFO  : 'jtag frequency' command is executed.
18:18:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:21 INFO  : Context for 'APU' is selected.
18:18:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:21 INFO  : Context for 'APU' is selected.
18:18:21 INFO  : 'stop' command is executed.
18:18:21 INFO  : 'ps7_init' command is executed.
18:18:21 INFO  : 'ps7_post_config' command is executed.
18:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:22 INFO  : The application 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:22 INFO  : Memory regions updated for context APU
18:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:22 INFO  : 'con' command is executed.
18:18:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:18:22 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:40:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542418780707,  Project:1541898827849
18:40:03 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:40:25 INFO  : Copied contents of C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
18:40:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:40:32 INFO  : Clearing existing target manager status.
18:40:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:40:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:41:20 INFO  : Disconnected from the channel tcfchan#1.
18:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:41:21 INFO  : 'fpga -state' command is executed.
18:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:41:21 INFO  : 'jtag frequency' command is executed.
18:41:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:21 INFO  : Context for 'APU' is selected.
18:41:24 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:41:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:24 INFO  : Context for 'APU' is selected.
18:41:24 INFO  : 'stop' command is executed.
18:41:24 INFO  : 'ps7_init' command is executed.
18:41:24 INFO  : 'ps7_post_config' command is executed.
18:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:25 INFO  : The application 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:25 INFO  : Memory regions updated for context APU
18:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:25 INFO  : 'con' command is executed.
18:41:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:41:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:41:44 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:42:09 INFO  : Disconnected from the channel tcfchan#2.
18:42:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:42:10 INFO  : 'fpga -state' command is executed.
18:42:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:42:11 INFO  : 'jtag frequency' command is executed.
18:42:11 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:11 INFO  : Context for 'APU' is selected.
18:42:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:11 INFO  : Context for 'APU' is selected.
18:42:11 INFO  : 'stop' command is executed.
18:42:11 INFO  : 'ps7_init' command is executed.
18:42:11 INFO  : 'ps7_post_config' command is executed.
18:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:12 INFO  : The application 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:12 INFO  : Memory regions updated for context APU
18:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:12 INFO  : 'con' command is executed.
18:42:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:42:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:45:26 INFO  : Disconnected from the channel tcfchan#3.
12:49:26 INFO  : Registering command handlers for SDK TCF services
12:49:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\temp_xsdb_launch_script.tcl
12:49:30 INFO  : XSCT server has started successfully.
12:49:30 INFO  : Successfully done setting XSCT server connection channel  
12:49:30 INFO  : Restoring local repository preferences: 
		 C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE
12:49:30 WARN  : Invalid repository path C:\Users\Derek\Desktop\Vivado\ip_repo\TLC5955_SINGLE.
12:49:30 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper.hdf.
12:49:30 INFO  : Successfully done setting SDK workspace  
12:49:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:50:00 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
12:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:50:17 INFO  : 'fpga -state' command is executed.
12:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:50:18 INFO  : 'jtag frequency' command is executed.
12:50:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:18 INFO  : Context for 'APU' is selected.
12:50:18 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:18 INFO  : Context for 'APU' is selected.
12:50:18 INFO  : 'stop' command is executed.
12:50:19 INFO  : 'ps7_init' command is executed.
12:50:19 INFO  : 'ps7_post_config' command is executed.
12:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:19 INFO  : The application 'C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/TLC_Project/TLC_Project.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:19 INFO  : Memory regions updated for context APU
12:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:19 INFO  : 'con' command is executed.
12:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:50:19 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\TLC_Project\TLC_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
12:50:33 INFO  : Disconnected from the channel tcfchan#1.
