<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=2791" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2007-01-07T02:23:01-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=2791</id>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2007-01-07T02:23:01-07:00</updated>
<published>2007-01-07T02:23:01-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20980#p20980</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20980#p20980"/>
<title type="html"><![CDATA[M2, O2, PHI2 or whathver you call it.]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20980#p20980"><![CDATA[
I think the phi2 line is needed only to decode A15, because you only get A15&amp;phi2 on the connector. Most discrete logic mappers just doesn't decode A15 (since they do nothing with $4100-$7fff).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Sun Jan 07, 2007 2:23 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[timmeh87]]></name></author>
<updated>2007-01-06T23:13:32-07:00</updated>
<published>2007-01-06T23:13:32-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20976#p20976</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20976#p20976"/>
<title type="html"><![CDATA[M2, O2, PHI2 or whathver you call it.]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20976#p20976"><![CDATA[
i busted open a SMB w/ duck hunt cart the other day, and it doesnt even have a pin for phi2.<br /><br />dont know what it means, just thought id throw that out there.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=2063">timmeh87</a> — Sat Jan 06, 2007 11:13 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Memblers]]></name></author>
<updated>2006-12-10T13:44:06-07:00</updated>
<published>2006-12-10T13:44:06-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20237#p20237</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20237#p20237"/>
<title type="html"><![CDATA[M2, O2, PHI2 or whathver you call it.]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20237#p20237"><![CDATA[
Best place to look for the info is the datasheet timing diagrams.  I have the Rockwell "R6500 Microprocessors" datasheet and it shows the clock in relation to the memory read/write cycles.<br /><br />It's just the safe way to do it.  You really need the address lines in a known state.  If it's in that unknown state between 1 and 0 it could use a lot of current, at worst maybe enough to fry a chip.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=10">Memblers</a> — Sun Dec 10, 2006 1:44 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2006-12-10T12:49:59-07:00</updated>
<published>2006-12-10T12:49:59-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20234#p20234</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20234#p20234"/>
<title type="html"><![CDATA[M2, O2, PHI2 or whathver you call it.]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20234#p20234"><![CDATA[
Okay, then what is the difference between the CPU clock and phi2 signal ? You mean that Phi2 goes high only after the CPU has stable value on adress bus, so it'd be just a dephased version of the CPU clock ?<br />And why couldn't the ouptout of the ROM be enabled when phi2 is low ? There is no other device that would acess the bus aside of the CPU itself, wich just wouldn't read the data at this exact time anyway. I don't think /CE have to be high each time the adress changes, or is it just to prevent fast transision glitches ?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Sun Dec 10, 2006 12:49 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2006-12-10T11:53:36-07:00</updated>
<published>2006-12-10T11:53:36-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20228#p20228</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20228#p20228"/>
<title type="html"><![CDATA[M2, O2, PHI2 or whathver you call it.]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20228#p20228"><![CDATA[
Phi2 (Φ2) is the 2nd-phase of the 1.79Mhz clock (Φ1). This phase is used inside the CPU for memory accesses. It's on the cart connector because when this is high, the cart can know when it needs to output onto the data bus.<br /><br />/CE is !(phi2 &amp; A15) because when a15 ($8000-FFFF) is 1 and Phi2 is 1 (memory access), that's the only safe time for the ROM to output. CE is active low because OE is usually active low; they did this so carts didn't need any logic.<br /><br />Phi2 is supplied by itself so that games can decode stuff to $0000-7FFF by using /CE = 0, Phi2 = 1 (which means A15 is low)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Sun Dec 10, 2006 11:53 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2006-12-10T11:47:14-07:00</updated>
<published>2006-12-10T11:47:14-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20227#p20227</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20227#p20227"/>
<title type="html"><![CDATA[M2, O2, PHI2 or whathver you call it.]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2791&amp;p=20227#p20227"><![CDATA[
To my undestanding, this signal is the 1.79 MHz clock used by the CPU. Is that right ? Why is it labelled as weirdly and unmeaningully as this ?<br />And, why /A15 is ANDed with M2 to enable the PRGROM chip ? That would result in disabling and enabling the chip very fastly (once per PRG cycle). This is stupid, why isn't just /A15 put on the Chip Enable inputs ?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Sun Dec 10, 2006 11:47 am</p><hr />
]]></content>
</entry>
</feed>