# High-Speed CMOS Divide-by-32/33 Prescaler

This repository presents a high-speed, low-power dual-modulus prescaler designed in 16nm CMOS technology. The project investigates and compares various logic topologies for divide-by-2 circuits, then builds a TSPC-based divide-by-2/3 unit, and finally cascades them to implement a divide-by-32/33 prescaler. All designs were simulated using LTSpice with Predictive Technology Models (PTM) at 16nm.

---

## ğŸ“ Repository Structure

```
â”œâ”€â”€ Full_Design.asc                    # Complete prescaler circuit (divide-by-32/33)
â”œâ”€â”€ LOGIC_NAND_cCMOS.asc/.asy         # Custom CMOS NAND gate (schematic/symbol)
â”œâ”€â”€ LOGIC_NOR_cCMOS.asc/.asy          # Custom CMOS NOR gate (schematic/symbol)
â”œâ”€â”€ LOGIC_OR_cCMOS.asc/.asy           # Custom CMOS OR gate (schematic/symbol)
â”œâ”€â”€ TSPC_33GHz_2by3PSC.asc/.asy       # Divide-by-2/3 unit using TSPC logic (schematic/symbol)
â”œâ”€â”€ TSPC_divide-by-2.asc              # TSPC-based divide-by-2 circuit
â”œâ”€â”€ Transmission_Gate_divide-by-2.asc # Transmission Gate-based divide-by-2 circuit
â”œâ”€â”€ Wang_divide-by-2.asc              # Wang topology divide-by-2 circuit
â”œâ”€â”€ Prescaler Project Report.pdf      # Detailed design report (methodology, analysis, results)
â”œâ”€â”€ README.md                         # This file
```

---

## ğŸš€ Project Summary

The goal was to design a **high-speed divide-by-32/33 prescaler** for use in **fractional-N frequency synthesizers**. To achieve this:

* âœ… Implemented divide-by-2 circuits using:

  * Transmission Gate logic
  * Source Coupled Logic (SCL)
  * Wang Topology
  * True Single Phase Clock (TSPC) Logic

* âœ… Designed a **TSPC-based divide-by-2/3 prescaler** for superior performance.

* âœ… Cascaded five divide-by-2/3 units to construct a **divide-by-32/33 prescaler**, with **CMOS logic gates** controlling the divide mode.

---

## ğŸ“Š Performance Highlights

| Parameter         | Value                         |
| ----------------- | ----------------------------- |
| Technology Node   | 16nm HP PTM CMOS              |
| Max Frequency     | 38.16â€¯GHz (at 25Â°C)           |
| Power Consumption | 0.33â€¯mW at 25â€¯GHz             |
| Simulation Tool   | LTSpice                       |
| Divide Modes      | 32 (MODE=HIGH), 33 (MODE=LOW) |

---

## ğŸ§  Key Learnings

* **TSPC logic** offers the best trade-off between speed and power efficiency.
* Used **complementary CMOS logic** for compact, low-power control circuits.
* Achieved robust performance across different temperatures (0Â°Câ€“80Â°C).

---

## ğŸ“ References

* ASU PTM 16nm HP Model: [Link (Archived)](https://web.archive.org/web/20191221222848/http://ptm.asu.edu/modelcard/HP/16nm_HP.pm)
* Wu et al., â€œA Low-Power High-Speed True Single Phase Clock Divide-by-2/3 Prescalerâ€, IEICE Electronics Express, 2013.
* H. Wang, â€œA 1.8â€¯V 3â€¯mW 16.8â€¯GHz Frequency Divider,â€ ISSCC, 2000.

---

## ğŸ“Œ How to Run Simulations

1. Open `.asc` files using **LTSpice**.
2. For divide-by-2/3 units, set control input `M` (HIGH for Ã·2, LOW for Ã·3).
3. For the full design (`Full_Design.asc`), use the `MODE` input to switch between divide-by-32 (HIGH) and divide-by-33 (LOW).
4. Run transient analysis to verify functionality and waveform outputs.

---

## ğŸ“· Preview

Refer to the `Prescaler Project Report.pdf` for detailed schematics, waveforms, and performance plots.

---

