{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1639665014491 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cnc3_v1_5 10M16SCE144C8G " "Selected device 10M16SCE144C8G for design \"cnc3_v1_5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639665014584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639665014631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639665014631 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/main_pll_altpll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/db/main_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639665014709 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/db/main_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639665014709 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639665014897 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1639665015194 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCE144C8G " "Device 10M08SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639665015209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCE144C8G " "Device 10M04SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639665015209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SCE144C8G " "Device 10M25SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639665015209 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639665015209 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "7 " "Fitter converted 7 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639665015256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639665015256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639665015256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639665015256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639665015256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639665015256 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639665015256 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639665015256 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639665015256 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639665015256 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639665015256 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639665015256 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639665015256 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639665015475 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 94 " "No exact pin location assignment(s) for 1 pins of 94 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1639665015912 ""}
{ "Info" "ISTA_SDC_FOUND" "cnc.sdc " "Reading SDC File: 'cnc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1639665017318 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639665017365 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1639665017365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1639665017365 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1639665017459 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1639665017459 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639665017459 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639665017459 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.667        gen24 " "  41.667        gen24" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639665017459 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.889 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  13.889 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639665017459 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1639665017459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639665018162 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/db/main_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639665018162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|locked  " "Automatically promoted node main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639665018162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|power_on_flag~0 " "Destination node mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|power_on_flag~0" {  } { { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 10917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639665018162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|mcu_flag~2 " "Destination node mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|mcu_flag~2" {  } { { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 11042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639665018162 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639665018162 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/db/main_pll_altpll.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 3204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639665018162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "areset  " "Automatically promoted node areset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639665018162 ""}  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 3220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639665018162 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639665019293 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639665019308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639665019308 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639665019324 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639665019355 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639665019355 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639665019387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639665019387 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639665019387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639665020589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "27 I/O Input Buffer " "Packed 27 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639665020605 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "35 I/O Output Buffer " "Packed 35 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639665020605 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "3 " "Created 3 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1639665020605 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639665020605 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1639665020636 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1639665020636 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1639665020636 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 3.3V 8 0 " "I/O bank number 1A does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639665020636 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 3.3V 10 0 " "I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639665020636 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 0 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639665020636 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 18 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639665020636 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 7 0 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639665020636 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 12 0 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639665020636 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 0 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639665020636 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 6 1 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639665020636 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 17 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639665020636 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1639665020636 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1639665020636 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639665020964 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639665021011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639665022323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639665024073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639665024151 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639665030740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639665030740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639665032427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639665036355 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639665036355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639665037167 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1639665037167 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639665037167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639665037167 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.24 " "Total time spent on timing analysis during the Fitter is 3.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639665037526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639665037573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639665039695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639665039695 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639665042272 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639665044037 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639665044605 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "43 MAX 10 " "43 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_Z\[0\] 3.3-V LVTTL 126 " "Pin enc_Z\[0\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_Z[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_Z\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_Z\[1\] 3.3-V LVTTL 131 " "Pin enc_Z\[1\] uses I/O standard 3.3-V LVTTL at 131" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_Z[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_Z\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_Z\[2\] 3.3-V LVTTL 12 " "Pin enc_Z\[2\] uses I/O standard 3.3-V LVTTL at 12" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_Z[2] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_Z\[2\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[0\] 3.3-V LVTTL 90 " "Pin ad\[0\] uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[1\] 3.3-V LVTTL 91 " "Pin ad\[1\] uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[2\] 3.3-V LVTTL 92 " "Pin ad\[2\] uses I/O standard 3.3-V LVTTL at 92" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[2] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[2\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[3\] 3.3-V LVTTL 93 " "Pin ad\[3\] uses I/O standard 3.3-V LVTTL at 93" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[3] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[3\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[4\] 3.3-V LVTTL 96 " "Pin ad\[4\] uses I/O standard 3.3-V LVTTL at 96" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[4] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[4\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[5\] 3.3-V LVTTL 97 " "Pin ad\[5\] uses I/O standard 3.3-V LVTTL at 97" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[5] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[5\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[6\] 3.3-V LVTTL 98 " "Pin ad\[6\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[6] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[6\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[7\] 3.3-V LVTTL 99 " "Pin ad\[7\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[7] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[7\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[8\] 3.3-V LVTTL 88 " "Pin ad\[8\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[8] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[8\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[9\] 3.3-V LVTTL 87 " "Pin ad\[9\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[9] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[9\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[10\] 3.3-V LVTTL 86 " "Pin ad\[10\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[10] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[10\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[11\] 3.3-V LVTTL 85 " "Pin ad\[11\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[11] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[11\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[12\] 3.3-V LVTTL 84 " "Pin ad\[12\] uses I/O standard 3.3-V LVTTL at 84" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[12] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[12\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[13\] 3.3-V LVTTL 81 " "Pin ad\[13\] uses I/O standard 3.3-V LVTTL at 81" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[13] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[13\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[14\] 3.3-V LVTTL 80 " "Pin ad\[14\] uses I/O standard 3.3-V LVTTL at 80" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[14] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[14\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[15\] 3.3-V LVTTL 79 " "Pin ad\[15\] uses I/O standard 3.3-V LVTTL at 79" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[15] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[15\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gen24 3.3-V LVCMOS 27 " "Pin gen24 uses I/O standard 3.3-V LVCMOS at 27" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { gen24 } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gen24" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ne 3.3-V LVTTL 77 " "Pin ne uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ne } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ne" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "noe 3.3-V LVTTL 76 " "Pin noe uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { noe } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "noe" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_miso 3.3-V LVTTL 132 " "Pin adc_miso uses I/O standard 3.3-V LVTTL at 132" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { adc_miso } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_miso" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nwe 3.3-V LVTTL 75 " "Pin nwe uses I/O standard 3.3-V LVTTL at 75" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { nwe } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nwe" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nbl\[0\] 3.3-V LVTTL 100 " "Pin nbl\[0\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { nbl[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nbl\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nbl\[1\] 3.3-V LVTTL 89 " "Pin nbl\[1\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { nbl[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nbl\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nadv 3.3-V LVTTL 74 " "Pin nadv uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { nadv } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nadv" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[5\] 3.3-V LVTTL 26 " "Pin sig_in\[5\] uses I/O standard 3.3-V LVTTL at 26" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[5] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[5\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[1\] 3.3-V LVTTL 32 " "Pin sig_in\[1\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[4\] 3.3-V LVTTL 28 " "Pin sig_in\[4\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[4] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[4\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[0\] 3.3-V LVTTL 33 " "Pin sig_in\[0\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[2\] 3.3-V LVTTL 30 " "Pin sig_in\[2\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[2] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[2\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[3\] 3.3-V LVTTL 29 " "Pin sig_in\[3\] uses I/O standard 3.3-V LVTTL at 29" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[3] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[3\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[6\] 3.3-V LVTTL 25 " "Pin sig_in\[6\] uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[6] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[6\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[7\] 3.3-V LVTTL 24 " "Pin sig_in\[7\] uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[7] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[7\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wire_break 3.3-V LVTTL 21 " "Pin wire_break uses I/O standard 3.3-V LVTTL at 21" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { wire_break } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wire_break" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OK220 3.3-V LVTTL 22 " "Pin OK220 uses I/O standard 3.3-V LVTTL at 22" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { OK220 } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OK220" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_A\[0\] 3.3-V LVTTL 123 " "Pin enc_A\[0\] uses I/O standard 3.3-V LVTTL at 123" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_A[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_A\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_B\[0\] 3.3-V LVTTL 124 " "Pin enc_B\[0\] uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_B[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_B\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_B\[1\] 3.3-V LVTTL 130 " "Pin enc_B\[1\] uses I/O standard 3.3-V LVTTL at 130" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_B[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_B\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_A\[1\] 3.3-V LVTTL 127 " "Pin enc_A\[1\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_A[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_A\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_A\[2\] 3.3-V LVTTL 10 " "Pin enc_A\[2\] uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_A[2] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_A\[2\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_B\[2\] 3.3-V LVTTL 11 " "Pin enc_B\[2\] uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_B[2] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_B\[2\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639665044684 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1639665044684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/output_files/cnc3_v1_5.fit.smsg " "Generated suppressed messages file C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/output_files/cnc3_v1_5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639665045215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5841 " "Peak virtual memory: 5841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639665046761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 17:30:46 2021 " "Processing ended: Thu Dec 16 17:30:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639665046761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639665046761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639665046761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639665046761 ""}
