<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure P15.11 in the textbook for a commonly used circuit of a D flip-flop that is triggered by the negative-going edge of the clock <img src="images/3657-15-11P-i1.png" />.</p> <p>(a)</p> <p>Consider that the clock, <img src="images/3657-15-11P-i2.png" /> is high. The transistors, <img src="images/3657-15-11P-i3.png" /> are ON because high signal is applied to its gate. Since, <img src="images/3657-15-11P-i4.png" /> is high, <img src="images/3657-15-11P-i5.png" /> is off because it is a P-type device. The input, <img src="images/3657-15-11P-i6.png" /> is the input to <img src="images/3657-15-11P-i7.png" /> since <img src="images/3657-15-11P-i8.png" /> are ON. So, <img src="images/3657-15-11P-i9.png" />, and <img src="images/3657-15-11P-i10.png" />.</p> <p>If <img src="images/3657-15-11P-i11.png" /> is high, <img src="images/3657-15-11P-i12.png" /> become ON and <img src="images/3657-15-11P-i13.png" /> become OFF. If <img src="images/3657-15-11P-i14.png" /> is low, <img src="images/3657-15-11P-i15.png" /> become OFF and <img src="images/3657-15-11P-i16.png" /> become ON.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>(b)</p> <p>Consider that the input, <img src="images/3657-15-11P-i17.png" /> is high and the clock, <img src="images/3657-15-11P-i18.png" /> goes low. The transistors, <img src="images/3657-15-11P-i19.png" /> and <img src="images/3657-15-11P-i20.png" /> conduct and transistors, <img src="images/3657-15-11P-i21.png" /> move to cutoff. So, input to <img src="images/3657-15-11P-i22.png" /> become high.</p> <p>Therefore, <img src="images/3657-15-11P-i23.png" /> is low and <img src="images/3657-15-11P-i24.png" /> is high. Since <img src="images/3657-15-11P-i25.png" /> is low <img src="images/3657-15-11P-i26.png" /> conducts and <img src="images/3657-15-11P-i27.png" /> does not conduct.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>(c)</p> <p>Consider that the input, <img src="images/3657-15-11P-i28.png" /> is low and the clock, <img src="images/3657-15-11P-i29.png" /> goes low. The transistors, <img src="images/3657-15-11P-i30.png" /> move to cutoff, and transistors, <img src="images/3657-15-11P-i31.png" /> and <img src="images/3657-15-11P-i32.png" /> conduct. Since, the input, <img src="images/3657-15-11P-i33.png" /> is low the output of <img src="images/3657-15-11P-i34.png" /> is low.</p> <p>Therefore, <img src="images/3657-15-11P-i35.png" /> is high and <img src="images/3657-15-11P-i36.png" /> is low. Thus, <img src="images/3657-15-11P-i37.png" /> is OFF and <img src="images/3657-15-11P-i38.png" /> is ON.</p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>(d)</p> <p>If the clock, <img src="images/3657-15-11P-i39.png" /> is high, the node capacitance of <img src="images/3657-15-11P-i40.png" /> are charged to the appropriate voltages corresponding to the value of input, <img src="images/3657-15-11P-i41.png" /> just before <img src="images/3657-15-11P-i42.png" /> went down.</p> <p>This output value remains constant for one clock period. So, the operation of the circuit relay on the node capacitance to maintain most of their charge.</p></div>