# system info oran_hwtcl_top on 2025.10.16.13:45:00
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for oran_hwtcl_top on 2025.10.16.13:45:00
files:
filepath,kind,attributes,module,is_top
sim/oran_hwtcl_top.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,oran_hwtcl_top,true
oran_310/sim/mentor/oran.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/alt_oran_fifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/alt_oran_scfifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/bitshift_preproc_engine.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/bitshift_preproc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/ccam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/ccam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/ccam_unbiased.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/ceam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/ceam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/ceam.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/compansion_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/compression_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/decompression_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_cmnhdr_demapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_cmnhdr_mapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_comp_data_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_compression.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_ctrl_demapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_ctrl_mapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_ctrl_mapper_frag.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_ctrl_sec0_demapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_ctrl_sec1_demapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_ctrl_sec3_demapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_ctrl_sect0_mapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_ctrl_sect1_mapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_ctrl_sect3_mapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_decompression.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_demapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_mapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_prb_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_seqid_cntr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_seqid_ram.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_uplane_byte_shift.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_uplane_frag_size.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_uplane_mapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_uplane_mapper_frag.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_uplane_prb_fifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_uplane_prb_size.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_uplane_sect_detector.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_usr_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/cascaded_counter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_usr_demapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_window_monitor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/pipeline_oran.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/lut_memory.mif,MIF,,oran,false
oran_310/sim/mentor/lut_memory_30KHz.mif,MIF,,oran,false
oran_310/sim/mentor/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_csrunit.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_clkcrosser_new.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_cntr_tx.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_cntr_rx.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_cntr_ram_update.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/oran_csr_ram.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/ram4ports_ram_4port_2010_rljrsyi.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/mentor/ram4ports.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,oran,false
oran_310/sim/synopsys/oran.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/alt_oran_fifo.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/alt_oran_scfifo.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/bitshift_preproc_engine.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/bitshift_preproc.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/ccam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/ccam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/ccam_unbiased.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/ceam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/ceam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/ceam.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/compansion_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/compression_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/decompression_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_cmnhdr_demapper.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_cmnhdr_mapper.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_comp_data_adapter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_compression.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_ctrl_demapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_ctrl_mapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_ctrl_mapper_frag.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_ctrl_sec0_demapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_ctrl_sec1_demapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_ctrl_sec3_demapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_ctrl_sect0_mapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_ctrl_sect1_mapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_ctrl_sect3_mapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_decompression.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_demapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_mapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_prb_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_seqid_cntr.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_seqid_ram.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_uplane_byte_shift.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_uplane_frag_size.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_uplane_mapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_uplane_mapper_frag.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_uplane_prb_fifo.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_uplane_prb_size.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_uplane_sect_detector.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_usr_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/cascaded_counter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_usr_demapper.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_window_monitor.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/pipeline_oran.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/lut_memory.mif,MIF,,oran,false
oran_310/sim/synopsys/lut_memory_30KHz.mif,MIF,,oran,false
oran_310/sim/synopsys/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_csr.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_csrunit.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_clkcrosser_new.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_cntr_tx.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_cntr_rx.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_cntr_ram_update.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/oran_csr_ram.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/ram4ports_ram_4port_2010_rljrsyi.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/synopsys/ram4ports.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,oran,false
oran_310/sim/cadence/oran.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/alt_oran_fifo.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/alt_oran_scfifo.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/bitshift_preproc_engine.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/bitshift_preproc.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/ccam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/ccam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/ccam_unbiased.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/ceam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/ceam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/ceam.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/compansion_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/compression_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/decompression_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_cmnhdr_demapper.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_cmnhdr_mapper.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_comp_data_adapter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_compression.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_ctrl_demapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_ctrl_mapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_ctrl_mapper_frag.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_ctrl_sec0_demapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_ctrl_sec1_demapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_ctrl_sec3_demapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_ctrl_sect0_mapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_ctrl_sect1_mapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_ctrl_sect3_mapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_decompression.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_demapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_mapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_prb_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_seqid_cntr.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_seqid_ram.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_uplane_byte_shift.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_uplane_frag_size.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_uplane_mapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_uplane_mapper_frag.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_uplane_prb_fifo.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_uplane_prb_size.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_uplane_sect_detector.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_usr_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/cascaded_counter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_usr_demapper.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_window_monitor.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/pipeline_oran.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/lut_memory.mif,MIF,,oran,false
oran_310/sim/cadence/lut_memory_30KHz.mif,MIF,,oran,false
oran_310/sim/cadence/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_csr.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_csrunit.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_clkcrosser_new.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_cntr_tx.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_cntr_rx.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_cntr_ram_update.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/oran_csr_ram.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/ram4ports_ram_4port_2010_rljrsyi.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/cadence/ram4ports.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,oran,false
oran_310/sim/aldec/oran.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/alt_oran_fifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/alt_oran_scfifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/bitshift_preproc_engine.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/bitshift_preproc.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/ccam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/ccam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/ccam_unbiased.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/ceam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/ceam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/ceam.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/compansion_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/compression_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/decompression_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_cmnhdr_demapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_cmnhdr_mapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_comp_data_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_compression.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_ctrl_demapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_ctrl_mapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_ctrl_mapper_frag.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_ctrl_sec0_demapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_ctrl_sec1_demapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_ctrl_sec3_demapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_ctrl_sect0_mapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_ctrl_sect1_mapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_ctrl_sect3_mapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_decompression.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_demapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_mapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_prb_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_scheduler.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_seqid_cntr.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_seqid_ram.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_uplane_byte_shift.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_uplane_frag_size.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_uplane_mapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_uplane_mapper_frag.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_uplane_prb_fifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_uplane_prb_size.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_uplane_sect_detector.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_usr_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/cascaded_counter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_usr_demapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_window_monitor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/pipeline_oran.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/lut_memory.mif,MIF,,oran,false
oran_310/sim/aldec/lut_memory_30KHz.mif,MIF,,oran,false
oran_310/sim/aldec/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_csr.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_csrunit.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_clkcrosser.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_clkcrosser_new.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_cntr_tx.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_cntr_rx.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_cntr_ram_update.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/oran_csr_ram.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/ram4ports_ram_4port_2010_rljrsyi.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
oran_310/sim/aldec/ram4ports.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,oran,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
oran_hwtcl_top.oran_hwtcl_top,oran
