RAM_Line.v,verilog,xil_defaultlib,../../../../Camera_Demo.srcs/sources_1/ip/RAM_Line/sim/RAM_Line.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
