#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\programyMain\ikarusNew\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\programyMain\ikarusNew\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\programyMain\ikarusNew\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\programyMain\ikarusNew\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\programyMain\ikarusNew\iverilog\lib\ivl\va_math.vpi";
S_000002a504c731f0 .scope module, "random_vector" "random_vector" 2 48;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_CLK";
    .port_info 1 /INPUT 1 "i_RSTn";
    .port_info 2 /INPUT 1 "i_READY";
    .port_info 3 /OUTPUT 1 "o_VALID";
    .port_info 4 /OUTPUT 9 "o_Y";
P_000002a504c6ba50 .param/l "WIDTH" 0 2 50, +C4<00000000000000000000000000001001>;
L_000002a504c74220/d .functor BUFZ 9, v000002a504c70ec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000002a504c74220 .delay 9 (1000,1000,1000) L_000002a504c74220/d;
L_000002a504c74680/d .functor BUFZ 1, v000002a504c70e20_0, C4<0>, C4<0>, C4<0>;
L_000002a504c74680 .delay 1 (1000,1000,1000) L_000002a504c74680/d;
v000002a504c70d80_0 .var/i "SEED", 31 0;
o000002a504c95d48 .functor BUFZ 1, C4<z>; HiZ drive
v000002a504c70b00_0 .net "i_CLK", 0 0, o000002a504c95d48;  0 drivers
o000002a504c95d78 .functor BUFZ 1, C4<z>; HiZ drive
v000002a504c709c0_0 .net "i_READY", 0 0, o000002a504c95d78;  0 drivers
o000002a504c95da8 .functor BUFZ 1, C4<z>; HiZ drive
v000002a504c70ce0_0 .net "i_RSTn", 0 0, o000002a504c95da8;  0 drivers
v000002a504c70920_0 .net "o_VALID", 0 0, L_000002a504c74680;  1 drivers
v000002a504c70c40_0 .net "o_Y", 8 0, L_000002a504c74220;  1 drivers
v000002a504c70e20_0 .var "s_VALID", 0 0;
v000002a504c70ec0_0 .var "s_Y", 8 0;
v000002a504c70f60_0 .var "s_was_valid", 0 0;
S_000002a504c74a40 .scope begin, "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" 2 79, 2 79 0, S_000002a504c731f0;
 .timescale -9 -12;
E_000002a504c6b010 .event posedge, v000002a504c70ce0_0;
E_000002a504c6ba90 .event posedge, v000002a504c70b00_0;
S_000002a504c95430 .scope begin, "ZAPAMIETANIE_POPRZEDNIEGO_VALID" "ZAPAMIETANIE_POPRZEDNIEGO_VALID" 2 91, 2 91 0, S_000002a504c731f0;
 .timescale -9 -12;
E_000002a504c6a9d0 .event negedge, v000002a504c70b00_0;
S_000002a504c748b0 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
P_000002a504c432b0 .param/l "ADDR_WIDTH" 1 3 7, +C4<00000000000000000000000000000101>;
P_000002a504c432e8 .param/l "M" 1 3 6, +C4<00000000000000000000000000100000>;
P_000002a504c43320 .param/l "N" 1 3 5, +C4<00000000000000000000000000100000>;
v000002a504ce8710_0 .var "r_data2", 31 0;
v000002a504ce7ef0_0 .var "r_reg0", 4 0;
v000002a504ce9bb0_0 .var "r_reg1", 4 0;
v000002a504ce8030_0 .var "r_reg2", 4 0;
v000002a504ce9890_0 .net "s_clk", 0 0, L_000002a504c74060;  1 drivers
v000002a504ce8f30_0 .net "s_rsn", 0 0, L_000002a504c74760;  1 drivers
v000002a504ce8c10_0 .net "w_data0", 31 0, v000002a504ce7f90_0;  1 drivers
v000002a504ce8210_0 .net "w_data1", 31 0, v000002a504ce8170_0;  1 drivers
E_000002a504c6a8d0 .event posedge, v000002a504ce99d0_0;
E_000002a504c6a850 .event anyedge, v000002a504ce9b10_0;
S_000002a504c955c0 .scope module, "UTOP" "REGS" 3 21, 4 1 0, S_000002a504c748b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rsn";
    .port_info 2 /INPUT 5 "i_reg0";
    .port_info 3 /INPUT 5 "i_reg1";
    .port_info 4 /INPUT 5 "i_reg2";
    .port_info 5 /INPUT 32 "i_data2";
    .port_info 6 /OUTPUT 32 "o_data0";
    .port_info 7 /OUTPUT 32 "o_data1";
P_000002a504c7b070 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000000101>;
P_000002a504c7b0a8 .param/l "M" 0 4 3, +C4<00000000000000000000000000100000>;
P_000002a504c7b0e0 .param/l "N" 0 4 2, +C4<00000000000000000000000000100000>;
v000002a504c70ba0 .array "RRR", 32 1, 31 0;
v000002a504c70a60_0 .var/i "i", 31 0;
v000002a504ce99d0_0 .net "i_clk", 0 0, L_000002a504c74060;  alias, 1 drivers
v000002a504ce9a70_0 .net "i_data2", 31 0, v000002a504ce8710_0;  1 drivers
v000002a504ce9110_0 .net "i_reg0", 4 0, v000002a504ce7ef0_0;  1 drivers
v000002a504ce80d0_0 .net "i_reg1", 4 0, v000002a504ce9bb0_0;  1 drivers
v000002a504ce97f0_0 .net "i_reg2", 4 0, v000002a504ce8030_0;  1 drivers
v000002a504ce9b10_0 .net "i_rsn", 0 0, L_000002a504c74760;  alias, 1 drivers
v000002a504ce7f90_0 .var "o_data0", 31 0;
v000002a504ce8170_0 .var "o_data1", 31 0;
E_000002a504c6ad50/0 .event negedge, v000002a504ce9b10_0;
E_000002a504c6ad50/1 .event posedge, v000002a504ce99d0_0;
E_000002a504c6ad50 .event/or E_000002a504c6ad50/0, E_000002a504c6ad50/1;
S_000002a504c86bc0 .scope module, "U_RST_CLK" "global_signals" 3 15, 2 1 0, S_000002a504c748b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "o_CLK";
    .port_info 1 /OUTPUT 1 "o_RSTn";
P_000002a504c73380 .param/l "CLK_PERIOD" 1 2 18, +C4<00000000000000000000000000001010>;
P_000002a504c733b8 .param/l "CLOCK_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
P_000002a504c733f0 .param/str "SIGNAL_VCD_FILE" 0 2 5, "regs_simulation.vcd";
P_000002a504c73428 .param/l "SIM_CLOCK_CYCLES" 0 2 3, +C4<00000000000000000000000000110010>;
L_000002a504c74060 .functor BUFZ 1, v000002a504ce8e90_0, C4<0>, C4<0>, C4<0>;
L_000002a504c74760 .functor BUFZ 1, v000002a504ce85d0_0, C4<0>, C4<0>, C4<0>;
v000002a504ce8e90_0 .var "clk", 0 0;
v000002a504ce8b70_0 .net "o_CLK", 0 0, L_000002a504c74060;  alias, 1 drivers
v000002a504ce9250_0 .net "o_RSTn", 0 0, L_000002a504c74760;  alias, 1 drivers
v000002a504ce85d0_0 .var "rst_n", 0 0;
E_000002a504c6a790 .event posedge, v000002a504ce8e90_0;
    .scope S_000002a504c731f0;
T_0 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000002a504c70d80_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000002a504c731f0;
T_1 ;
    %delay 1000, 0;
    %wait E_000002a504c6b010;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002a504c70ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a504c70e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a504c70f60_0, 0;
T_1.0 ;
    %fork t_1, S_000002a504c731f0;
    %fork t_2, S_000002a504c731f0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork t_4, S_000002a504c74a40;
    %jmp t_3;
    .scope S_000002a504c74a40;
t_4 ;
    %wait E_000002a504c6ba90;
    %vpi_func 2 82 "$random" 32, v000002a504c70d80_0 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000002a504c70e20_0, 0;
    %load/vec4 v000002a504c709c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002a504c70f60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.1, 8;
    %load/vec4 v000002a504c70ec0_0;
    %vpi_func 2 84 "$random" 32, v000002a504c70d80_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v000002a504c70ec0_0, 0;
T_1.1 ;
    %load/vec4 v000002a504c70ce0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.3, 4;
    %wait E_000002a504c6b010;
T_1.3 ;
    %end;
    .scope S_000002a504c731f0;
t_3 %join;
    %end;
t_2 ;
    %fork t_6, S_000002a504c95430;
    %jmp t_5;
    .scope S_000002a504c95430;
t_6 ;
    %wait E_000002a504c6a9d0;
    %load/vec4 v000002a504c70e20_0;
    %assign/vec4 v000002a504c70f60_0, 0;
    %end;
    .scope S_000002a504c731f0;
t_5 %join;
    %end;
    .scope S_000002a504c731f0;
t_0 ;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000002a504c86bc0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000002a504ce8e90_0;
    %inv;
    %store/vec4 v000002a504ce8e90_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a504c86bc0;
T_3 ;
    %vpi_call 2 23 "$dumpfile", P_000002a504c733f0 {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a504c748b0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002a504c86bc0;
T_4 ;
    %delay 1000, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000002a504ce85d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000002a504ce8e90_0, 0;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a504ce85d0_0, 0;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a504ce85d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a504ce8e90_0, 0;
    %pushi/vec4 5, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002a504c6a790;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a504ce85d0_0, 0;
    %wait E_000002a504c6a790;
    %pushi/vec4 50, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002a504c6a790;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002a504c955c0;
T_5 ;
    %wait E_000002a504c6ad50;
    %load/vec4 v000002a504ce9b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a504ce7f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a504ce8170_0, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a504c70a60_0, 0, 32;
T_5.2 ;
    %load/vec4 v000002a504c70a60_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002a504c70a60_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a504c70ba0, 0, 4;
    %load/vec4 v000002a504c70a60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a504c70a60_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002a504ce97f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000002a504ce97f0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000002a504ce9a70_0;
    %load/vec4 v000002a504ce97f0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a504c70ba0, 0, 4;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002a504ce9110_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000002a504ce9110_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v000002a504ce9110_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002a504c70ba0, 4;
    %assign/vec4 v000002a504ce7f90_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a504ce7f90_0, 0;
T_5.7 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002a504ce80d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000002a504ce80d0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v000002a504ce80d0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000002a504c70ba0, 4;
    %assign/vec4 v000002a504ce8170_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a504ce8170_0, 0;
T_5.9 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a504c748b0;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a504ce7ef0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a504ce9bb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a504ce8030_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a504ce8710_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002a504ce8f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_000002a504c6a850;
    %jmp T_6.0;
T_6.1 ;
T_6.2 ;
    %load/vec4 v000002a504ce8f30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_000002a504c6a850;
    %jmp T_6.2;
T_6.3 ;
    %wait E_000002a504c6a8d0;
    %vpi_call 3 42 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 3 43 "$display", "Time\011\011Action\011\011\011\011R_Write\011Data_W\011\011R_Read0\011Data_R0" {0 0 0};
    %vpi_call 3 44 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000002a504ce8030_0, 0;
    %pushi/vec4 2864434397, 0, 32;
    %assign/vec4 v000002a504ce8710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a504ce7ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a504ce9bb0_0, 0;
    %wait E_000002a504c6a8d0;
    %delay 1000, 0;
    %vpi_call 3 52 "$display", "%0t\011Write R2=0x%h\011\011%0d\011%h\011%0d\011%h", $time, v000002a504ce8710_0, v000002a504ce8030_0, v000002a504ce8710_0, v000002a504ce7ef0_0, v000002a504ce8c10_0 {0 0 0};
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v000002a504ce8030_0, 0;
    %pushi/vec4 287454020, 0, 32;
    %assign/vec4 v000002a504ce8710_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000002a504ce7ef0_0, 0;
    %wait E_000002a504c6a8d0;
    %delay 1000, 0;
    %vpi_call 3 59 "$display", "%0t\011Write R5 / Read R2\011\011%0d\011%h\011%0d\011%h", $time, v000002a504ce8710_0, v000002a504ce8030_0, v000002a504ce8710_0, v000002a504ce7ef0_0, v000002a504ce8c10_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a504ce8030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a504ce8710_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v000002a504ce7ef0_0, 0;
    %wait E_000002a504c6a8d0;
    %delay 1000, 0;
    %vpi_call 3 66 "$display", "%0t\011Read R5\011\011\011\011%0d\011%h\011%0d\011%h", $time, v000002a504ce8710_0, v000002a504ce8030_0, v000002a504ce8710_0, v000002a504ce7ef0_0, v000002a504ce8c10_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a504ce8030_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a504ce8710_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v000002a504ce7ef0_0, 0;
    %wait E_000002a504c6a8d0;
    %delay 1000, 0;
    %vpi_call 3 73 "$display", "%0t\011Try Write R0\011\011\011%0d\011%h\011%0d\011%h", $time, v000002a504ce8710_0, v000002a504ce8030_0, v000002a504ce8710_0, v000002a504ce7ef0_0, v000002a504ce8c10_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a504ce8030_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a504ce7ef0_0, 0;
    %wait E_000002a504c6a8d0;
    %delay 1000, 0;
    %vpi_call 3 79 "$display", "%0t\011Read R0\011\011\011\011%0d\011%h\011%0d\011%h", $time, v000002a504ce8710_0, v000002a504ce8030_0, v000002a504ce8710_0, v000002a504ce7ef0_0, v000002a504ce8c10_0 {0 0 0};
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002a504ce7ef0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000002a504ce9bb0_0, 0;
    %wait E_000002a504c6a8d0;
    %delay 1000, 0;
    %vpi_call 3 85 "$display", "%0t\011Read Invalid R33\011\011%0d\011%h\011%0d\011%h", $time, v000002a504ce8710_0, v000002a504ce8030_0, v000002a504ce8710_0, v000002a504ce9bb0_0, v000002a504ce8210_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
T_6.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.5, 5;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002a504c6a8d0;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
    %vpi_call 3 88 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "../TESTBENCH/simulation_modules.v";
    "../TESTBENCH/testbench.v";
    "../MODEL/top.v";
