Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 11 04:13:07 2024
| Host         : LAPTOP-T7B654NQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   426 |
|    Minimum number of control sets                        |   426 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2891 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   426 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |   406 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              85 |           46 |
| No           | No                    | Yes                    |              60 |           22 |
| No           | Yes                   | No                     |             133 |           61 |
| Yes          | No                    | No                     |              18 |            8 |
| Yes          | No                    | Yes                    |              42 |           13 |
| Yes          | Yes                   | No                     |            3715 |         1638 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------------------+--------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                      Enable Signal                      |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------------------------------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/out[0]  |                                                         | OP_R/signal_single_pulse_reg_0 |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG          | KeyEv/key_de/inst/inst/lock_status0                     | OP_R/signal_single_pulse_reg_0 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG          | KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count        | OP_R/signal_single_pulse_reg_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          |                                                         | gs1/as3[5]_i_1_n_0             |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG          |                                                         | gs1/as4[5]_i_1_n_0             |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG          | gs1/os/E[0]                                             | OP_R2/rst2                     |                6 |              6 |         1.00 |
|  clk_IBUF_BUFG          |                                                         | gs1/as1[5]_i_1_n_0             |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG          |                                                         | gs1/as2[5]_i_1_n_0             |                4 |              6 |         1.50 |
|  gs1/clk_25/out_BUFG[0] |                                                         |                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG          | KeyEv/key_de/inst/inst/Ps2Interface_i/rx_finish         | OP_R/signal_single_pulse_reg_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG          | KeyEv/key_de/inst/inst/Ps2Interface_i/rx_valid          | OP_R/signal_single_pulse_reg_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[88].board[88][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[93].board[93][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[94].board[94][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[89].board[89][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[95].board[95][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[98].board[98][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[9].board[9][8]_i_1_n_0                      | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[99].board[99][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[96].board[96][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/os/game_over_reg_1[0]                               |                                |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | KeyEv/key_de/next_key                                   | OP_R/signal_single_pulse_reg_0 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[97].board[97][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/random_/E[0]                                        |                                |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[280].board[280][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[282].board[282][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[27].board[27][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[279].board[279][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[283].board[283][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[281].board[281][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[101].board[101][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[0].board[0][8]_i_1_n_0                      | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[104].board[104][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[105].board[105][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[106].board[106][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[103].board[103][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[100].board[100][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[102].board[102][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[113].board[113][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[110].board[110][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[111].board[111][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[10].board[10][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[108].board[108][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[114].board[114][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[107].board[107][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[112].board[112][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[109].board[109][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[119].board[119][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[116].board[116][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[121].board[121][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[122].board[122][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[115].board[115][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[117].board[117][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[118].board[118][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[11].board[11][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[120].board[120][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[123].board[123][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[12].board[12][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[130].board[130][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[126].board[126][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[128].board[128][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[127].board[127][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[124].board[124][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[125].board[125][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[129].board[129][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[132].board[132][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[139].board[139][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[134].board[134][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[135].board[135][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[133].board[133][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[137].board[137][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[136].board[136][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[131].board[131][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[138].board[138][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[145].board[145][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[146].board[146][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[147].board[147][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[13].board[13][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[141].board[141][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[140].board[140][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[148].board[148][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[142].board[142][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[143].board[143][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[144].board[144][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[150].board[150][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[149].board[149][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[14].board[14][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[154].board[154][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[155].board[155][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[156].board[156][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[151].board[151][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[152].board[152][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[153].board[153][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[162].board[162][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[165].board[165][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[159].board[159][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[163].board[163][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[164].board[164][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[161].board[161][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[157].board[157][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[15].board[15][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[158].board[158][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[160].board[160][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[167].board[167][8]_i_1_n_0                  | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[169].board[169][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[166].board[166][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[172].board[172][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[16].board[16][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[170].board[170][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[171].board[171][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[173].board[173][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[168].board[168][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[178].board[178][8]_i_1_n_0                  | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[17].board[17][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[177].board[177][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[174].board[174][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[175].board[175][8]_i_1_n_0                  | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[181].board[181][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[180].board[180][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[182].board[182][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[176].board[176][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[179].board[179][8]_i_1_n_0                  | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[183].board[183][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[190].board[190][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[191].board[191][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[18].board[18][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[189].board[189][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[186].board[186][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[188].board[188][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[187].board[187][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[184].board[184][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[185].board[185][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[197].board[197][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[19].board[19][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[195].board[195][8]_i_1_n_0                  | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[198].board[198][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[199].board[199][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[196].board[196][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[193].board[193][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[192].board[192][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[194].board[194][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[200].board[200][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[207].board[207][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[208].board[208][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[201].board[201][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[202].board[202][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[206].board[206][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[205].board[205][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[204].board[204][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[203].board[203][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[1].board[1][8]_i_1_n_0                      | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[211].board[211][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[215].board[215][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[213].board[213][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[214].board[214][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[217].board[217][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[212].board[212][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[210].board[210][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[20].board[20][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[216].board[216][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[209].board[209][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[224].board[224][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[222].board[222][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[225].board[225][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[21].board[21][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[218].board[218][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[221].board[221][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[220].board[220][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[219].board[219][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[223].board[223][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[229].board[229][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[230].board[230][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[232].board[232][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[231].board[231][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[226].board[226][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[227].board[227][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[228].board[228][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[22].board[22][8]_i_1_n_0                    | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[235].board[235][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[240].board[240][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[23].board[23][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[241].board[241][8]_i_1_n_0                  | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[236].board[236][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[238].board[238][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[234].board[234][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[237].board[237][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[233].board[233][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[239].board[239][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[243].board[243][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[248].board[248][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[249].board[249][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[24].board[24][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[244].board[244][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[245].board[245][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[242].board[242][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[246].board[246][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[247].board[247][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[250].board[250][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[251].board[251][8]_i_1_n_0                  | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[258].board[258][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[259].board[259][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[256].board[256][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[254].board[254][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[252].board[252][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[255].board[255][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[253].board[253][8]_i_1_n_0                  | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[257].board[257][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[267].board[267][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[260].board[260][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[266].board[266][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[25].board[25][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[261].board[261][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[262].board[262][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[263].board[263][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[264].board[264][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[265].board[265][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[274].board[274][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[272].board[272][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[275].board[275][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[271].board[271][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[26].board[26][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[273].board[273][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[269].board[269][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[270].board[270][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[268].board[268][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[276].board[276][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[277].board[277][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[278].board[278][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[287].board[287][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[289].board[289][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[288].board[288][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[290].board[290][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[286].board[286][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[285].board[285][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[28].board[28][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[284].board[284][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[291].board[291][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[293].board[293][8]_i_1_n_0                  | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[299].board[299][8]_i_1_n_0                  | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[294].board[294][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[297].board[297][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[29].board[29][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[292].board[292][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[296].board[296][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[295].board[295][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[298].board[298][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[308].board[308][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[303].board[303][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[304].board[304][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[2].board[2][8]_i_1_n_0                      | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[307].board[307][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[306].board[306][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[302].board[302][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[300].board[300][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[301].board[301][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[305].board[305][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[30].board[30][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[315].board[315][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[312].board[312][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[314].board[314][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[316].board[316][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[317].board[317][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[309].board[309][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[311].board[311][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[310].board[310][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[313].board[313][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[320].board[320][8]_i_1_n_0                  | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[323].board[323][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[324].board[324][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[31].board[31][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[319].board[319][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[322].board[322][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[321].board[321][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[318].board[318][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[325].board[325][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[327].board[327][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[329].board[329][8]_i_1_n_0                  | OP_R2/rst2                     |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[32].board[32][8]_i_1_n_0                    | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[326].board[326][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[328].board[328][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[331].board[331][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[332].board[332][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[330].board[330][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[339].board[339][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[338].board[338][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[334].board[334][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[340].board[340][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[337].board[337][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[33].board[33][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[333].board[333][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[336].board[336][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[335].board[335][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[347].board[347][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[345].board[345][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[34].board[34][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[344].board[344][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[341].board[341][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[346].board[346][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[342].board[342][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[348].board[348][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[349].board[349][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[343].board[343][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[354].board[354][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[352].board[352][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[355].board[355][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[356].board[356][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[357].board[357][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[353].board[353][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[350].board[350][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[351].board[351][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[358].board[358][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[359].board[359][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[360].board[360][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[366].board[366][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[365].board[365][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[368].board[368][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[362].board[362][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[363].board[363][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[361].board[361][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[367].board[367][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[364].board[364][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[35].board[35][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[36].board[36][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[373].board[373][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[369].board[369][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[370].board[370][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[372].board[372][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[375].board[375][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[376].board[376][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[371].board[371][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[374].board[374][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[377].board[377][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[381].board[381][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[386].board[386][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[378].board[378][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[383].board[383][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[382].board[382][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[380].board[380][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[384].board[384][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[37].board[37][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[385].board[385][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[379].board[379][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[388].board[388][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[394].board[394][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[387].board[387][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[395].board[395][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[389].board[389][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[390].board[390][8]_i_1_n_0                  | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[392].board[392][8]_i_1_n_0                  | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[393].board[393][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[391].board[391][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[38].board[38][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[41].board[41][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[3].board[3][8]_i_1_n_0                      | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[40].board[40][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[396].board[396][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[397].board[397][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[39].board[39][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[399].board[399][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[42].board[42][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[398].board[398][8]_i_1_n_0                  | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[43].board[43][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[50].board[50][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[4].board[4][8]_i_1_n_0                      | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[51].board[51][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[49].board[49][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[44].board[44][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[47].board[47][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[46].board[46][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[45].board[45][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[48].board[48][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[58].board[58][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[59].board[59][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[55].board[55][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[60].board[60][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[53].board[53][8]_i_1_n_0                    | OP_R2/rst2                     |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG          | gs1/genblk1[5].board[5][8]_i_1_n_0                      | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[52].board[52][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[54].board[54][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[56].board[56][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[57].board[57][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[62].board[62][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[67].board[67][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[63].board[63][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[64].board[64][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[66].board[66][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[65].board[65][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[61].board[61][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[68].board[68][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[69].board[69][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[76].board[76][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[77].board[77][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[74].board[74][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[73].board[73][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[78].board[78][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[72].board[72][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[75].board[75][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[6].board[6][8]_i_1_n_0                      | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[70].board[70][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[71].board[71][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[7].board[7][8]_i_1_n_0                      | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[84].board[84][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[83].board[83][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[82].board[82][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[80].board[80][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[81].board[81][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[86].board[86][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[79].board[79][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[87].board[87][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | gs1/genblk1[85].board[85][8]_i_1_n_0                    | OP_R2/rst2                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | gs1/genblk1[8].board[8][8]_i_1_n_0                      | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[91].board[91][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[90].board[90][8]_i_1_n_0                    | OP_R2/rst2                     |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG          | gs1/genblk1[92].board[92][8]_i_1_n_0                    | OP_R2/rst2                     |                3 |              9 |         3.00 |
|  clk_wiz_0_inst/out[0]  |                                                         | vga_inst/pixel_cnt[9]_i_1_n_0  |                4 |             10 |         2.50 |
|  clk_wiz_0_inst/out[0]  | vga_inst/line_cnt                                       | vga_inst/line_cnt[9]_i_1_n_0   |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG          |                                                         | OP_R2/rst2                     |                7 |             11 |         1.57 |
|  clk_IBUF_BUFG          | KeyEv/key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | OP_R/signal_single_pulse_reg_0 |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG          |                                                         | gs1/os/counter[0]_i_1__0_n_0   |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG          |                                                         | gs1/fs/counter[0]_i_1_n_0      |                7 |             27 |         3.86 |
|  frame_enable           |                                                         |                                |               25 |             32 |         1.28 |
|  frame_enable           |                                                         | OP_R2/rst2                     |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG          | gs1/os/size                                             | OP_R2/rst2                     |               12 |             37 |         3.08 |
|  clk_IBUF_BUFG          |                                                         |                                |               18 |             45 |         2.50 |
|  clk_IBUF_BUFG          |                                                         | OP_R/signal_single_pulse_reg_0 |               22 |             60 |         2.73 |
|  clk_IBUF_BUFG          | gs1/os/move_reg[0]                                      | OP_R2/rst2                     |               38 |             62 |         1.63 |
+-------------------------+---------------------------------------------------------+--------------------------------+------------------+----------------+--------------+


