
#
# OpenOCD + Raspberry Pi 3
#

adapter driver ftdi
ftdi vid_pid 0x0403 0x6014
ftdi device_desc C232HM-EDHSL-0

# ftdi layout_init <values> <directions>
# initial value:
# 0078 = 0000 0000 0001 1000
# TRST, TMS=1, all others zero
# initial direction:
# 0111 = GPIOL3=RTCK=input, GPIOL2=dontcare=output, GPOL1=SRST=output, GPIOL0=TRST=output
# 1011 = [1=TMS=output, 0=TDO=input, 1=TDI=output, 1=TCK=output]
ftdi layout_init 0x0018 0x007B

# GPIOL0 is TRST
ftdi layout_signal nTRST -data 0x0010

transport select jtag

reset_config trst_and_srst

adapter speed 1000
jtag_ntrst_delay 100

if {[info exists CHIPNAME]} {
  set _CHIPNAME $CHIPNAME
} else {
  set _CHIPNAME rpi3
}

if {[info exists DAP_TAPID]} {
   set _DAP_TAPID $DAP_TAPID
} else {
   set _DAP_TAPID 0x4BA00477
}

jtag newtap $_CHIPNAME tap -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_DAP_TAPID -enable
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.tap

set _TARGETNAME $_CHIPNAME.a53
set _CTINAME $_CHIPNAME.cti

set DBGBASE {0x80010000 0x80012000 0x80014000 0x80016000}
set CTIBASE {0x80018000 0x80019000 0x8001A000 0x8001B000}
set _cores 4

for {set _core 0} {$_core < $_cores} {incr _core} {
    cti create $_CTINAME.$_core            \
        -dap $_CHIPNAME.dap                \
        -ap-num 0                          \
        -baseaddr [lindex $CTIBASE $_core]
    target create $_TARGETNAME.$_core aarch64 \
        -dap $_CHIPNAME.dap                   \
        -coreid $_core                        \
        -dbgbase [lindex $DBGBASE $_core]     \
        -cti $_CTINAME.$_core
    $_TARGETNAME.$_core configure -event reset-assert-post "aarch64 dbginit"
}

