

================================================================
== Vitis HLS Report for 'Layer_norm'
================================================================
* Date:           Sat Sep  2 22:11:09 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    56254|    56254|  0.563 ms|  0.563 ms|  56254|  56254|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Layer_norm_Pipeline_VITIS_LOOP_223_1_fu_125  |Layer_norm_Pipeline_VITIS_LOOP_223_1  |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_Layer_norm_Pipeline_VITIS_LOOP_227_2_fu_131  |Layer_norm_Pipeline_VITIS_LOOP_227_2  |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_Layer_norm_Pipeline_l_mean_var_i13_fu_137    |Layer_norm_Pipeline_l_mean_var_i13    |       40|       40|   0.400 us|   0.400 us|    40|    40|       no|
        |grp_Layer_norm_Pipeline_l_j12_fu_144             |Layer_norm_Pipeline_l_j12             |     3848|     3848|  38.480 us|  38.480 us|  3848|  3848|       no|
        |grp_Layer_norm_Pipeline_l_j13_fu_156             |Layer_norm_Pipeline_l_j13             |      801|      801|   8.010 us|   8.010 us|   801|   801|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_sum_i12   |    46224|    46224|      3852|          -|          -|    12|        no|
        |- l_norm_i14  |     9972|     9972|       831|          -|          -|    12|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i12 = alloca i32 1"   --->   Operation 38 'alloca' 'i12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%mean = alloca i64 1" [kernel.cpp:222]   --->   Operation 39 'alloca' 'mean' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%mean2 = alloca i64 1" [kernel.cpp:226]   --->   Operation 40 'alloca' 'mean2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%var = alloca i64 1" [kernel.cpp:230]   --->   Operation 41 'alloca' 'var' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_223_1, i32 %mean"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_227_2, i32 %mean2"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln231 = store i4 0, i4 %i12" [kernel.cpp:231]   --->   Operation 44 'store' 'store_ln231' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v215, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_223_1, i32 %mean"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm_Pipeline_VITIS_LOOP_227_2, i32 %mean2"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln231 = br void %l_j12" [kernel.cpp:231]   --->   Operation 49 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%i12_2 = load i4 %i12" [kernel.cpp:231]   --->   Operation 50 'load' 'i12_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln231 = icmp_eq  i4 %i12_2, i4 12" [kernel.cpp:231]   --->   Operation 51 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln231 = add i4 %i12_2, i4 1" [kernel.cpp:231]   --->   Operation 53 'add' 'add_ln231' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %l_j12.split, void %for.inc64.preheader" [kernel.cpp:231]   --->   Operation 54 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i4 %i12_2" [kernel.cpp:231]   --->   Operation 55 'zext' 'zext_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln231" [kernel.cpp:231]   --->   Operation 56 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr i32 %mean2, i64 0, i64 %zext_ln231" [kernel.cpp:231]   --->   Operation 57 'getelementptr' 'mean2_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.32ns)   --->   "%mean_load = load i4 %mean_addr" [kernel.cpp:234]   --->   Operation 58 'load' 'mean_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 59 [2/2] (2.32ns)   --->   "%mean2_load = load i4 %mean2_addr" [kernel.cpp:239]   --->   Operation 59 'load' 'mean2_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln231 = store i4 %add_ln231, i4 %i12" [kernel.cpp:231]   --->   Operation 60 'store' 'store_ln231' <Predicate = (!icmp_ln231)> <Delay = 1.58>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%i14 = alloca i32 1"   --->   Operation 61 'alloca' 'i14' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm_Pipeline_l_mean_var_i13, i32 %mean, i32 %mean2, i32 %var"   --->   Operation 62 'call' 'call_ln0' <Predicate = (icmp_ln231)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln257 = store i4 0, i4 %i14" [kernel.cpp:257]   --->   Operation 63 'store' 'store_ln257' <Predicate = (icmp_ln231)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 64 [1/2] (2.32ns)   --->   "%mean_load = load i4 %mean_addr" [kernel.cpp:234]   --->   Operation 64 'load' 'mean_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 65 [1/2] (2.32ns)   --->   "%mean2_load = load i4 %mean2_addr" [kernel.cpp:239]   --->   Operation 65 'load' 'mean2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i12_2, i10 0" [kernel.cpp:233]   --->   Operation 66 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i12_2, i8 0" [kernel.cpp:233]   --->   Operation 67 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i12 %tmp_s" [kernel.cpp:233]   --->   Operation 68 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.81ns)   --->   "%sub_ln233 = sub i14 %tmp, i14 %zext_ln233" [kernel.cpp:233]   --->   Operation 69 'sub' 'sub_ln233' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [2/2] (5.06ns)   --->   "%call_ln239 = call void @Layer_norm_Pipeline_l_j12, i32 %mean2_load, i32 %mean_load, i32 %mean2, i4 %i12_2, i32 %mean, i14 %sub_ln233, i32 %v111" [kernel.cpp:239]   --->   Operation 70 'call' 'call_ln239' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [kernel.cpp:231]   --->   Operation 71 'specloopname' 'specloopname_ln231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln239 = call void @Layer_norm_Pipeline_l_j12, i32 %mean2_load, i32 %mean_load, i32 %mean2, i4 %i12_2, i32 %mean, i14 %sub_ln233, i32 %v111" [kernel.cpp:239]   --->   Operation 72 'call' 'call_ln239' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln231 = br void %l_j12" [kernel.cpp:231]   --->   Operation 73 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm_Pipeline_l_mean_var_i13, i32 %mean, i32 %mean2, i32 %var"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln257 = br void %l_j13" [kernel.cpp:257]   --->   Operation 75 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.32>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%i14_2 = load i4 %i14" [kernel.cpp:257]   --->   Operation 76 'load' 'i14_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.30ns)   --->   "%icmp_ln257 = icmp_eq  i4 %i14_2, i4 12" [kernel.cpp:257]   --->   Operation 77 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%empty_370 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 78 'speclooptripcount' 'empty_370' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.73ns)   --->   "%add_ln257 = add i4 %i14_2, i4 1" [kernel.cpp:257]   --->   Operation 79 'add' 'add_ln257' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void %l_j13.split, void %for.end103" [kernel.cpp:257]   --->   Operation 80 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i4 %i14_2" [kernel.cpp:257]   --->   Operation 81 'zext' 'zext_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%mean_addr_2 = getelementptr i32 %mean, i64 0, i64 %zext_ln257" [kernel.cpp:257]   --->   Operation 82 'getelementptr' 'mean_addr_2' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%var_addr = getelementptr i32 %var, i64 0, i64 %zext_ln257" [kernel.cpp:257]   --->   Operation 83 'getelementptr' 'var_addr' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (2.32ns)   --->   "%mean_load_2 = load i4 %mean_addr_2" [kernel.cpp:257]   --->   Operation 84 'load' 'mean_load_2' <Predicate = (!icmp_ln257)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 85 [2/2] (2.32ns)   --->   "%var_load = load i4 %var_addr" [kernel.cpp:257]   --->   Operation 85 'load' 'var_load' <Predicate = (!icmp_ln257)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln257 = store i4 %add_ln257, i4 %i14" [kernel.cpp:257]   --->   Operation 86 'store' 'store_ln257' <Predicate = (!icmp_ln257)> <Delay = 1.58>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln273 = ret" [kernel.cpp:273]   --->   Operation 87 'ret' 'ret_ln273' <Predicate = (icmp_ln257)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 6.75>
ST_9 : Operation 88 [1/2] (2.32ns)   --->   "%mean_load_2 = load i4 %mean_addr_2" [kernel.cpp:257]   --->   Operation 88 'load' 'mean_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 89 [1/2] (2.32ns)   --->   "%var_load = load i4 %var_addr" [kernel.cpp:257]   --->   Operation 89 'load' 'var_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 90 [2/2] (4.43ns)   --->   "%conv = fpext i32 %var_load" [kernel.cpp:257]   --->   Operation 90 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 6> <Delay = 4.43>
ST_10 : Operation 91 [1/2] (4.43ns)   --->   "%conv = fpext i32 %var_load" [kernel.cpp:257]   --->   Operation 91 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 7> <Delay = 7.29>
ST_11 : Operation 92 [7/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 1e-05" [kernel.cpp:257]   --->   Operation 92 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 7.29>
ST_12 : Operation 93 [6/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 1e-05" [kernel.cpp:257]   --->   Operation 93 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 7.29>
ST_13 : Operation 94 [5/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 1e-05" [kernel.cpp:257]   --->   Operation 94 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 7.29>
ST_14 : Operation 95 [4/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 1e-05" [kernel.cpp:257]   --->   Operation 95 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 7.29>
ST_15 : Operation 96 [3/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 1e-05" [kernel.cpp:257]   --->   Operation 96 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 7.29>
ST_16 : Operation 97 [2/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 1e-05" [kernel.cpp:257]   --->   Operation 97 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 7.29>
ST_17 : Operation 98 [1/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 1e-05" [kernel.cpp:257]   --->   Operation 98 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 5.20>
ST_18 : Operation 99 [2/2] (5.20ns)   --->   "%v = fptrunc i64 %add" [kernel.cpp:257]   --->   Operation 99 'fptrunc' 'v' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 15> <Delay = 5.20>
ST_19 : Operation 100 [1/2] (5.20ns)   --->   "%v = fptrunc i64 %add" [kernel.cpp:257]   --->   Operation 100 'fptrunc' 'v' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 16> <Delay = 6.23>
ST_20 : Operation 101 [16/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 101 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 17> <Delay = 6.23>
ST_21 : Operation 102 [15/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 102 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 18> <Delay = 6.23>
ST_22 : Operation 103 [14/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 103 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 19> <Delay = 6.23>
ST_23 : Operation 104 [13/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 104 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 20> <Delay = 6.23>
ST_24 : Operation 105 [12/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 105 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 21> <Delay = 6.23>
ST_25 : Operation 106 [11/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 106 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 22> <Delay = 6.23>
ST_26 : Operation 107 [10/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 107 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 23> <Delay = 6.23>
ST_27 : Operation 108 [9/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 108 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 24> <Delay = 6.23>
ST_28 : Operation 109 [8/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 109 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 25> <Delay = 6.23>
ST_29 : Operation 110 [7/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 110 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 26> <Delay = 6.23>
ST_30 : Operation 111 [6/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 111 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 27> <Delay = 6.23>
ST_31 : Operation 112 [5/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 112 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 28> <Delay = 6.23>
ST_32 : Operation 113 [4/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 113 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 29> <Delay = 6.23>
ST_33 : Operation 114 [3/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 114 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 30> <Delay = 6.23>
ST_34 : Operation 115 [2/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 115 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 31> <Delay = 6.23>
ST_35 : Operation 116 [1/16] (6.23ns)   --->   "%v2 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 116 'fsqrt' 'v2' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 32> <Delay = 6.87>
ST_36 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i14_2, i10 0" [kernel.cpp:260]   --->   Operation 117 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i14_2, i8 0" [kernel.cpp:260]   --->   Operation 118 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i12 %tmp_36" [kernel.cpp:260]   --->   Operation 119 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 120 [1/1] (1.81ns)   --->   "%sub_ln260 = sub i14 %tmp_35, i14 %zext_ln260" [kernel.cpp:260]   --->   Operation 120 'sub' 'sub_ln260' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 121 [2/2] (5.06ns)   --->   "%call_ln260 = call void @Layer_norm_Pipeline_l_j13, i14 %sub_ln260, i32 %v111, i32 %v114, i32 %v215, i32 %mean_load_2, i32 %v2, i32 %v216" [kernel.cpp:260]   --->   Operation 121 'call' 'call_ln260' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 33> <Delay = 0.00>
ST_37 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [kernel.cpp:257]   --->   Operation 122 'specloopname' 'specloopname_ln257' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln260 = call void @Layer_norm_Pipeline_l_j13, i14 %sub_ln260, i32 %v111, i32 %v114, i32 %v215, i32 %mean_load_2, i32 %v2, i32 %v216" [kernel.cpp:260]   --->   Operation 123 'call' 'call_ln260' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln257 = br void %l_j13" [kernel.cpp:257]   --->   Operation 124 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v111]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v215]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i12                (alloca           ) [ 01111110000000000000000000000000000000]
mean               (alloca           ) [ 00111111111111111111111111111111111111]
mean2              (alloca           ) [ 00111111000000000000000000000000000000]
var                (alloca           ) [ 00111111111111111111111111111111111111]
store_ln231        (store            ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000]
call_ln0           (call             ) [ 00000000000000000000000000000000000000]
call_ln0           (call             ) [ 00000000000000000000000000000000000000]
br_ln231           (br               ) [ 00000000000000000000000000000000000000]
i12_2              (load             ) [ 00001110000000000000000000000000000000]
icmp_ln231         (icmp             ) [ 00011110000000000000000000000000000000]
empty              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln231          (add              ) [ 00000000000000000000000000000000000000]
br_ln231           (br               ) [ 00000000000000000000000000000000000000]
zext_ln231         (zext             ) [ 00000000000000000000000000000000000000]
mean_addr          (getelementptr    ) [ 00001000000000000000000000000000000000]
mean2_addr         (getelementptr    ) [ 00001000000000000000000000000000000000]
store_ln231        (store            ) [ 00000000000000000000000000000000000000]
i14                (alloca           ) [ 00011111111111111111111111111111111111]
store_ln257        (store            ) [ 00000000000000000000000000000000000000]
mean_load          (load             ) [ 00000110000000000000000000000000000000]
mean2_load         (load             ) [ 00000110000000000000000000000000000000]
tmp                (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_s              (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln233         (zext             ) [ 00000000000000000000000000000000000000]
sub_ln233          (sub              ) [ 00000010000000000000000000000000000000]
specloopname_ln231 (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln239         (call             ) [ 00000000000000000000000000000000000000]
br_ln231           (br               ) [ 00000000000000000000000000000000000000]
call_ln0           (call             ) [ 00000000000000000000000000000000000000]
br_ln257           (br               ) [ 00000000000000000000000000000000000000]
i14_2              (load             ) [ 00000000011111111111111111111111111110]
icmp_ln257         (icmp             ) [ 00000000111111111111111111111111111111]
empty_370          (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln257          (add              ) [ 00000000000000000000000000000000000000]
br_ln257           (br               ) [ 00000000000000000000000000000000000000]
zext_ln257         (zext             ) [ 00000000000000000000000000000000000000]
mean_addr_2        (getelementptr    ) [ 00000000010000000000000000000000000000]
var_addr           (getelementptr    ) [ 00000000010000000000000000000000000000]
store_ln257        (store            ) [ 00000000000000000000000000000000000000]
ret_ln273          (ret              ) [ 00000000000000000000000000000000000000]
mean_load_2        (load             ) [ 00000000001111111111111111111111111111]
var_load           (load             ) [ 00000000001000000000000000000000000000]
conv               (fpext            ) [ 00000000000111111100000000000000000000]
add                (dadd             ) [ 00000000000000000011000000000000000000]
v                  (fptrunc          ) [ 00000000000000000000111111111111111100]
v2                 (fsqrt            ) [ 00000000000000000000000000000000000011]
tmp_35             (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_36             (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln260         (zext             ) [ 00000000000000000000000000000000000000]
sub_ln260          (sub              ) [ 00000000000000000000000000000000000001]
specloopname_ln257 (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln260         (call             ) [ 00000000000000000000000000000000000000]
br_ln257           (br               ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v111">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v111"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v215">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v215"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v216">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v114">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v114"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm_Pipeline_VITIS_LOOP_223_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm_Pipeline_VITIS_LOOP_227_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm_Pipeline_l_mean_var_i13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm_Pipeline_l_j12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm_Pipeline_l_j13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i12_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i12/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mean_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mean2_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="var_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="var/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i14_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i14/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mean_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mean2_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean2_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mean_load/3 mean_load_2/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mean2_load/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mean_addr_2_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr_2/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="var_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="var_addr/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_load/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_Layer_norm_Pipeline_VITIS_LOOP_223_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_Layer_norm_Pipeline_VITIS_LOOP_227_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_Layer_norm_Pipeline_l_mean_var_i13_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_Layer_norm_Pipeline_l_j12_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="4" bw="4" slack="2"/>
<pin id="150" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="14" slack="0"/>
<pin id="152" dir="0" index="7" bw="32" slack="0"/>
<pin id="153" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln239/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_Layer_norm_Pipeline_l_j13_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="14" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="0" index="3" bw="32" slack="0"/>
<pin id="161" dir="0" index="4" bw="32" slack="0"/>
<pin id="162" dir="0" index="5" bw="32" slack="27"/>
<pin id="163" dir="0" index="6" bw="32" slack="1"/>
<pin id="164" dir="0" index="7" bw="32" slack="0"/>
<pin id="165" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln260/36 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="v/18 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="v2/20 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="1"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/11 "/>
</bind>
</comp>

<comp id="188" class="1005" name="reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean_load mean_load_2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln231_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i12_2_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="2"/>
<pin id="201" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i12_2/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln231_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln231_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln231_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln231_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="2"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln257_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="14" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="2"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="2"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln233_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sub_ln233_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="12" slack="0"/>
<pin id="251" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln233/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i14_2_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="2"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i14_2/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln257_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln257_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln257_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln257_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="2"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_35_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="14" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="28"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/36 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_36_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="28"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/36 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln260_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260/36 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln260_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="0" index="1" bw="12" slack="0"/>
<pin id="302" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln260/36 "/>
</bind>
</comp>

<comp id="306" class="1005" name="i12_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i12 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i12_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="2"/>
<pin id="315" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i12_2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="mean_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="mean2_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="1"/>
<pin id="330" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mean2_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="i14_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i14 "/>
</bind>
</comp>

<comp id="340" class="1005" name="mean2_load_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean2_load "/>
</bind>
</comp>

<comp id="345" class="1005" name="sub_ln233_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="1"/>
<pin id="347" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln233 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i14_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="28"/>
<pin id="352" dir="1" index="1" bw="4" slack="28"/>
</pin_list>
<bind>
<opset="i14_2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="mean_addr_2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr_2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="var_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="var_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="var_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var_load "/>
</bind>
</comp>

<comp id="374" class="1005" name="conv_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="379" class="1005" name="add_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="384" class="1005" name="v_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="389" class="1005" name="v2_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="sub_ln260_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="1"/>
<pin id="396" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln260 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="82" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="88" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="66" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="70" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="166"><net_src comp="58" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="156" pin=7"/></net>

<net id="177"><net_src comp="119" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="94" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="156" pin=5"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="199" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="199" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="224"><net_src comp="208" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="230" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="248" pin="2"/><net_sink comp="144" pin=6"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="255" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="255" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="280"><net_src comp="264" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="281" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="309"><net_src comp="62" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="316"><net_src comp="199" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="326"><net_src comp="82" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="331"><net_src comp="88" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="336"><net_src comp="78" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="343"><net_src comp="100" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="348"><net_src comp="248" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="144" pin=6"/></net>

<net id="353"><net_src comp="255" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="362"><net_src comp="106" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="367"><net_src comp="112" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="372"><net_src comp="119" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="377"><net_src comp="174" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="382"><net_src comp="183" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="387"><net_src comp="171" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="392"><net_src comp="178" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="156" pin=6"/></net>

<net id="397"><net_src comp="299" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="156" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v114 | {36 37 }
 - Input state : 
	Port: Layer_norm : v111 | {5 6 36 37 }
	Port: Layer_norm : v215 | {36 37 }
	Port: Layer_norm : v216 | {36 37 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln231 : 1
	State 2
	State 3
		icmp_ln231 : 1
		add_ln231 : 1
		br_ln231 : 2
		zext_ln231 : 1
		mean_addr : 2
		mean2_addr : 2
		mean_load : 3
		mean2_load : 3
		store_ln231 : 2
		store_ln257 : 1
	State 4
	State 5
		zext_ln233 : 1
		sub_ln233 : 2
		call_ln239 : 3
	State 6
	State 7
	State 8
		icmp_ln257 : 1
		add_ln257 : 1
		br_ln257 : 2
		zext_ln257 : 1
		mean_addr_2 : 2
		var_addr : 2
		mean_load_2 : 3
		var_load : 3
		store_ln257 : 2
	State 9
		conv : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		zext_ln260 : 1
		sub_ln260 : 2
		call_ln260 : 3
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          | grp_Layer_norm_Pipeline_VITIS_LOOP_223_1_fu_125 |    0    |    0    |    4    |    22   |
|          | grp_Layer_norm_Pipeline_VITIS_LOOP_227_2_fu_131 |    0    |    0    |    4    |    22   |
|   call   |  grp_Layer_norm_Pipeline_l_mean_var_i13_fu_137  |    5    |  3.176  |   617   |   751   |
|          |       grp_Layer_norm_Pipeline_l_j12_fu_144      |    5    |  5.0026 |   616   |   801   |
|          |       grp_Layer_norm_Pipeline_l_j13_fu_156      |    7    |   7.94  |   1088  |   1187  |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                    grp_fu_183                   |    3    |    0    |   630   |   1141  |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    sub   |                 sub_ln233_fu_248                |    0    |    0    |    0    |    17   |
|          |                 sub_ln260_fu_299                |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    add   |                 add_ln231_fu_208                |    0    |    0    |    0    |    13   |
|          |                 add_ln257_fu_264                |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln231_fu_202                |    0    |    0    |    0    |    9    |
|          |                icmp_ln257_fu_258                |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|  fptrunc |                    grp_fu_171                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fpext  |                    grp_fu_174                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fsqrt  |                    grp_fu_178                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln231_fu_214                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln233_fu_244                |    0    |    0    |    0    |    0    |
|          |                zext_ln257_fu_270                |    0    |    0    |    0    |    0    |
|          |                zext_ln260_fu_295                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    tmp_fu_230                   |    0    |    0    |    0    |    0    |
|bitconcatenate|                   tmp_s_fu_237                  |    0    |    0    |    0    |    0    |
|          |                  tmp_35_fu_281                  |    0    |    0    |    0    |    0    |
|          |                  tmp_36_fu_288                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    20   | 16.1186 |   2959  |   4002  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
| mean|    0   |   64   |    6   |    0   |
|mean2|    0   |   64   |    6   |    0   |
| var |    0   |   32   |    6   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |   160  |   18   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    add_reg_379    |   64   |
|    conv_reg_374   |   64   |
|   i12_2_reg_313   |    4   |
|    i12_reg_306    |    4   |
|   i14_2_reg_350   |    4   |
|    i14_reg_333    |    4   |
| mean2_addr_reg_328|    4   |
| mean2_load_reg_340|   32   |
|mean_addr_2_reg_359|    4   |
| mean_addr_reg_323 |    4   |
|      reg_188      |   32   |
| sub_ln233_reg_345 |   14   |
| sub_ln260_reg_394 |   14   |
|     v2_reg_389    |   32   |
|     v_reg_384     |   32   |
|  var_addr_reg_364 |    4   |
|  var_load_reg_369 |   32   |
+-------------------+--------+
|       Total       |   348  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|           grp_access_fu_94           |  p0  |   4  |   4  |   16   ||    20   |
|           grp_access_fu_100          |  p0  |   2  |   4  |    8   ||    9    |
|           grp_access_fu_119          |  p0  |   2  |   4  |    8   ||    9    |
| grp_Layer_norm_Pipeline_l_j12_fu_144 |  p6  |   2  |  14  |   28   ||    9    |
| grp_Layer_norm_Pipeline_l_j13_fu_156 |  p1  |   2  |  14  |   28   ||    9    |
|              grp_fu_174              |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   152  ||  9.7666 ||    65   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |   16   |  2959  |  4002  |    -   |
|   Memory  |    0   |    -   |    -   |   160  |   18   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   65   |    -   |
|  Register |    -   |    -   |    -   |   348  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   20   |   25   |  3467  |  4085  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
