module top;
input clk, rst;
output reg [7:0] counter;
reg [7:0] temp;

// This module takes a clock and reset signal as inputs and outputs a counter value in binary.

always @ (posedge clk or posdege rst) // defining the always block with an edge sensitive condition
begin
	if (rst == 1) begin // resets the counter to 0 when reset signal is high
		counter <= 8'b00000000;
		temp <= 8'b00000001;
	end
	else begin // increments the counter by 1 every positive clock edge
		temp <= counter + 1; 
		counter <= temp;
	end
end

endmodule