begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* i915_suspend.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*-  */
end_comment

begin_comment
comment|/*  *  * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.  * All Rights Reserved.  *  * Permission is hereby granted, free of charge, to any person obtaining a  * copy of this software and associated documentation files (the  * "Software"), to deal in the Software without restriction, including  * without limitation the rights to use, copy, modify, merge, publish,  * distribute, sub license, and/or sell copies of the Software, and to  * permit persons to whom the Software is furnished to do so, subject to  * the following conditions:  *  * The above copyright notice and this permission notice (including the  * next paragraph) shall be included in all copies or substantial portions  * of the Software.  *  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS  * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.  * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR  * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,  * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE  * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"dev/drm/drmP.h"
end_include

begin_include
include|#
directive|include
file|"dev/drm/drm.h"
end_include

begin_include
include|#
directive|include
file|"dev/drm/i915_drm.h"
end_include

begin_include
include|#
directive|include
file|"dev/drm/i915_drv.h"
end_include

begin_function
specifier|static
name|bool
name|i915_pipe_enabled
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|enum
name|pipe
name|pipe
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
if|if
condition|(
name|pipe
operator|==
name|PIPE_A
condition|)
return|return
operator|(
name|I915_READ
argument_list|(
name|DPLL_A
argument_list|)
operator|&
name|DPLL_VCO_ENABLE
operator|)
return|;
else|else
return|return
operator|(
name|I915_READ
argument_list|(
name|DPLL_B
argument_list|)
operator|&
name|DPLL_VCO_ENABLE
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|i915_save_palette
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|enum
name|pipe
name|pipe
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|unsigned
name|long
name|reg
init|=
operator|(
name|pipe
operator|==
name|PIPE_A
condition|?
name|PALETTE_A
else|:
name|PALETTE_B
operator|)
decl_stmt|;
name|u32
modifier|*
name|array
decl_stmt|;
name|int
name|i
decl_stmt|;
if|if
condition|(
operator|!
name|i915_pipe_enabled
argument_list|(
name|dev
argument_list|,
name|pipe
argument_list|)
condition|)
return|return;
if|if
condition|(
name|pipe
operator|==
name|PIPE_A
condition|)
name|array
operator|=
name|dev_priv
operator|->
name|save_palette_a
expr_stmt|;
else|else
name|array
operator|=
name|dev_priv
operator|->
name|save_palette_b
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|256
condition|;
name|i
operator|++
control|)
name|array
index|[
name|i
index|]
operator|=
name|I915_READ
argument_list|(
name|reg
operator|+
operator|(
name|i
operator|<<
literal|2
operator|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|i915_restore_palette
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|enum
name|pipe
name|pipe
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|unsigned
name|long
name|reg
init|=
operator|(
name|pipe
operator|==
name|PIPE_A
condition|?
name|PALETTE_A
else|:
name|PALETTE_B
operator|)
decl_stmt|;
name|u32
modifier|*
name|array
decl_stmt|;
name|int
name|i
decl_stmt|;
if|if
condition|(
operator|!
name|i915_pipe_enabled
argument_list|(
name|dev
argument_list|,
name|pipe
argument_list|)
condition|)
return|return;
if|if
condition|(
name|pipe
operator|==
name|PIPE_A
condition|)
name|array
operator|=
name|dev_priv
operator|->
name|save_palette_a
expr_stmt|;
else|else
name|array
operator|=
name|dev_priv
operator|->
name|save_palette_b
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|256
condition|;
name|i
operator|++
control|)
name|I915_WRITE
argument_list|(
name|reg
operator|+
operator|(
name|i
operator|<<
literal|2
operator|)
argument_list|,
name|array
index|[
name|i
index|]
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|u8
name|i915_read_indexed
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|u16
name|index_port
parameter_list|,
name|u16
name|data_port
parameter_list|,
name|u8
name|reg
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|I915_WRITE8
argument_list|(
name|index_port
argument_list|,
name|reg
argument_list|)
expr_stmt|;
return|return
name|I915_READ8
argument_list|(
name|data_port
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|u8
name|i915_read_ar
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|u16
name|st01
parameter_list|,
name|u8
name|reg
parameter_list|,
name|u16
name|palette_enable
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|I915_READ8
argument_list|(
name|st01
argument_list|)
expr_stmt|;
name|I915_WRITE8
argument_list|(
name|VGA_AR_INDEX
argument_list|,
name|palette_enable
operator||
name|reg
argument_list|)
expr_stmt|;
return|return
name|I915_READ8
argument_list|(
name|VGA_AR_DATA_READ
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|i915_write_ar
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|u16
name|st01
parameter_list|,
name|u8
name|reg
parameter_list|,
name|u8
name|val
parameter_list|,
name|u16
name|palette_enable
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|I915_READ8
argument_list|(
name|st01
argument_list|)
expr_stmt|;
name|I915_WRITE8
argument_list|(
name|VGA_AR_INDEX
argument_list|,
name|palette_enable
operator||
name|reg
argument_list|)
expr_stmt|;
name|I915_WRITE8
argument_list|(
name|VGA_AR_DATA_WRITE
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|i915_write_indexed
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|u16
name|index_port
parameter_list|,
name|u16
name|data_port
parameter_list|,
name|u8
name|reg
parameter_list|,
name|u8
name|val
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|I915_WRITE8
argument_list|(
name|index_port
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|I915_WRITE8
argument_list|(
name|data_port
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|i915_save_vga
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|i
decl_stmt|;
name|u16
name|cr_index
decl_stmt|,
name|cr_data
decl_stmt|,
name|st01
decl_stmt|;
comment|/* VGA color palette registers */
name|dev_priv
operator|->
name|saveDACMASK
operator|=
name|I915_READ8
argument_list|(
name|VGA_DACMASK
argument_list|)
expr_stmt|;
comment|/* DACCRX automatically increments during read */
name|I915_WRITE8
argument_list|(
name|VGA_DACRX
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Read 3 bytes of color data from each index */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|256
operator|*
literal|3
condition|;
name|i
operator|++
control|)
name|dev_priv
operator|->
name|saveDACDATA
index|[
name|i
index|]
operator|=
name|I915_READ8
argument_list|(
name|VGA_DACDATA
argument_list|)
expr_stmt|;
comment|/* MSR bits */
name|dev_priv
operator|->
name|saveMSR
operator|=
name|I915_READ8
argument_list|(
name|VGA_MSR_READ
argument_list|)
expr_stmt|;
if|if
condition|(
name|dev_priv
operator|->
name|saveMSR
operator|&
name|VGA_MSR_CGA_MODE
condition|)
block|{
name|cr_index
operator|=
name|VGA_CR_INDEX_CGA
expr_stmt|;
name|cr_data
operator|=
name|VGA_CR_DATA_CGA
expr_stmt|;
name|st01
operator|=
name|VGA_ST01_CGA
expr_stmt|;
block|}
else|else
block|{
name|cr_index
operator|=
name|VGA_CR_INDEX_MDA
expr_stmt|;
name|cr_data
operator|=
name|VGA_CR_DATA_MDA
expr_stmt|;
name|st01
operator|=
name|VGA_ST01_MDA
expr_stmt|;
block|}
comment|/* CRT controller regs */
name|i915_write_indexed
argument_list|(
name|dev
argument_list|,
name|cr_index
argument_list|,
name|cr_data
argument_list|,
literal|0x11
argument_list|,
name|i915_read_indexed
argument_list|(
name|dev
argument_list|,
name|cr_index
argument_list|,
name|cr_data
argument_list|,
literal|0x11
argument_list|)
operator|&
operator|(
operator|~
literal|0x80
operator|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<=
literal|0x24
condition|;
name|i
operator|++
control|)
name|dev_priv
operator|->
name|saveCR
index|[
name|i
index|]
operator|=
name|i915_read_indexed
argument_list|(
name|dev
argument_list|,
name|cr_index
argument_list|,
name|cr_data
argument_list|,
name|i
argument_list|)
expr_stmt|;
comment|/* Make sure we don't turn off CR group 0 writes */
name|dev_priv
operator|->
name|saveCR
index|[
literal|0x11
index|]
operator|&=
operator|~
literal|0x80
expr_stmt|;
comment|/* Attribute controller registers */
name|I915_READ8
argument_list|(
name|st01
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveAR_INDEX
operator|=
name|I915_READ8
argument_list|(
name|VGA_AR_INDEX
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<=
literal|0x14
condition|;
name|i
operator|++
control|)
name|dev_priv
operator|->
name|saveAR
index|[
name|i
index|]
operator|=
name|i915_read_ar
argument_list|(
name|dev
argument_list|,
name|st01
argument_list|,
name|i
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|I915_READ8
argument_list|(
name|st01
argument_list|)
expr_stmt|;
name|I915_WRITE8
argument_list|(
name|VGA_AR_INDEX
argument_list|,
name|dev_priv
operator|->
name|saveAR_INDEX
argument_list|)
expr_stmt|;
name|I915_READ8
argument_list|(
name|st01
argument_list|)
expr_stmt|;
comment|/* Graphics controller registers */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|9
condition|;
name|i
operator|++
control|)
name|dev_priv
operator|->
name|saveGR
index|[
name|i
index|]
operator|=
name|i915_read_indexed
argument_list|(
name|dev
argument_list|,
name|VGA_GR_INDEX
argument_list|,
name|VGA_GR_DATA
argument_list|,
name|i
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveGR
index|[
literal|0x10
index|]
operator|=
name|i915_read_indexed
argument_list|(
name|dev
argument_list|,
name|VGA_GR_INDEX
argument_list|,
name|VGA_GR_DATA
argument_list|,
literal|0x10
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveGR
index|[
literal|0x11
index|]
operator|=
name|i915_read_indexed
argument_list|(
name|dev
argument_list|,
name|VGA_GR_INDEX
argument_list|,
name|VGA_GR_DATA
argument_list|,
literal|0x11
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveGR
index|[
literal|0x18
index|]
operator|=
name|i915_read_indexed
argument_list|(
name|dev
argument_list|,
name|VGA_GR_INDEX
argument_list|,
name|VGA_GR_DATA
argument_list|,
literal|0x18
argument_list|)
expr_stmt|;
comment|/* Sequencer registers */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|8
condition|;
name|i
operator|++
control|)
name|dev_priv
operator|->
name|saveSR
index|[
name|i
index|]
operator|=
name|i915_read_indexed
argument_list|(
name|dev
argument_list|,
name|VGA_SR_INDEX
argument_list|,
name|VGA_SR_DATA
argument_list|,
name|i
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|i915_restore_vga
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|i
decl_stmt|;
name|u16
name|cr_index
decl_stmt|,
name|cr_data
decl_stmt|,
name|st01
decl_stmt|;
comment|/* MSR bits */
name|I915_WRITE8
argument_list|(
name|VGA_MSR_WRITE
argument_list|,
name|dev_priv
operator|->
name|saveMSR
argument_list|)
expr_stmt|;
if|if
condition|(
name|dev_priv
operator|->
name|saveMSR
operator|&
name|VGA_MSR_CGA_MODE
condition|)
block|{
name|cr_index
operator|=
name|VGA_CR_INDEX_CGA
expr_stmt|;
name|cr_data
operator|=
name|VGA_CR_DATA_CGA
expr_stmt|;
name|st01
operator|=
name|VGA_ST01_CGA
expr_stmt|;
block|}
else|else
block|{
name|cr_index
operator|=
name|VGA_CR_INDEX_MDA
expr_stmt|;
name|cr_data
operator|=
name|VGA_CR_DATA_MDA
expr_stmt|;
name|st01
operator|=
name|VGA_ST01_MDA
expr_stmt|;
block|}
comment|/* Sequencer registers, don't write SR07 */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|7
condition|;
name|i
operator|++
control|)
name|i915_write_indexed
argument_list|(
name|dev
argument_list|,
name|VGA_SR_INDEX
argument_list|,
name|VGA_SR_DATA
argument_list|,
name|i
argument_list|,
name|dev_priv
operator|->
name|saveSR
index|[
name|i
index|]
argument_list|)
expr_stmt|;
comment|/* CRT controller regs */
comment|/* Enable CR group 0 writes */
name|i915_write_indexed
argument_list|(
name|dev
argument_list|,
name|cr_index
argument_list|,
name|cr_data
argument_list|,
literal|0x11
argument_list|,
name|dev_priv
operator|->
name|saveCR
index|[
literal|0x11
index|]
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<=
literal|0x24
condition|;
name|i
operator|++
control|)
name|i915_write_indexed
argument_list|(
name|dev
argument_list|,
name|cr_index
argument_list|,
name|cr_data
argument_list|,
name|i
argument_list|,
name|dev_priv
operator|->
name|saveCR
index|[
name|i
index|]
argument_list|)
expr_stmt|;
comment|/* Graphics controller regs */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|9
condition|;
name|i
operator|++
control|)
name|i915_write_indexed
argument_list|(
name|dev
argument_list|,
name|VGA_GR_INDEX
argument_list|,
name|VGA_GR_DATA
argument_list|,
name|i
argument_list|,
name|dev_priv
operator|->
name|saveGR
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|i915_write_indexed
argument_list|(
name|dev
argument_list|,
name|VGA_GR_INDEX
argument_list|,
name|VGA_GR_DATA
argument_list|,
literal|0x10
argument_list|,
name|dev_priv
operator|->
name|saveGR
index|[
literal|0x10
index|]
argument_list|)
expr_stmt|;
name|i915_write_indexed
argument_list|(
name|dev
argument_list|,
name|VGA_GR_INDEX
argument_list|,
name|VGA_GR_DATA
argument_list|,
literal|0x11
argument_list|,
name|dev_priv
operator|->
name|saveGR
index|[
literal|0x11
index|]
argument_list|)
expr_stmt|;
name|i915_write_indexed
argument_list|(
name|dev
argument_list|,
name|VGA_GR_INDEX
argument_list|,
name|VGA_GR_DATA
argument_list|,
literal|0x18
argument_list|,
name|dev_priv
operator|->
name|saveGR
index|[
literal|0x18
index|]
argument_list|)
expr_stmt|;
comment|/* Attribute controller registers */
name|I915_READ8
argument_list|(
name|st01
argument_list|)
expr_stmt|;
comment|/* switch back to index mode */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<=
literal|0x14
condition|;
name|i
operator|++
control|)
name|i915_write_ar
argument_list|(
name|dev
argument_list|,
name|st01
argument_list|,
name|i
argument_list|,
name|dev_priv
operator|->
name|saveAR
index|[
name|i
index|]
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|I915_READ8
argument_list|(
name|st01
argument_list|)
expr_stmt|;
comment|/* switch back to index mode */
name|I915_WRITE8
argument_list|(
name|VGA_AR_INDEX
argument_list|,
name|dev_priv
operator|->
name|saveAR_INDEX
operator||
literal|0x20
argument_list|)
expr_stmt|;
name|I915_READ8
argument_list|(
name|st01
argument_list|)
expr_stmt|;
comment|/* VGA color palette registers */
name|I915_WRITE8
argument_list|(
name|VGA_DACMASK
argument_list|,
name|dev_priv
operator|->
name|saveDACMASK
argument_list|)
expr_stmt|;
comment|/* DACCRX automatically increments during read */
name|I915_WRITE8
argument_list|(
name|VGA_DACWX
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Read 3 bytes of color data from each index */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|256
operator|*
literal|3
condition|;
name|i
operator|++
control|)
name|I915_WRITE8
argument_list|(
name|VGA_DACDATA
argument_list|,
name|dev_priv
operator|->
name|saveDACDATA
index|[
name|i
index|]
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|i915_save_state
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|i
decl_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|__FreeBSD__
argument_list|)
name|dev_priv
operator|->
name|saveLBB
operator|=
operator|(
name|u8
operator|)
name|pci_read_config
argument_list|(
name|dev
operator|->
name|device
argument_list|,
name|LBB
argument_list|,
literal|1
argument_list|)
expr_stmt|;
else|#
directive|else
name|pci_read_config_byte
argument_list|(
name|dev
operator|->
name|pdev
argument_list|,
name|LBB
argument_list|,
operator|&
name|dev_priv
operator|->
name|saveLBB
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Display arbitration control */
name|dev_priv
operator|->
name|saveDSPARB
operator|=
name|I915_READ
argument_list|(
name|DSPARB
argument_list|)
expr_stmt|;
comment|/* Pipe& plane A info */
name|dev_priv
operator|->
name|savePIPEACONF
operator|=
name|I915_READ
argument_list|(
name|PIPEACONF
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|savePIPEASRC
operator|=
name|I915_READ
argument_list|(
name|PIPEASRC
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveFPA0
operator|=
name|I915_READ
argument_list|(
name|FPA0
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveFPA1
operator|=
name|I915_READ
argument_list|(
name|FPA1
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDPLL_A
operator|=
name|I915_READ
argument_list|(
name|DPLL_A
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_I965G
argument_list|(
name|dev
argument_list|)
condition|)
name|dev_priv
operator|->
name|saveDPLL_A_MD
operator|=
name|I915_READ
argument_list|(
name|DPLL_A_MD
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveHTOTAL_A
operator|=
name|I915_READ
argument_list|(
name|HTOTAL_A
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveHBLANK_A
operator|=
name|I915_READ
argument_list|(
name|HBLANK_A
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveHSYNC_A
operator|=
name|I915_READ
argument_list|(
name|HSYNC_A
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveVTOTAL_A
operator|=
name|I915_READ
argument_list|(
name|VTOTAL_A
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveVBLANK_A
operator|=
name|I915_READ
argument_list|(
name|VBLANK_A
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveVSYNC_A
operator|=
name|I915_READ
argument_list|(
name|VSYNC_A
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveBCLRPAT_A
operator|=
name|I915_READ
argument_list|(
name|BCLRPAT_A
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPACNTR
operator|=
name|I915_READ
argument_list|(
name|DSPACNTR
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPASTRIDE
operator|=
name|I915_READ
argument_list|(
name|DSPASTRIDE
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPASIZE
operator|=
name|I915_READ
argument_list|(
name|DSPASIZE
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPAPOS
operator|=
name|I915_READ
argument_list|(
name|DSPAPOS
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPAADDR
operator|=
name|I915_READ
argument_list|(
name|DSPAADDR
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_I965G
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|dev_priv
operator|->
name|saveDSPASURF
operator|=
name|I915_READ
argument_list|(
name|DSPASURF
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPATILEOFF
operator|=
name|I915_READ
argument_list|(
name|DSPATILEOFF
argument_list|)
expr_stmt|;
block|}
name|i915_save_palette
argument_list|(
name|dev
argument_list|,
name|PIPE_A
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|savePIPEASTAT
operator|=
name|I915_READ
argument_list|(
name|PIPEASTAT
argument_list|)
expr_stmt|;
comment|/* Pipe& plane B info */
name|dev_priv
operator|->
name|savePIPEBCONF
operator|=
name|I915_READ
argument_list|(
name|PIPEBCONF
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|savePIPEBSRC
operator|=
name|I915_READ
argument_list|(
name|PIPEBSRC
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveFPB0
operator|=
name|I915_READ
argument_list|(
name|FPB0
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveFPB1
operator|=
name|I915_READ
argument_list|(
name|FPB1
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDPLL_B
operator|=
name|I915_READ
argument_list|(
name|DPLL_B
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_I965G
argument_list|(
name|dev
argument_list|)
condition|)
name|dev_priv
operator|->
name|saveDPLL_B_MD
operator|=
name|I915_READ
argument_list|(
name|DPLL_B_MD
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveHTOTAL_B
operator|=
name|I915_READ
argument_list|(
name|HTOTAL_B
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveHBLANK_B
operator|=
name|I915_READ
argument_list|(
name|HBLANK_B
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveHSYNC_B
operator|=
name|I915_READ
argument_list|(
name|HSYNC_B
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveVTOTAL_B
operator|=
name|I915_READ
argument_list|(
name|VTOTAL_B
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveVBLANK_B
operator|=
name|I915_READ
argument_list|(
name|VBLANK_B
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveVSYNC_B
operator|=
name|I915_READ
argument_list|(
name|VSYNC_B
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveBCLRPAT_A
operator|=
name|I915_READ
argument_list|(
name|BCLRPAT_A
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPBCNTR
operator|=
name|I915_READ
argument_list|(
name|DSPBCNTR
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPBSTRIDE
operator|=
name|I915_READ
argument_list|(
name|DSPBSTRIDE
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPBSIZE
operator|=
name|I915_READ
argument_list|(
name|DSPBSIZE
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPBPOS
operator|=
name|I915_READ
argument_list|(
name|DSPBPOS
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPBADDR
operator|=
name|I915_READ
argument_list|(
name|DSPBADDR
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_I965GM
argument_list|(
name|dev
argument_list|)
operator|||
name|IS_GM45
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|dev_priv
operator|->
name|saveDSPBSURF
operator|=
name|I915_READ
argument_list|(
name|DSPBSURF
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveDSPBTILEOFF
operator|=
name|I915_READ
argument_list|(
name|DSPBTILEOFF
argument_list|)
expr_stmt|;
block|}
name|i915_save_palette
argument_list|(
name|dev
argument_list|,
name|PIPE_B
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|savePIPEBSTAT
operator|=
name|I915_READ
argument_list|(
name|PIPEBSTAT
argument_list|)
expr_stmt|;
comment|/* CRT state */
name|dev_priv
operator|->
name|saveADPA
operator|=
name|I915_READ
argument_list|(
name|ADPA
argument_list|)
expr_stmt|;
comment|/* LVDS state */
name|dev_priv
operator|->
name|savePP_CONTROL
operator|=
name|I915_READ
argument_list|(
name|PP_CONTROL
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|savePFIT_PGM_RATIOS
operator|=
name|I915_READ
argument_list|(
name|PFIT_PGM_RATIOS
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveBLC_PWM_CTL
operator|=
name|I915_READ
argument_list|(
name|BLC_PWM_CTL
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_I965G
argument_list|(
name|dev
argument_list|)
condition|)
name|dev_priv
operator|->
name|saveBLC_PWM_CTL2
operator|=
name|I915_READ
argument_list|(
name|BLC_PWM_CTL2
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_MOBILE
argument_list|(
name|dev
argument_list|)
operator|&&
operator|!
name|IS_I830
argument_list|(
name|dev
argument_list|)
condition|)
name|dev_priv
operator|->
name|saveLVDS
operator|=
name|I915_READ
argument_list|(
name|LVDS
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|IS_I830
argument_list|(
name|dev
argument_list|)
operator|&&
operator|!
name|IS_845G
argument_list|(
name|dev
argument_list|)
condition|)
name|dev_priv
operator|->
name|savePFIT_CONTROL
operator|=
name|I915_READ
argument_list|(
name|PFIT_CONTROL
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|savePP_ON_DELAYS
operator|=
name|I915_READ
argument_list|(
name|PP_ON_DELAYS
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|savePP_OFF_DELAYS
operator|=
name|I915_READ
argument_list|(
name|PP_OFF_DELAYS
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|savePP_DIVISOR
operator|=
name|I915_READ
argument_list|(
name|PP_DIVISOR
argument_list|)
expr_stmt|;
comment|/* FIXME: save TV& SDVO state */
comment|/* FBC state */
name|dev_priv
operator|->
name|saveFBC_CFB_BASE
operator|=
name|I915_READ
argument_list|(
name|FBC_CFB_BASE
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveFBC_LL_BASE
operator|=
name|I915_READ
argument_list|(
name|FBC_LL_BASE
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveFBC_CONTROL2
operator|=
name|I915_READ
argument_list|(
name|FBC_CONTROL2
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveFBC_CONTROL
operator|=
name|I915_READ
argument_list|(
name|FBC_CONTROL
argument_list|)
expr_stmt|;
comment|/* Interrupt state */
name|dev_priv
operator|->
name|saveIIR
operator|=
name|I915_READ
argument_list|(
name|IIR
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveIER
operator|=
name|I915_READ
argument_list|(
name|IER
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveIMR
operator|=
name|I915_READ
argument_list|(
name|IMR
argument_list|)
expr_stmt|;
comment|/* VGA state */
name|dev_priv
operator|->
name|saveVGA0
operator|=
name|I915_READ
argument_list|(
name|VGA0
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveVGA1
operator|=
name|I915_READ
argument_list|(
name|VGA1
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveVGA_PD
operator|=
name|I915_READ
argument_list|(
name|VGA_PD
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveVGACNTRL
operator|=
name|I915_READ
argument_list|(
name|VGACNTRL
argument_list|)
expr_stmt|;
comment|/* Clock gating state */
name|dev_priv
operator|->
name|saveD_STATE
operator|=
name|I915_READ
argument_list|(
name|D_STATE
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveCG_2D_DIS
operator|=
name|I915_READ
argument_list|(
name|CG_2D_DIS
argument_list|)
expr_stmt|;
comment|/* Cache mode state */
name|dev_priv
operator|->
name|saveCACHE_MODE_0
operator|=
name|I915_READ
argument_list|(
name|CACHE_MODE_0
argument_list|)
expr_stmt|;
comment|/* Memory Arbitration state */
name|dev_priv
operator|->
name|saveMI_ARB_STATE
operator|=
name|I915_READ
argument_list|(
name|MI_ARB_STATE
argument_list|)
expr_stmt|;
comment|/* Scratch space */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|16
condition|;
name|i
operator|++
control|)
block|{
name|dev_priv
operator|->
name|saveSWF0
index|[
name|i
index|]
operator|=
name|I915_READ
argument_list|(
name|SWF00
operator|+
operator|(
name|i
operator|<<
literal|2
operator|)
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|saveSWF1
index|[
name|i
index|]
operator|=
name|I915_READ
argument_list|(
name|SWF10
operator|+
operator|(
name|i
operator|<<
literal|2
operator|)
argument_list|)
expr_stmt|;
block|}
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|3
condition|;
name|i
operator|++
control|)
name|dev_priv
operator|->
name|saveSWF2
index|[
name|i
index|]
operator|=
name|I915_READ
argument_list|(
name|SWF30
operator|+
operator|(
name|i
operator|<<
literal|2
operator|)
argument_list|)
expr_stmt|;
name|i915_save_vga
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|i915_restore_state
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|i
decl_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|__FreeBSD__
argument_list|)
name|pci_write_config
argument_list|(
name|dev
operator|->
name|device
argument_list|,
name|LBB
argument_list|,
name|dev_priv
operator|->
name|saveLBB
argument_list|,
literal|1
argument_list|)
expr_stmt|;
else|#
directive|else
name|pci_write_config_byte
argument_list|(
name|dev
operator|->
name|pdev
argument_list|,
name|LBB
argument_list|,
name|dev_priv
operator|->
name|saveLBB
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|I915_WRITE
argument_list|(
name|DSPARB
argument_list|,
name|dev_priv
operator|->
name|saveDSPARB
argument_list|)
expr_stmt|;
comment|/* Pipe& plane A info */
comment|/* Prime the clock */
if|if
condition|(
name|dev_priv
operator|->
name|saveDPLL_A
operator|&
name|DPLL_VCO_ENABLE
condition|)
block|{
name|I915_WRITE
argument_list|(
name|DPLL_A
argument_list|,
name|dev_priv
operator|->
name|saveDPLL_A
operator|&
operator|~
name|DPLL_VCO_ENABLE
argument_list|)
expr_stmt|;
name|DRM_UDELAY
argument_list|(
literal|150
argument_list|)
expr_stmt|;
block|}
name|I915_WRITE
argument_list|(
name|FPA0
argument_list|,
name|dev_priv
operator|->
name|saveFPA0
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|FPA1
argument_list|,
name|dev_priv
operator|->
name|saveFPA1
argument_list|)
expr_stmt|;
comment|/* Actually enable it */
name|I915_WRITE
argument_list|(
name|DPLL_A
argument_list|,
name|dev_priv
operator|->
name|saveDPLL_A
argument_list|)
expr_stmt|;
name|DRM_UDELAY
argument_list|(
literal|150
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_I965G
argument_list|(
name|dev
argument_list|)
condition|)
name|I915_WRITE
argument_list|(
name|DPLL_A_MD
argument_list|,
name|dev_priv
operator|->
name|saveDPLL_A_MD
argument_list|)
expr_stmt|;
name|DRM_UDELAY
argument_list|(
literal|150
argument_list|)
expr_stmt|;
comment|/* Restore mode */
name|I915_WRITE
argument_list|(
name|HTOTAL_A
argument_list|,
name|dev_priv
operator|->
name|saveHTOTAL_A
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|HBLANK_A
argument_list|,
name|dev_priv
operator|->
name|saveHBLANK_A
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|HSYNC_A
argument_list|,
name|dev_priv
operator|->
name|saveHSYNC_A
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|VTOTAL_A
argument_list|,
name|dev_priv
operator|->
name|saveVTOTAL_A
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|VBLANK_A
argument_list|,
name|dev_priv
operator|->
name|saveVBLANK_A
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|VSYNC_A
argument_list|,
name|dev_priv
operator|->
name|saveVSYNC_A
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|BCLRPAT_A
argument_list|,
name|dev_priv
operator|->
name|saveBCLRPAT_A
argument_list|)
expr_stmt|;
comment|/* Restore plane info */
name|I915_WRITE
argument_list|(
name|DSPASIZE
argument_list|,
name|dev_priv
operator|->
name|saveDSPASIZE
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DSPAPOS
argument_list|,
name|dev_priv
operator|->
name|saveDSPAPOS
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|PIPEASRC
argument_list|,
name|dev_priv
operator|->
name|savePIPEASRC
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DSPAADDR
argument_list|,
name|dev_priv
operator|->
name|saveDSPAADDR
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DSPASTRIDE
argument_list|,
name|dev_priv
operator|->
name|saveDSPASTRIDE
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_I965G
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|I915_WRITE
argument_list|(
name|DSPASURF
argument_list|,
name|dev_priv
operator|->
name|saveDSPASURF
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DSPATILEOFF
argument_list|,
name|dev_priv
operator|->
name|saveDSPATILEOFF
argument_list|)
expr_stmt|;
block|}
name|I915_WRITE
argument_list|(
name|PIPEACONF
argument_list|,
name|dev_priv
operator|->
name|savePIPEACONF
argument_list|)
expr_stmt|;
name|i915_restore_palette
argument_list|(
name|dev
argument_list|,
name|PIPE_A
argument_list|)
expr_stmt|;
comment|/* Enable the plane */
name|I915_WRITE
argument_list|(
name|DSPACNTR
argument_list|,
name|dev_priv
operator|->
name|saveDSPACNTR
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DSPAADDR
argument_list|,
name|I915_READ
argument_list|(
name|DSPAADDR
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Pipe& plane B info */
if|if
condition|(
name|dev_priv
operator|->
name|saveDPLL_B
operator|&
name|DPLL_VCO_ENABLE
condition|)
block|{
name|I915_WRITE
argument_list|(
name|DPLL_B
argument_list|,
name|dev_priv
operator|->
name|saveDPLL_B
operator|&
operator|~
name|DPLL_VCO_ENABLE
argument_list|)
expr_stmt|;
name|DRM_UDELAY
argument_list|(
literal|150
argument_list|)
expr_stmt|;
block|}
name|I915_WRITE
argument_list|(
name|FPB0
argument_list|,
name|dev_priv
operator|->
name|saveFPB0
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|FPB1
argument_list|,
name|dev_priv
operator|->
name|saveFPB1
argument_list|)
expr_stmt|;
comment|/* Actually enable it */
name|I915_WRITE
argument_list|(
name|DPLL_B
argument_list|,
name|dev_priv
operator|->
name|saveDPLL_B
argument_list|)
expr_stmt|;
name|DRM_UDELAY
argument_list|(
literal|150
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_I965G
argument_list|(
name|dev
argument_list|)
condition|)
name|I915_WRITE
argument_list|(
name|DPLL_B_MD
argument_list|,
name|dev_priv
operator|->
name|saveDPLL_B_MD
argument_list|)
expr_stmt|;
name|DRM_UDELAY
argument_list|(
literal|150
argument_list|)
expr_stmt|;
comment|/* Restore mode */
name|I915_WRITE
argument_list|(
name|HTOTAL_B
argument_list|,
name|dev_priv
operator|->
name|saveHTOTAL_B
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|HBLANK_B
argument_list|,
name|dev_priv
operator|->
name|saveHBLANK_B
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|HSYNC_B
argument_list|,
name|dev_priv
operator|->
name|saveHSYNC_B
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|VTOTAL_B
argument_list|,
name|dev_priv
operator|->
name|saveVTOTAL_B
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|VBLANK_B
argument_list|,
name|dev_priv
operator|->
name|saveVBLANK_B
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|VSYNC_B
argument_list|,
name|dev_priv
operator|->
name|saveVSYNC_B
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|BCLRPAT_B
argument_list|,
name|dev_priv
operator|->
name|saveBCLRPAT_B
argument_list|)
expr_stmt|;
comment|/* Restore plane info */
name|I915_WRITE
argument_list|(
name|DSPBSIZE
argument_list|,
name|dev_priv
operator|->
name|saveDSPBSIZE
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DSPBPOS
argument_list|,
name|dev_priv
operator|->
name|saveDSPBPOS
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|PIPEBSRC
argument_list|,
name|dev_priv
operator|->
name|savePIPEBSRC
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DSPBADDR
argument_list|,
name|dev_priv
operator|->
name|saveDSPBADDR
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DSPBSTRIDE
argument_list|,
name|dev_priv
operator|->
name|saveDSPBSTRIDE
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_I965G
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|I915_WRITE
argument_list|(
name|DSPBSURF
argument_list|,
name|dev_priv
operator|->
name|saveDSPBSURF
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DSPBTILEOFF
argument_list|,
name|dev_priv
operator|->
name|saveDSPBTILEOFF
argument_list|)
expr_stmt|;
block|}
name|I915_WRITE
argument_list|(
name|PIPEBCONF
argument_list|,
name|dev_priv
operator|->
name|savePIPEBCONF
argument_list|)
expr_stmt|;
name|i915_restore_palette
argument_list|(
name|dev
argument_list|,
name|PIPE_B
argument_list|)
expr_stmt|;
comment|/* Enable the plane */
name|I915_WRITE
argument_list|(
name|DSPBCNTR
argument_list|,
name|dev_priv
operator|->
name|saveDSPBCNTR
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DSPBADDR
argument_list|,
name|I915_READ
argument_list|(
name|DSPBADDR
argument_list|)
argument_list|)
expr_stmt|;
comment|/* CRT state */
name|I915_WRITE
argument_list|(
name|ADPA
argument_list|,
name|dev_priv
operator|->
name|saveADPA
argument_list|)
expr_stmt|;
comment|/* LVDS state */
if|if
condition|(
name|IS_I965G
argument_list|(
name|dev
argument_list|)
condition|)
name|I915_WRITE
argument_list|(
name|BLC_PWM_CTL2
argument_list|,
name|dev_priv
operator|->
name|saveBLC_PWM_CTL2
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_MOBILE
argument_list|(
name|dev
argument_list|)
operator|&&
operator|!
name|IS_I830
argument_list|(
name|dev
argument_list|)
condition|)
name|I915_WRITE
argument_list|(
name|LVDS
argument_list|,
name|dev_priv
operator|->
name|saveLVDS
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|IS_I830
argument_list|(
name|dev
argument_list|)
operator|&&
operator|!
name|IS_845G
argument_list|(
name|dev
argument_list|)
condition|)
name|I915_WRITE
argument_list|(
name|PFIT_CONTROL
argument_list|,
name|dev_priv
operator|->
name|savePFIT_CONTROL
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|PFIT_PGM_RATIOS
argument_list|,
name|dev_priv
operator|->
name|savePFIT_PGM_RATIOS
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|BLC_PWM_CTL
argument_list|,
name|dev_priv
operator|->
name|saveBLC_PWM_CTL
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|PP_ON_DELAYS
argument_list|,
name|dev_priv
operator|->
name|savePP_ON_DELAYS
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|PP_OFF_DELAYS
argument_list|,
name|dev_priv
operator|->
name|savePP_OFF_DELAYS
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|PP_DIVISOR
argument_list|,
name|dev_priv
operator|->
name|savePP_DIVISOR
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|PP_CONTROL
argument_list|,
name|dev_priv
operator|->
name|savePP_CONTROL
argument_list|)
expr_stmt|;
comment|/* FIXME: restore TV& SDVO state */
comment|/* FBC info */
name|I915_WRITE
argument_list|(
name|FBC_CFB_BASE
argument_list|,
name|dev_priv
operator|->
name|saveFBC_CFB_BASE
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|FBC_LL_BASE
argument_list|,
name|dev_priv
operator|->
name|saveFBC_LL_BASE
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|FBC_CONTROL2
argument_list|,
name|dev_priv
operator|->
name|saveFBC_CONTROL2
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|FBC_CONTROL
argument_list|,
name|dev_priv
operator|->
name|saveFBC_CONTROL
argument_list|)
expr_stmt|;
comment|/* VGA state */
name|I915_WRITE
argument_list|(
name|VGACNTRL
argument_list|,
name|dev_priv
operator|->
name|saveVGACNTRL
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|VGA0
argument_list|,
name|dev_priv
operator|->
name|saveVGA0
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|VGA1
argument_list|,
name|dev_priv
operator|->
name|saveVGA1
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|VGA_PD
argument_list|,
name|dev_priv
operator|->
name|saveVGA_PD
argument_list|)
expr_stmt|;
name|DRM_UDELAY
argument_list|(
literal|150
argument_list|)
expr_stmt|;
comment|/* Clock gating state */
name|I915_WRITE
argument_list|(
name|D_STATE
argument_list|,
name|dev_priv
operator|->
name|saveD_STATE
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|CG_2D_DIS
argument_list|,
name|dev_priv
operator|->
name|saveCG_2D_DIS
argument_list|)
expr_stmt|;
comment|/* Cache mode state */
name|I915_WRITE
argument_list|(
name|CACHE_MODE_0
argument_list|,
name|dev_priv
operator|->
name|saveCACHE_MODE_0
operator||
literal|0xffff0000
argument_list|)
expr_stmt|;
comment|/* Memory arbitration state */
name|I915_WRITE
argument_list|(
name|MI_ARB_STATE
argument_list|,
name|dev_priv
operator|->
name|saveMI_ARB_STATE
operator||
literal|0xffff0000
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|16
condition|;
name|i
operator|++
control|)
block|{
name|I915_WRITE
argument_list|(
name|SWF00
operator|+
operator|(
name|i
operator|<<
literal|2
operator|)
argument_list|,
name|dev_priv
operator|->
name|saveSWF0
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|SWF10
operator|+
operator|(
name|i
operator|<<
literal|2
operator|)
argument_list|,
name|dev_priv
operator|->
name|saveSWF1
index|[
name|i
operator|+
literal|7
index|]
argument_list|)
expr_stmt|;
block|}
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|3
condition|;
name|i
operator|++
control|)
name|I915_WRITE
argument_list|(
name|SWF30
operator|+
operator|(
name|i
operator|<<
literal|2
operator|)
argument_list|,
name|dev_priv
operator|->
name|saveSWF2
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|i915_restore_vga
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

end_unit

