5 18 1fd81 4 9 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (disable3.vcd) 2 -o (disable3.cdd) 2 -v (disable3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 disable3.v 9 37 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 disable3.v 13 26 1 
2 2 14 14 14 10004 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 2 11 0 0 2
3 1 main.u$0.u$1 "main.u$0.u$1" 0 disable3.v 14 25 1 
2 3 15 15 15 a000e 1 3e 5002 0 0 1 18 0 1 0 0 0 0 u$2
2 4 20 20 20 a000e 1 3e 5002 0 0 1 18 0 1 0 0 0 0 u$3
2 5 15 15 24 a000c 1 3f 1002 0 0 1 18 0 1 0 0 0 0
4 5 0 0 0 3
4 3 11 4 4 3
4 4 0 5 5 3
3 1 main.u$0.u$1.foo "main.u$0.u$1.foo" 0 disable3.v 15 19 1 
2 6 16 16 16 f0012 1 0 21004 0 0 1 16 0 0
2 7 16 16 16 b000b 0 1 1410 0 0 1 1 a
2 8 16 16 16 b0012 1 37 16 6 7
2 9 17 17 17 c000c 1 0 1008 0 0 32 48 5 0
2 10 17 17 17 b000c 2 2c 900a 9 0 32 18 0 ffffffff 0 0 0 0
2 11 18 18 18 f0012 1 0 21008 0 0 1 16 1 0
2 12 18 18 18 b000b 0 1 1410 0 0 1 1 a
2 13 18 18 18 b0012 1 37 1a 11 12
4 8 11 10 10 8
4 10 0 13 0 8
4 13 0 0 0 8
3 1 main.u$0.u$1.u$2 "main.u$0.u$1.u$2" 0 disable3.v 15 15 1 
2 14 15 15 15 a000e 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
4 14 11 0 0 14
3 1 main.u$0.u$1.bar "main.u$0.u$1.bar" 0 disable3.v 20 24 1 
2 15 21 21 21 c000d 1 0 1008 0 0 32 48 a 0
2 16 21 21 21 b000d 2 2c 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 22 22 22 100010 1 1 1008 0 0 1 1 a
2 18 22 22 22 f0010 1 1d 1004 17 0 1 18 0 1 1 0 0 0
2 19 22 22 22 b0012 1 39 6 18 0
2 20 23 23 23 d0017 0 40 5002 0 0 1 18 0 1 0 0 0 0 foo
4 16 11 19 0 16
4 19 0 20 0 16
4 20 0 0 0 16
3 1 main.u$0.u$1.u$3 "main.u$0.u$1.u$3" 0 disable3.v 20 20 1 
2 21 20 20 20 a000e 1 3d 5002 0 0 1 18 0 1 0 0 0 0 bar
4 21 11 0 0 21
3 1 main.u$4 "main.u$4" 0 disable3.v 28 35 1 
