dist_mem_gen_R.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.srcs/sources_1/ip/vp_0/vp/vp.srcs/sources_1/ip/dist_mem_gen_R/sim/dist_mem_gen_R.v,
vp.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.srcs/sources_1/ip/vp_0/vp/vp.srcs/sources_1/new/vp.v,
vp_0.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.srcs/sources_1/ip/vp_0/sim/vp_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
