#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 23 15:04:05 2016
# Process ID: 19381
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1
# Command line: vivado test_pound_fironly_v1.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound_fironly_v1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {test_pound_fironly_v1_dupplReal_1_to_2_0_1 test_pound_fironly_v1_dupplReal_1_to_2_0_2 test_pound_fironly_v1_data16_multi_to_ram_0_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {test_pound_fironly_v1_dupplReal_1_to_2_0_1 test_pound_fironly_v1_dupplReal_1_to_2_0_2 test_pound_fironly_v1_data16_multi_to_ram_0_0}] -log ip_upgrade.log
generate_target all [get_files  /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd]
export_ip_user_files -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -directory /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/sim_scripts -ip_user_files_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files -ipstatic_source_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/ipstatic -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:nco_counter:1.0 nco_counter_0
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:nco_counter_dual:1.0 nco_counter_dual_0
endgroup
set_property location {5.5 1459 1447} [get_bd_cells nco_counter_dual_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:mixer_single:1.0 mixer_single_0
endgroup
set_property location {6 1645 1386} [get_bd_cells mixer_single_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:mixer_sin:1.0 mixer_sin_0
endgroup
set_property location {4.5 1215 1727} [get_bd_cells mixer_sin_0]
set_property location {6 1469 1746} [get_bd_cells mixer_sin_0]
set_property location {4.5 1121 1512} [get_bd_cells nco_counter_0]
set_property location {6 1472 1428} [get_bd_cells nco_counter_dual_0]
set_property location {5 1154 1446} [get_bd_cells nco_counter_0]
set_property location {6 1464 1709} [get_bd_cells mixer_sin_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:moyenneur:1.0 moyenneur_0
endgroup
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:add_const:1.0 add_const_0
endgroup
delete_bd_objs [get_bd_cells add_const_0]
startgroup
create_bd_cell -type ip -vlnv trabucayre.com:user:fir16bitsOneInTwoMult_generic:1.0 fir16bitsOneInTwoMult_generic_0
endgroup
set_property location {8 1925 1461} [get_bd_cells mixer_single_0]
set_property location {6.5 1628 1492} [get_bd_cells nco_counter_dual_0]
delete_bd_objs [get_bd_cells fir16bitsOneInTwoMult_generic_0]
ipx::edit_ip_in_project -upgrade true -name red_pitaya_pid_v1_0_project -directory /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.tmp/red_pitaya_pid_v1_0_project /home/pyb/git/oimp/fpga_ip/redpitaya_pid/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::add_bus_interface data_in [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:real_rtl:1.0 [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:real:1.0 [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]
ipx::add_port_map DATA_CLK [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]
set_property physical_name data_clk_i [ipx::get_port_maps DATA_CLK -of_objects [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]]
ipx::add_port_map DATA_RST [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]
set_property physical_name data_rst_i [ipx::get_port_maps DATA_RST -of_objects [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]]
ipx::add_port_map DATA [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]
set_property physical_name data_i [ipx::get_port_maps DATA -of_objects [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]]
ipx::add_port_map DATA_EN [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]
set_property physical_name data_en_i [ipx::get_port_maps DATA_EN -of_objects [ipx::get_bus_interfaces data_in -of_objects [ipx::current_core]]]
ipx::add_bus_interface data_out [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:real_rtl:1.0 [ipx::get_bus_interfaces data_out -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:real:1.0 [ipx::get_bus_interfaces data_out -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces data_out -of_objects [ipx::current_core]]
ipx::add_port_map DATA_CLK [ipx::get_bus_interfaces data_out -of_objects [ipx::current_core]]
set_property physical_name data_clk_o [ipx::get_port_maps DATA_CLK -of_objects [ipx::get_bus_interfaces data_out -of_objects [ipx::current_core]]]
ipx::add_port_map DATA_RST [ipx::get_bus_interfaces data_out -of_objects [ipx::current_core]]
set_property physical_name data_rst_o [ipx::get_port_maps DATA_RST -of_objects [ipx::get_bus_interfaces data_out -of_objects [ipx::current_core]]]
ipx::add_port_map DATA [ipx::get_bus_interfaces data_out -of_objects [ipx::current_core]]
set_property physical_name data_o [ipx::get_port_maps DATA -of_objects [ipx::get_bus_interfaces data_out -of_objects [ipx::current_core]]]
ipx::add_port_map DATA_EN [ipx::get_bus_interfaces data_out -of_objects [ipx::current_core]]
set_property physical_name data_en_o [ipx::get_port_maps DATA_EN -of_objects [ipx::get_bus_interfaces data_out -of_objects [ipx::current_core]]]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/pyb/git/oimp/fpga_ip
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {test_pound_fironly_v1_ad9767_0_1 test_pound_fironly_v1_nco_counter_0_0 test_pound_fironly_v1_shifterReal_0_2 test_pound_fironly_v1_expanderReal_0_3 test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_2 test_pound_fironly_v1_mixer_single_0_0 test_pound_fironly_v1_ltc2145_0_0 test_pound_fironly_v1_nco_counter_dual_0_0 test_pound_fironly_v1_red_pitaya_pid_0_0 test_pound_fironly_v1_expanderReal_0_2}] -no_script -reset -quiet
upgrade_ip [get_ips  {test_pound_fironly_v1_ad9767_0_1 test_pound_fironly_v1_nco_counter_0_0 test_pound_fironly_v1_shifterReal_0_2 test_pound_fironly_v1_expanderReal_0_3 test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_2 test_pound_fironly_v1_mixer_single_0_0 test_pound_fironly_v1_ltc2145_0_0 test_pound_fironly_v1_nco_counter_dual_0_0 test_pound_fironly_v1_red_pitaya_pid_0_0 test_pound_fironly_v1_expanderReal_0_2}] -log ip_upgrade.log
generate_target all [get_files  /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd]
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  test_pound_fironly_v1_moyenneur_0_0] -no_script -reset -quiet
upgrade_ip -vlnv ggm:cogen:moyenneur:1.0 [get_ips  test_pound_fironly_v1_moyenneur_0_0] -log ip_upgrade.log
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets red_pitaya_pid_0_data_o] [get_bd_nets red_pitaya_pid_0_data_en_o] [get_bd_nets shifterReal_0_data_o] [get_bd_nets shifterReal_0_data_en_o] [get_bd_cells red_pitaya_pid_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:red_pitaya_pid:1.0 red_pitaya_pid_0
endgroup
delete_bd_objs [get_bd_cells nco_counter_dual_0]
delete_bd_objs [get_bd_cells mixer_single_0]
set_property location {6 1451 1488} [get_bd_cells mixer_sin_0]
set_property location {6.5 2008 1656} [get_bd_cells moyenneur_0]
set_property location {7 1997 1552} [get_bd_cells moyenneur_0]
set_property location {5 1195 1038} [get_bd_cells moyenneur_0]
startgroup
set_property location {6.5 1554 154} [get_bd_cells data16_multi_to_ram_0]
set_property location {7 1554 154} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
set_property location {7 1554 154} [get_bd_cells axi_gpio_0]
set_property location {7 1554 154} [get_bd_cells shifterReal_0]
set_property location {7 1554 154} [get_bd_cells ad9767_0]
set_property location {7 1554 154} [get_bd_cells expanderReal_0]
set_property location {7 1554 154} [get_bd_cells red_pitaya_pid_0]
set_property location {7 1554 154} [get_bd_cells expanderReal_1]
set_property location {7 1554 154} [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property location {7 1566 566} [get_bd_cells processing_system7_0]
set_property location {7 1566 -14} [get_bd_cells data16_multi_to_ram_0]
set_property location {7 1566 1586} [get_bd_cells axi_gpio_0]
set_property location {7 1566 1426} [get_bd_cells shifterReal_0]
set_property location {7 1566 76} [get_bd_cells ad9767_0]
set_property location {7 1566 1236} [get_bd_cells expanderReal_0]
set_property location {7 1566 156} [get_bd_cells red_pitaya_pid_0]
set_property location {7 1566 746} [get_bd_cells expanderReal_1]
set_property location {7 1566 1446} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
write_bd_layout -format pdf -orientation landscape /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.pdf
undo
undo
set_property location {5 928 477} [get_bd_cells nco_counter_0]
set_property location {6 1250 398} [get_bd_cells mixer_sin_0]
write_bd_layout -format pdf -orientation landscape -force /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.pdf
set_property location {1 -405 468} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 -115 878} [get_bd_cells redpitaya_adc_dac_clk_0]
set_property location {3 175 660} [get_bd_cells ltc2145_0]
set_property location {2.5 62 375} [get_bd_cells processing_system7_0]
set_property location {1 -527 -18} [get_bd_cells processing_system7_0]
set_property location {1 -626 51} [get_bd_cells processing_system7_0]
set_property location {2.5 -91 530} [get_bd_cells ltc2145_0]
set_property location {2 -354 587} [get_bd_cells ltc2145_0]
set_property location {2.5 -66 126} [get_bd_cells axi_gpio_0]
set_property location {2 -345 95} [get_bd_cells axi_gpio_0]
set_property location {3057 149} [get_bd_intf_ports gpio_rtl]
set_property location {3014 -70} [get_bd_intf_ports DDR]
set_property location {3018 -44} [get_bd_intf_ports FIXED_IO]
set_property location {3025 -9} [get_bd_intf_ports SPI_0]
set_property location {3015 -23} [get_bd_intf_ports SPI_0]
set_property location {3015 89} [get_bd_intf_ports gpio_rtl]
set_property location {3016 205} [get_bd_ports adc_cdcs]
set_property location {3044 120} [get_bd_ports adc_cdcs]
set_property location {2.5 497 540} [get_bd_cells dupplReal_1_to_2_0]
set_property location {3 488 564} [get_bd_cells dupplReal_1_to_2_0]
set_property location {2.5 178 568} [get_bd_cells dupplReal_1_to_2_0]
set_property location {3 179 747} [get_bd_cells dupplReal_1_to_2_1]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_0_data1_out] [get_bd_intf_nets ltc2145_0_data_a] [get_bd_intf_nets dupplReal_1_to_2_0_data2_out] [get_bd_cells dupplReal_1_to_2_0]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data1_out] [get_bd_intf_nets ltc2145_0_data_b] [get_bd_intf_nets dupplReal_1_to_2_1_data2_out] [get_bd_cells dupplReal_1_to_2_1]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:add_const:1.0 add_const_0
endgroup
set_property location {3 -53 526} [get_bd_cells add_const_0]
copy_bd_objs /  [get_bd_cells {add_const_0}]
set_property location {3 -68 673} [get_bd_cells add_const_1]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {14}] [get_bd_cells add_const_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {14}] [get_bd_cells add_const_1]
endgroup
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_in] [get_bd_intf_pins ltc2145_0/data_a]
connect_bd_intf_net [get_bd_intf_pins ltc2145_0/data_b] [get_bd_intf_pins add_const_1/data_in]
set_property location {2 -402 429} [get_bd_cells redpitaya_adc_dac_clk_0]
set_property location {2 -410 768} [get_bd_cells ltc2145_0]
set_property location {3 -77 819} [get_bd_cells add_const_1]
set_property location {3 -64 726} [get_bd_cells add_const_0]
set_property location {5.5 2015 298} [get_bd_cells ad9767_0]
set_property location {3054 252} [get_bd_ports dac_dat_o]
startgroup
set_property location {3047 302} [get_bd_ports dac_sel_o]
set_property location {3047 322} [get_bd_ports dac_clk_o]
set_property location {3047 342} [get_bd_ports dac_rst_o]
set_property location {3047 282} [get_bd_ports dac_wrt_o]
endgroup
set_property location {2 -395 308} [get_bd_cells redpitaya_adc_dac_clk_0]
set_property location {2 -429 277} [get_bd_cells redpitaya_adc_dac_clk_0]
set_property location {2 -415 248} [get_bd_cells redpitaya_adc_dac_clk_0]
set_property location {2 -406 608} [get_bd_cells ltc2145_0]
set_property location {2 -417 678} [get_bd_cells ltc2145_0]
set_property location {1 -831 -297} [get_bd_cells rst_processing_system7_0_125M]
startgroup
set_property location {-1148 252} [get_bd_ports adc_clk_p_i]
set_property location {-1148 232} [get_bd_ports adc_clk_n_i]
endgroup
startgroup
set_property location {-1151 717} [get_bd_ports adc_data_b_i]
set_property location {-1151 697} [get_bd_ports adc_data_a_i]
endgroup
save_bd_design
set_property location {3.5 722 430} [get_bd_cells nco_counter_0]
set_property location {4 692 732} [get_bd_cells mixer_sin_0]
set_property location {3.5 304 932} [get_bd_cells mixer_sin_0]
set_property location {5.5 883 401} [get_bd_cells nco_counter_0]
startgroup
set_property location {6 1215 730} [get_bd_cells shifterReal_0]
set_property location {5 805 730} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
set_property location {3 -61 630} [get_bd_cells add_const_0]
set_property location {3 -67 641} [get_bd_cells add_const_0]
set_property location {3 -69 850} [get_bd_cells add_const_1]
set_property location {3 -116 1220} [get_bd_cells add_const_1]
set_property -dict [list CONFIG.DATA_SIZE {14}] [get_bd_cells mixer_sin_0]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins mixer_sin_0/data_in]
set_property location {4 223 735} [get_bd_cells mixer_sin_0]
set_property location {3 -75 632} [get_bd_cells add_const_0]
set_property location {3 -76 633} [get_bd_cells add_const_0]
set_property location {3 -69 646} [get_bd_cells add_const_0]
startgroup
set_property -dict [list CONFIG.COUNTER_SIZE {32} CONFIG.LUT_SIZE {12}] [get_bd_cells nco_counter_0]
endgroup
set_property location {4 284 724} [get_bd_cells mixer_sin_0]
set_property location {3 88 812} [get_bd_cells nco_counter_0]
set_property location {3 -64 877} [get_bd_cells nco_counter_0]
connect_bd_intf_net [get_bd_intf_pins nco_counter_0/data_dds] [get_bd_intf_pins mixer_sin_0/nco_in]
set_property location {4 262 704} [get_bd_cells mixer_sin_0]
ipx::edit_ip_in_project -upgrade true -name mixer_sin_v1_0_project -directory /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.tmp/mixer_sin_v1_0_project /home/pyb/git/oimp/fpga_ip/mixer_sin/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
set_property location {7.5 2322 428} [get_bd_cells red_pitaya_pid_0]
set_property location {8 2369 427} [get_bd_cells red_pitaya_pid_0]
connect_bd_net [get_bd_pins mixer_sin_0/data_i_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_i]
connect_bd_net [get_bd_pins mixer_sin_0/data_en_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_en_i]
connect_bd_net [get_bd_pins mixer_sin_0/data_clk_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i]
connect_bd_net [get_bd_pins mixer_sin_0/data_rst_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i]
delete_bd_objs [get_bd_nets shifterReal_0_data_clk_o]
copy_bd_objs /  [get_bd_cells {nco_counter_0}]
set_property location {4 289 552} [get_bd_cells nco_counter_1]
set_property location {3 -39 1138} [get_bd_cells nco_counter_1]
set_property location {3 -65 1389} [get_bd_cells add_const_1]
copy_bd_objs /  [get_bd_cells {shifterReal_0}]
set_property location {8 2294 910} [get_bd_cells shifterReal_1]
set_property location {4.5 603 1337} [get_bd_cells shifterReal_1]
set_property location {4 195 1105} [get_bd_cells shifterReal_1]
connect_bd_net [get_bd_pins nco_counter_1/dds_sin_o] [get_bd_pins shifterReal_1/data_i]
connect_bd_net [get_bd_pins nco_counter_1/dds_en_o] [get_bd_pins shifterReal_1/data_en_i]
connect_bd_net [get_bd_pins nco_counter_1/dds_clk_o] [get_bd_pins shifterReal_1/data_clk_i]
connect_bd_net [get_bd_pins nco_counter_1/dds_rst_o] [get_bd_pins shifterReal_1/data_rst_i]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {16}] [get_bd_cells shifterReal_1]
endgroup
set_property location {6.5 1503 713} [get_bd_cells red_pitaya_pid_0]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {16}] [get_bd_cells shifterReal_0]
endgroup
set_property location {7.5 1709 765} [get_bd_cells red_pitaya_pid_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:dupplReal_1_to_2:1.0 dupplReal_1_to_2_0
endgroup
set_property location {8.5 1839 772} [get_bd_cells red_pitaya_pid_0]
set_property -dict [list CONFIG.DATA_SIZE {16}] [get_bd_cells red_pitaya_pid_0]
set_property location {7 1481 752} [get_bd_cells dupplReal_1_to_2_0]
set_property location {7 1493 741} [get_bd_cells dupplReal_1_to_2_0]
set_property -dict [list CONFIG.DATA_SIZE {16}] [get_bd_cells dupplReal_1_to_2_0]
connect_bd_intf_net [get_bd_intf_pins shifterReal_0/data_out] [get_bd_intf_pins dupplReal_1_to_2_0/data_in]
set_property location {7 1484 733} [get_bd_cells dupplReal_1_to_2_0]
set_property location {6 1182 746} [get_bd_cells shifterReal_0]
set_property location {6 1187 754} [get_bd_cells shifterReal_0]
set_property location {6 1184 752} [get_bd_cells shifterReal_0]
set_property location {6 1184 744} [get_bd_cells shifterReal_0]
set_property location {7 1483 760} [get_bd_cells dupplReal_1_to_2_0]
set_property location {7 1480 766} [get_bd_cells dupplReal_1_to_2_0]
set_property location {7 1487 756} [get_bd_cells dupplReal_1_to_2_0]
set_property location {7 1489 749} [get_bd_cells dupplReal_1_to_2_0]
set_property location {7 1489 746} [get_bd_cells dupplReal_1_to_2_0]
set_property location {7 1484 743} [get_bd_cells dupplReal_1_to_2_0]
set_property location {8 1768 749} [get_bd_cells red_pitaya_pid_0]
copy_bd_objs /  [get_bd_cells {shifterReal_0}]
set_property location {9 2086 699} [get_bd_cells shifterReal_2]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {16}] [get_bd_cells shifterReal_2]
endgroup
copy_bd_objs /  [get_bd_cells {dupplReal_1_to_2_0}]
set_property location {9.5 2427 728} [get_bd_cells shifterReal_2]
set_property location {9 2154 714} [get_bd_cells dupplReal_1_to_2_1]
set_property location {10 2435 767} [get_bd_cells shifterReal_2]
set_property location {10 2430 766} [get_bd_cells shifterReal_2]
set_property location {10 2433 647} [get_bd_cells shifterReal_2]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_1/data1_out] [get_bd_intf_pins shifterReal_2/data_in]
set_property location {9 2222 1048} [get_bd_cells moyenneur_0]
connect_bd_net [get_bd_pins dupplReal_1_to_2_1/data2_o] [get_bd_pins moyenneur_0/data_i_i]
copy_bd_objs /  [get_bd_cells {shifterReal_2}]
set_property location {10 2479 1115} [get_bd_cells shifterReal_3]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {16} CONFIG.DATA_IN_SIZE {17}] [get_bd_cells shifterReal_3]
endgroup
copy_bd_objs /  [get_bd_cells {moyenneur_0}]
set_property location {9 2157 1329} [get_bd_cells moyenneur_1]
copy_bd_objs /  [get_bd_cells {shifterReal_3}]
set_property location {10 2435 1332} [get_bd_cells shifterReal_4]
delete_bd_objs [get_bd_intf_nets expanderReal_1_data_out] [get_bd_cells expanderReal_1]
delete_bd_objs [get_bd_intf_nets expanderReal_0_data_out] [get_bd_cells expanderReal_0]
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data2_o] [get_bd_pins moyenneur_1/data_i_i]
set_property location {11.5 2726 1249} [get_bd_cells data16_multi_to_ram_0]
startgroup
set_property -dict [list CONFIG.NB_INPUT {3}] [get_bd_cells data16_multi_to_ram_0]
endgroup
copy_bd_objs /  [get_bd_cells {moyenneur_1}]
set_property location {4.5 645 303} [get_bd_cells moyenneur_2]
set_property location {6 841 1333} [get_bd_cells moyenneur_2]
set_property location {9 2157 1631} [get_bd_cells moyenneur_2]
copy_bd_objs /  [get_bd_cells {shifterReal_4}]
set_property location {10 2430 1616} [get_bd_cells shifterReal_5]
connect_bd_net [get_bd_pins add_const_1/data_o] [get_bd_pins moyenneur_2/data_q_i]
save_bd_design
delete_bd_objs [get_bd_nets add_const_1_data_o]
connect_bd_net [get_bd_pins moyenneur_2/data_i_i] [get_bd_pins add_const_1/data_o]
connect_bd_intf_net [get_bd_intf_pins shifterReal_2/data_out] [get_bd_intf_pins ad9767_0/dataB]
connect_bd_intf_net [get_bd_intf_pins shifterReal_1/data_out] [get_bd_intf_pins ad9767_0/dataA]
startgroup
create_bd_cell -type ip -vlnv user.org:user:nco_counter_dual:1.0 nco_counter_dual_0
endgroup
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data1_out] [get_bd_intf_pins red_pitaya_pid_0/data_in]
connect_bd_intf_net [get_bd_intf_pins red_pitaya_pid_0/data_out] [get_bd_intf_pins dupplReal_1_to_2_1/data_in]
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data2_clk_o] [get_bd_pins moyenneur_1/data_clk_i]
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data2_rst_o] [get_bd_pins moyenneur_1/data_rst_i]
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data2_en_o] [get_bd_pins moyenneur_1/data_en_i]
connect_bd_net [get_bd_pins moyenneur_1/data_i_o] [get_bd_pins shifterReal_4/data_i]
connect_bd_net [get_bd_pins moyenneur_1/data_en_o] [get_bd_pins shifterReal_4/data_en_i]
connect_bd_net [get_bd_pins moyenneur_1/data_clk_o] [get_bd_pins shifterReal_4/data_clk_i]
connect_bd_net [get_bd_pins moyenneur_1/data_rst_o] [get_bd_pins shifterReal_4/data_rst_i]
connect_bd_intf_net [get_bd_intf_pins shifterReal_4/data_out] [get_bd_intf_pins data16_multi_to_ram_0/data2]
connect_bd_intf_net [get_bd_intf_pins shifterReal_3/data_out] [get_bd_intf_pins data16_multi_to_ram_0/data1]
connect_bd_intf_net [get_bd_intf_pins shifterReal_5/data_out] [get_bd_intf_pins data16_multi_to_ram_0/data3]
connect_bd_net [get_bd_pins moyenneur_0/data_i_o] [get_bd_pins shifterReal_3/data_i]
connect_bd_net [get_bd_pins moyenneur_0/data_en_o] [get_bd_pins shifterReal_3/data_en_i]
connect_bd_net [get_bd_pins moyenneur_0/data_clk_o] [get_bd_pins shifterReal_3/data_clk_i]
connect_bd_net [get_bd_pins moyenneur_0/data_rst_o] [get_bd_pins shifterReal_3/data_rst_i]
connect_bd_net [get_bd_pins dupplReal_1_to_2_1/data2_en_o] [get_bd_pins moyenneur_0/data_en_i]
connect_bd_net [get_bd_pins moyenneur_0/data_clk_i] [get_bd_pins dupplReal_1_to_2_1/data2_clk_o]
connect_bd_net [get_bd_pins dupplReal_1_to_2_1/data2_rst_o] [get_bd_pins moyenneur_0/data_rst_i]
delete_bd_objs [get_bd_cells nco_counter_dual_0]
startgroup
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins nco_counter_0/s00_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins red_pitaya_pid_0/s00_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins add_const_0/s00_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins add_const_1/s00_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins nco_counter_1/s00_axi]
endgroup
connect_bd_net [get_bd_pins ltc2145_0/processing_rst_i] [get_bd_pins rst_processing_system7_0_125M/peripheral_reset]
save_bd_design
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:moyenneurReal:1.0 moyenneurReal_0
endgroup
set_property location {8 1784 1106} [get_bd_cells moyenneurReal_0]
set_property location {8 1782 1139} [get_bd_cells moyenneurReal_0]
startgroup
set_property -dict [list CONFIG.nb_accum {65536} CONFIG.shift {16} CONFIG.OUTPUT_DATA_SIZE {16}] [get_bd_cells moyenneurReal_0]
endgroup
delete_bd_objs [get_bd_nets moyenneur_0_data_i_o] [get_bd_nets moyenneur_0_data_en_o] [get_bd_nets moyenneur_0_data_clk_o] [get_bd_intf_nets shifterReal_3_data_out] [get_bd_nets moyenneur_0_data_rst_o] [get_bd_cells shifterReal_3]
delete_bd_objs [get_bd_nets moyenneur_1_data_en_o] [get_bd_nets moyenneur_1_data_clk_o] [get_bd_nets moyenneur_1_data_rst_o] [get_bd_intf_nets shifterReal_4_data_out] [get_bd_nets moyenneur_1_data_i_o] [get_bd_cells shifterReal_4]
delete_bd_objs [get_bd_intf_nets shifterReal_5_data_out] [get_bd_cells shifterReal_5]
set_property location {9 2161 1697} [get_bd_cells moyenneur_2]
set_property location {10 2454 1134} [get_bd_cells moyenneur_0]
set_property location {9 2150 1097} [get_bd_cells moyenneurReal_0]
connect_bd_intf_net [get_bd_intf_pins moyenneurReal_0/data_in] [get_bd_intf_pins dupplReal_1_to_2_1/data2_out]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_1_data2_clk_o] [get_bd_nets dupplReal_1_to_2_1_data2_en_o] [get_bd_nets dupplReal_1_to_2_1_data2_rst_o] [get_bd_nets dupplReal_1_to_2_1_data2_o] [get_bd_cells moyenneur_0]
connect_bd_intf_net [get_bd_intf_pins moyenneurReal_0/data_out] [get_bd_intf_pins data16_multi_to_ram_0/data1]
set_property location {10 2422 1336} [get_bd_cells moyenneur_1]
copy_bd_objs /  [get_bd_cells {moyenneurReal_0}]
set_property location {9 2180 249} [get_bd_cells moyenneurReal_1]
set_property location {9 2185 1294} [get_bd_cells moyenneurReal_1]
copy_bd_objs /  [get_bd_cells {moyenneurReal_1}]
set_property location {9 2199 1455} [get_bd_cells moyenneurReal_2]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data2_out] [get_bd_intf_pins moyenneurReal_1/data_in]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data2_clk_o] [get_bd_nets dupplReal_1_to_2_0_data2_rst_o] [get_bd_nets dupplReal_1_to_2_0_data2_o] [get_bd_nets dupplReal_1_to_2_0_data2_en_o] [get_bd_cells moyenneur_1]
delete_bd_objs [get_bd_nets add_const_1_data_o] [get_bd_cells moyenneur_2]
connect_bd_intf_net [get_bd_intf_pins moyenneurReal_2/data_in] [get_bd_intf_pins add_const_1/data_out]
set_property location {3 -32 1455} [get_bd_cells add_const_1]
set_property location {3 -20 1473} [get_bd_cells add_const_1]
set_property location {9 2149 1514} [get_bd_cells moyenneurReal_2]
set_property location {9 2154 1253} [get_bd_cells moyenneurReal_1]
set_property location {9 2151 1439} [get_bd_cells moyenneurReal_2]
connect_bd_intf_net [get_bd_intf_pins moyenneurReal_1/data_out] [get_bd_intf_pins data16_multi_to_ram_0/data2]
connect_bd_intf_net [get_bd_intf_pins data16_multi_to_ram_0/data3] [get_bd_intf_pins moyenneurReal_2/data_out]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv user.org:user:nco_counter_dual:1.0 nco_counter_dual_0
endgroup
delete_bd_objs [get_bd_intf_nets nco_counter_0_data_dds] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells nco_counter_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M07_AXI] [get_bd_nets nco_counter_1_dds_en_o] [get_bd_nets nco_counter_1_dds_clk_o] [get_bd_nets nco_counter_1_dds_sin_o] [get_bd_nets nco_counter_1_dds_rst_o] [get_bd_cells nco_counter_1]
set_property location {3 -34 1077} [get_bd_cells nco_counter_dual_0]
connect_bd_intf_net [get_bd_intf_pins nco_counter_dual_0/data_dds1] [get_bd_intf_pins mixer_sin_0/nco_in]
connect_bd_net [get_bd_pins nco_counter_dual_0/dds2_cos_o] [get_bd_pins shifterReal_1/data_i]
connect_bd_net [get_bd_pins nco_counter_dual_0/dds2_clk_o] [get_bd_pins shifterReal_1/data_clk_i]
connect_bd_net [get_bd_pins nco_counter_dual_0/dds2_en_o] [get_bd_pins shifterReal_1/data_en_i]
connect_bd_net [get_bd_pins nco_counter_dual_0/dds2_rst_o] [get_bd_pins shifterReal_1/data_rst_i]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins nco_counter_dual_0/s00_axi]
connect_bd_net [get_bd_pins nco_counter_dual_0/ref_clk2_i] [get_bd_pins nco_counter_dual_0/ref_clk1_i]
connect_bd_net [get_bd_pins nco_counter_dual_0/ref_clk1_i] [get_bd_pins nco_counter_dual_0/poff1_clk_i]
connect_bd_net [get_bd_pins nco_counter_dual_0/poff2_clk_i] [get_bd_pins nco_counter_dual_0/ref_clk2_i]
connect_bd_net [get_bd_pins nco_counter_dual_0/pinc2_clk_i] [get_bd_pins nco_counter_dual_0/ref_clk2_i]
connect_bd_net [get_bd_pins nco_counter_dual_0/pinc1_clk_i] [get_bd_pins nco_counter_dual_0/ref_clk2_i]
connect_bd_net [get_bd_pins ltc2145_0/adc_clk] [get_bd_pins nco_counter_dual_0/ref_clk2_i]
connect_bd_net [get_bd_pins ltc2145_0/data_a_en_o] [get_bd_pins nco_counter_dual_0/poff1_en_i]
connect_bd_net [get_bd_pins nco_counter_dual_0/pinc1_en_i] [get_bd_pins ltc2145_0/data_a_en_o]
connect_bd_net [get_bd_pins nco_counter_dual_0/pinc2_en_i] [get_bd_pins ltc2145_0/data_a_en_o]
connect_bd_net [get_bd_pins nco_counter_dual_0/poff2_en_i] [get_bd_pins ltc2145_0/data_a_en_o]
connect_bd_net [get_bd_pins nco_counter_dual_0/ref_rst1_i] [get_bd_pins rst_processing_system7_0_125M/peripheral_reset]
connect_bd_net [get_bd_pins nco_counter_dual_0/ref_rst2_i] [get_bd_pins rst_processing_system7_0_125M/peripheral_reset]
startgroup
create_bd_cell -type ip -vlnv user.org:user:nco_counter:1.0 nco_counter_0
endgroup
startgroup
set_property -dict [list CONFIG.COUNTER_SIZE {32}] [get_bd_cells nco_counter_dual_0]
endgroup
delete_bd_objs [get_bd_cells nco_counter_0]
save_bd_design
validate_bd_design
connect_bd_net [get_bd_pins add_const_0/data_en_i] [get_bd_pins ltc2145_0/data_a_en_o]
save_bd_design
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  {test_pound_fironly_v1_moyenneurReal_1_0 test_pound_fironly_v1_moyenneurReal_0_0 test_pound_fironly_v1_moyenneurReal_0_1}] -no_script -reset -quiet
upgrade_ip [get_ips  {test_pound_fironly_v1_moyenneurReal_1_0 test_pound_fironly_v1_moyenneurReal_0_0 test_pound_fironly_v1_moyenneurReal_0_1}] -log ip_upgrade.log
generate_target all [get_files  /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd]
export_ip_user_files -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -directory /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/sim_scripts -ip_user_files_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files -ipstatic_source_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  {test_pound_fironly_v1_moyenneurReal_1_0 test_pound_fironly_v1_moyenneurReal_0_0 test_pound_fironly_v1_moyenneurReal_0_1}] -no_script -reset -quiet
upgrade_ip [get_ips  {test_pound_fironly_v1_moyenneurReal_1_0 test_pound_fironly_v1_moyenneurReal_0_0 test_pound_fironly_v1_moyenneurReal_0_1}] -log ip_upgrade.log
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
set_property location {12 2786 1274} [get_bd_cells data16_multi_to_ram_0]
set_property location {11 2772 1257} [get_bd_cells data16_multi_to_ram_0]
delete_bd_objs [get_bd_intf_nets moyenneurReal_0_data_out] [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_intf_nets moyenneurReal_2_data_out] [get_bd_intf_nets moyenneurReal_1_data_out] [get_bd_cells data16_multi_to_ram_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:data16_multi_to_ram:1.0 data16_multi_to_ram_0
endgroup
set_property location {10 2521 1159} [get_bd_cells data16_multi_to_ram_0]
set_property -dict [list CONFIG.NB_INPUT {3}] [get_bd_cells data16_multi_to_ram_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins data16_multi_to_ram_0/s00_axi]
set_property location {10 2567 1207} [get_bd_cells data16_multi_to_ram_0]
connect_bd_intf_net [get_bd_intf_pins data16_multi_to_ram_0/data1] [get_bd_intf_pins moyenneurReal_0/data_out]
connect_bd_intf_net [get_bd_intf_pins data16_multi_to_ram_0/data2] [get_bd_intf_pins moyenneurReal_1/data_out]
connect_bd_intf_net [get_bd_intf_pins data16_multi_to_ram_0/data3] [get_bd_intf_pins moyenneurReal_2/data_out]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property location {10 2479 1106} [get_bd_cells data16_multi_to_ram_0]
set_property location {10 2483 1101} [get_bd_cells data16_multi_to_ram_0]
set_property location {10 2483 1093} [get_bd_cells data16_multi_to_ram_0]
set_property location {10 2477 1076} [get_bd_cells data16_multi_to_ram_0]
set_property location {10 2482 1067} [get_bd_cells data16_multi_to_ram_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  test_pound_fironly_v1_data16_multi_to_ram_0_1] -no_script -reset -quiet
upgrade_ip -vlnv ggm:cogen:data16_multi_to_ram:1.0 [get_ips  test_pound_fironly_v1_data16_multi_to_ram_0_1] -log ip_upgrade.log
generate_target all [get_files  /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd]
export_ip_user_files -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -directory /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/sim_scripts -ip_user_files_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files -ipstatic_source_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
open_hw
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets moyenneurReal_2_data_out]
startgroup
set_property -dict [list CONFIG.NB_INPUT {2}] [get_bd_cells data16_multi_to_ram_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:data16_to_ram:1.0 data16_to_ram_0
endgroup
delete_bd_objs [get_bd_cells data16_to_ram_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:data16_multi_to_ram:1.0 data16_multi_to_ram_1
endgroup
set_property -dict [list CONFIG.NB_INPUT {1}] [get_bd_cells data16_multi_to_ram_1]
set_property location {10 2501 1247} [get_bd_cells data16_multi_to_ram_1]
set_property location {10 2479 1260} [get_bd_cells data16_multi_to_ram_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins data16_multi_to_ram_1/s00_axi]
connect_bd_intf_net [get_bd_intf_pins data16_multi_to_ram_1/data1] [get_bd_intf_pins moyenneurReal_2/data_out]
set_property location {10 2480 1476} [get_bd_cells data16_multi_to_ram_1]
set_property location {10 2479 1471} [get_bd_cells data16_multi_to_ram_1]
set_property location {10 2478 1468} [get_bd_cells data16_multi_to_ram_1]
set_property location {10 2478 1456} [get_bd_cells data16_multi_to_ram_1]
set_property location {10 2470 1447} [get_bd_cells data16_multi_to_ram_1]
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  test_pound_fironly_v1_data16_multi_to_ram_0_1] -no_script -reset -quiet
upgrade_ip -vlnv ggm:cogen:data16_multi_to_ram:1.0 [get_ips  test_pound_fironly_v1_data16_multi_to_ram_0_1] -log ip_upgrade.log
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
startgroup
set_property -dict [list CONFIG.ADDR_SIZE {1}] [get_bd_cells data16_multi_to_ram_0]
endgroup
startgroup
set_property -dict [list CONFIG.ADDR_SIZE {1}] [get_bd_cells data16_multi_to_ram_1]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_bd_layout -format pdf -orientation landscape -force /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.pdf
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
delete_bd_objs [get_bd_nets Net] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets nco_counter_dual_0_data_dds1] [get_bd_nets nco_counter_dual_0_dds2_cos_o] [get_bd_nets nco_counter_dual_0_dds2_en_o] [get_bd_nets nco_counter_dual_0_dds2_clk_o] [get_bd_nets nco_counter_dual_0_dds2_rst_o] [get_bd_cells nco_counter_dual_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:nco_counter:1.0 nco_counter_0
endgroup
set_property -dict [list CONFIG.COUNTER_SIZE {32}] [get_bd_cells nco_counter_0]
copy_bd_objs /  [get_bd_cells {nco_counter_0}]
set_property location {3 278 522} [get_bd_cells nco_counter_1]
set_property location {3 257 817} [get_bd_cells nco_counter_1]
set_property location {3 234 1278} [get_bd_cells nco_counter_1]
set_property location {3 220 827} [get_bd_cells nco_counter_0]
set_property location {3 247 1158} [get_bd_cells nco_counter_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins nco_counter_0/s00_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins nco_counter_1/s00_axi]
endgroup
connect_bd_net [get_bd_pins nco_counter_0/ref_clk_i] [get_bd_pins nco_counter_1/ref_clk_i]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins ltc2145_0/adc_clk] [get_bd_pins nco_counter_1/ref_clk_i]
connect_bd_net [get_bd_pins nco_counter_0/ref_clk_i] [get_bd_pins ltc2145_0/adc_clk]
connect_bd_net [get_bd_pins nco_counter_0/ref_rst_i] [get_bd_pins rst_processing_system7_0_125M/peripheral_reset]
connect_bd_net [get_bd_pins nco_counter_1/ref_rst_i] [get_bd_pins rst_processing_system7_0_125M/peripheral_reset]
connect_bd_intf_net [get_bd_intf_pins nco_counter_0/data_dds] [get_bd_intf_pins mixer_sin_0/nco_in]
connect_bd_net [get_bd_pins nco_counter_1/dds_cos_o] [get_bd_pins shifterReal_1/data_i]
connect_bd_net [get_bd_pins nco_counter_1/dds_en_o] [get_bd_pins shifterReal_1/data_en_i]
connect_bd_net [get_bd_pins nco_counter_1/dds_clk_o] [get_bd_pins shifterReal_1/data_clk_i]
connect_bd_net [get_bd_pins nco_counter_1/dds_rst_o] [get_bd_pins shifterReal_1/data_rst_i]
startgroup
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:expanderReal:1.0 expanderReal_0
endgroup
set_property location {8 1751 1273} [get_bd_cells expanderReal_0]
write_bd_layout -format pdf -orientation landscape -force /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.pdf
set_property location {7.5 1668 1239} [get_bd_cells expanderReal_0]
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells expanderReal_0]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_0_data2_out]
connect_bd_intf_net [get_bd_intf_pins moyenneurReal_1/data_in] [get_bd_intf_pins expanderReal_0/data_out]
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins expanderReal_0/data_in]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets expanderReal_0_data_out] [get_bd_intf_nets add_const_0_data_out] [get_bd_cells expanderReal_0]
connect_bd_intf_net [get_bd_intf_pins moyenneurReal_1/data_in] [get_bd_intf_pins dupplReal_1_to_2_0/data2_out]
delete_bd_objs [get_bd_nets mixer_sin_0_data_i_o]
delete_bd_objs [get_bd_nets mixer_sin_0_data_en_o]
delete_bd_objs [get_bd_nets mixer_sin_0_data_clk_o]
delete_bd_objs [get_bd_nets mixer_sin_0_data_rst_o]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_in]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1 -noclean_dir 
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:shifterReal:1.0 shifterReal_3
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {16}] [get_bd_cells shifterReal_3]
endgroup
delete_bd_objs [get_bd_intf_nets shifterReal_1_data_out]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_0_data2_out]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data2_out] [get_bd_intf_pins shifterReal_3/data_in]
connect_bd_intf_net [get_bd_intf_pins shifterReal_3/data_out] [get_bd_intf_pins ad9767_0/dataA]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_nets ltc2145_0_data_a_en_o]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins mixer_sin_0/data_in]
connect_bd_net [get_bd_pins mixer_sin_0/data_i_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_i]
connect_bd_net [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_en_i] [get_bd_pins mixer_sin_0/data_en_o]
connect_bd_net [get_bd_pins mixer_sin_0/data_clk_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i]
connect_bd_net [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i] [get_bd_pins mixer_sin_0/data_clk_o]
delete_bd_objs [get_bd_nets mixer_sin_0_data_clk_o]
connect_bd_net [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i] [get_bd_pins mixer_sin_0/data_clk_o]
connect_bd_net [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i] [get_bd_pins mixer_sin_0/data_rst_o]
connect_bd_intf_net [get_bd_intf_pins shifterReal_1/data_out] [get_bd_intf_pins moyenneurReal_1/data_in]
delete_bd_objs [get_bd_intf_nets shifterReal_1_data_out]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_0_data2_out] [get_bd_intf_nets shifterReal_3_data_out] [get_bd_cells shifterReal_3]
connect_bd_intf_net [get_bd_intf_pins ad9767_0/dataA] [get_bd_intf_pins shifterReal_1/data_out]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data2_out] [get_bd_intf_pins moyenneurReal_1/data_in]
save_bd_design
