
---------- Begin Simulation Statistics ----------
final_tick                                62475061000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 318347                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676080                       # Number of bytes of host memory used
host_op_rate                                   348371                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   314.12                       # Real time elapsed on the host
host_tick_rate                              198887635                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062475                       # Number of seconds simulated
sim_ticks                                 62475061000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.249501                       # CPI: cycles per instruction
system.cpu.discardedOps                        372168                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9911689                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.800319                       # IPC: instructions per cycle
system.cpu.numCycles                        124950122                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       115038433                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3491                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23578                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         9182                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       720561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          217                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1441846                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            217                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3347                       # Transaction distribution
system.membus.trans_dist::CleanEvict              144                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19414                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           673                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        43665                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  43665                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2999552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2999552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20087                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20087    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20087                       # Request fanout histogram
system.membus.reqLayer0.occupancy            55180000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          189546980                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            701840                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        35795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       685591                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2875                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19452                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        685817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16023                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2057225                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       105913                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2163138                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    175540224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8694144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              184234368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3707                       # Total snoops (count)
system.tol2bus.snoopTraffic                    428416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           724999                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012974                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.113161                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 715593     98.70%     98.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9406      1.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             724999                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2157001000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          88863647                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1714542500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               685483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15720                       # number of demand (read+write) hits
system.l2.demand_hits::total                   701203                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              685483                       # number of overall hits
system.l2.overall_hits::.cpu.data               15720                       # number of overall hits
system.l2.overall_hits::total                  701203                       # number of overall hits
system.l2.demand_misses::.cpu.inst                334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19755                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20089                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               334                       # number of overall misses
system.l2.overall_misses::.cpu.data             19755                       # number of overall misses
system.l2.overall_misses::total                 20089                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26928000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1781415000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1808343000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26928000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1781415000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1808343000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           685817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            35475                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               721292                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          685817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           35475                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              721292                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000487                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.556871                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.027851                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000487                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.556871                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.027851                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80622.754491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90175.398633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90016.576236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80622.754491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90175.398633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90016.576236                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3347                       # number of writebacks
system.l2.writebacks::total                      3347                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20087                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20087                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23588000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1583742000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1607330000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23588000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1583742000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1607330000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.556815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.027849                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.556815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.027849                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70622.754491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80177.289526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80018.419874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70622.754491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80177.289526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80018.419874                       # average overall mshr miss latency
system.l2.replacements                           3707                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       676473                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           676473                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       676473                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       676473                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    38                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19414                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1749579000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1749579000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90119.449882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90119.449882                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1555439000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1555439000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80119.449882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80119.449882                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         685483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             685483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26928000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26928000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       685817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         685817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000487                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000487                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80622.754491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80622.754491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23588000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23588000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000487                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000487                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70622.754491                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70622.754491                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     31836000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31836000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16023                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16023                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.021282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.021282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93360.703812                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93360.703812                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     28303000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     28303000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.021157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.021157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83489.675516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83489.675516                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13259.111491                       # Cycle average of tags in use
system.l2.tags.total_refs                     1432661                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20091                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     71.308596                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     81000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.884021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       220.267100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13037.960370                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.795774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.809272                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1737                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14429                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11481403                       # Number of tag accesses
system.l2.tags.data_accesses                 11481403                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      6694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019878219652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          368                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          368                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               79622                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6278                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20087                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3347                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40174                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6694                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40174                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6694                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.108696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.312475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1679.767919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           367     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32255            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           368                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.029891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.028435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.237328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              362     98.37%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.27%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           368                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2571136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               428416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     41.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   62472506000                       # Total gap between requests
system.mem_ctrls.avgGap                    2665891.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2527744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       424640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 684305.054139923188                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 40460048.530404798687                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6796952.147033518180                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39506                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6694                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18010728                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1442058708                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1331669171422                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26962.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36502.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 198934743.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2528384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2571136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       428416                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       428416                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        19753                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20087                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3347                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3347                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       684305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     40470293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         41154598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       684305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       684305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6857392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6857392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6857392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       684305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     40470293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        48011990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40164                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6635                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         1204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         1188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         1184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         1234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         1266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         1292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         1286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         1300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         1306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         1306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         1318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         1294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          272                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               757520748                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             133826448                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1460069436                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18860.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36352.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               30348                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5613                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10838                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   276.355047                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   217.025797                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   225.742522                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          129      1.19%      1.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5344     49.31%     50.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2957     27.28%     77.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          715      6.60%     84.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          351      3.24%     87.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          510      4.71%     92.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          269      2.48%     94.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          339      3.13%     97.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          224      2.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10838                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2570496                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             424640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               41.144354                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.796952                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    8851018.176001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    15625451.318399                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   55675432.915194                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  8954976.576000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5423064929.990033                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 12024454301.596611                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 12090714003.110643                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  29627340113.681671                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   474.226670                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36871786134                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2808400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  22794874866                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    8049498.912000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    14210461.540800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   54490499.078394                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6697359.984000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5423064929.990033                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 11088585904.754614                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 12736795739.001827                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  29331894393.260254                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.497651                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38856943828                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2808400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  20809717172                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     26034825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26034825                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26034825                       # number of overall hits
system.cpu.icache.overall_hits::total        26034825                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       685817                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         685817                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       685817                       # number of overall misses
system.cpu.icache.overall_misses::total        685817                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   9016684000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9016684000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   9016684000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9016684000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26720642                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26720642                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26720642                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26720642                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025666                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025666                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025666                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025666                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13147.361468                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13147.361468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13147.361468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13147.361468                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       685591                       # number of writebacks
system.cpu.icache.writebacks::total            685591                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       685817                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       685817                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       685817                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       685817                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8330867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8330867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8330867000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8330867000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025666                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025666                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025666                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025666                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12147.361468                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12147.361468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12147.361468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12147.361468                       # average overall mshr miss latency
system.cpu.icache.replacements                 685591                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26034825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26034825                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       685817                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        685817                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   9016684000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9016684000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26720642                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26720642                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025666                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025666                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13147.361468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13147.361468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       685817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       685817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8330867000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8330867000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025666                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025666                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12147.361468                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12147.361468                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.936805                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26720642                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            685817                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             38.961767                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   225.936805                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.882566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54127101                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54127101                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22784.numOps               109431277                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34785730                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34785730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34789041                       # number of overall hits
system.cpu.dcache.overall_hits::total        34789041                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        46126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46126                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        46176                       # number of overall misses
system.cpu.dcache.overall_misses::total         46176                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2670267000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2670267000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2670267000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2670267000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34831856                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34831856                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34835217                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34835217                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001324                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001324                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001326                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001326                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57890.712396                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57890.712396                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57828.027547                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57828.027547                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32448                       # number of writebacks
system.cpu.dcache.writebacks::total             32448                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        35449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35475                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1998828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1998828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1999939000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1999939000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001018                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001018                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001018                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001018                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56386.033457                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56386.033457                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56376.011276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56376.011276                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34963                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20603785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20603785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    275819500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    275819500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20622161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20622161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15009.768176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15009.768176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15997                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15997                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    219494000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    219494000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13720.947678                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13720.947678                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14181945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14181945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2394447500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2394447500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14209695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14209695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86286.396396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86286.396396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8298                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8298                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19452                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19452                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1779334500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1779334500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91473.087600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91473.087600                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3311                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3311                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           50                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           50                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.014877                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014877                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1110500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1110500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007736                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007736                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42711.538462                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42711.538462                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.612541                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35002676                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35475                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            986.685722                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            184500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.612541                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70062229                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70062229                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  62475061000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20342857                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16280153                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53390                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8734201                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8732767                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983582                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050484                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                323                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433996                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300038                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133958                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1046                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            48953681                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17099727                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9758749                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62475061000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
