; BTOR description generated by Yosys 0.36+61 (git sha1 df65634e0, clang 10.0.0-4ubuntu1 -fPIC -Os) for module rvfi_testbench.
1 sort bitvec 1
2 input 1 check ; rvfi_testbench.sv:21.9-21.14
3 input 1 clock ; rvfi_testbench.sv:24.8-24.13
4 input 1 reset ; rvfi_testbench.sv:24.15-24.20
5 const 1 1
6 const 1 0
7 state 1
8 init 1 7 5
9 next 1 7 6
10 eq 1 4 7
11 not 1 5
12 or 1 10 11
13 constraint 12
14 not 1 3
15 not 1 5
16 or 1 14 15
17 constraint 16
18 state 1
19 state 1
20 state 1 wrapper.uut.cpu.rvfi_trap
21 init 1 20 6
22 sort bitvec 32
23 sort bitvec 2
24 const 23 01
25 sort bitvec 4
26 sext 25 24 2
27 sort bitvec 28
28 const 27 0000000000000000000000000000
29 concat 22 28 26
30 const 22 00000000000000000000000000000000
31 state 22 wrapper.uut.cpu.rvfi_rs1_rdata
32 state 22 wrapper.uut.cpu.rvfi_insn
33 init 22 32 30
34 sort bitvec 5
35 slice 34 32 19 15
36 redor 1 35
37 ite 22 36 31 30
38 sort bitvec 12
39 slice 38 32 31 20
40 slice 1 32 31 31
41 sort bitvec 13
42 concat 41 40 39
43 slice 1 32 31 31
44 sort bitvec 14
45 concat 44 43 42
46 slice 1 32 31 31
47 sort bitvec 15
48 concat 47 46 45
49 slice 1 32 31 31
50 sort bitvec 16
51 concat 50 49 48
52 slice 1 32 31 31
53 sort bitvec 17
54 concat 53 52 51
55 slice 1 32 31 31
56 sort bitvec 18
57 concat 56 55 54
58 slice 1 32 31 31
59 sort bitvec 19
60 concat 59 58 57
61 slice 1 32 31 31
62 sort bitvec 20
63 concat 62 61 60
64 slice 1 32 31 31
65 sort bitvec 21
66 concat 65 64 63
67 slice 1 32 31 31
68 sort bitvec 22
69 concat 68 67 66
70 slice 1 32 31 31
71 sort bitvec 23
72 concat 71 70 69
73 slice 1 32 31 31
74 sort bitvec 24
75 concat 74 73 72
76 slice 1 32 31 31
77 sort bitvec 25
78 concat 77 76 75
79 slice 1 32 31 31
80 sort bitvec 26
81 concat 80 79 78
82 slice 1 32 31 31
83 sort bitvec 27
84 concat 83 82 81
85 slice 1 32 31 31
86 concat 27 85 84
87 slice 1 32 31 31
88 sort bitvec 29
89 concat 88 87 86
90 slice 1 32 31 31
91 sort bitvec 30
92 concat 91 90 89
93 slice 1 32 31 31
94 sort bitvec 31
95 concat 94 93 92
96 slice 1 32 31 31
97 concat 22 96 95
98 add 22 37 97
99 const 23 00
100 slice 91 98 31 2
101 concat 22 100 99
102 sub 22 98 101
103 sll 22 29 102
104 slice 25 103 3 0
105 redor 1 104
106 and 1 105 6
107 ite 1 106 20 19
108 sort bitvec 8
109 const 108 00000000
110 state 108 cycle_reg
111 init 108 110 109
112 ite 108 4 109 110
113 uext 108 5 7
114 ult 1 112 113
115 not 1 114
116 and 1 115 2
117 ite 1 116 107 18
118 ite 1 106 5 6
119 ite 1 116 118 6
120 not 1 117
121 and 1 119 120
122 state 1
123 state 1
124 state 34 wrapper.uut.cpu.rvfi_rd_addr
125 redor 1 124
126 not 1 125
127 ite 1 106 126 123
128 ite 1 116 127 122
129 not 1 128
130 and 1 119 129
131 state 1
132 state 1
133 state 22 wrapper.uut.cpu.rvfi_rd_wdata
134 redor 1 133
135 not 1 134
136 ite 1 106 135 132
137 ite 1 116 136 131
138 not 1 137
139 and 1 119 138
140 state 1
141 state 1
142 state 25 wrapper.uut.cpu.rvfi_mem_wmask
143 redor 1 142
144 not 1 143
145 ite 1 106 144 141
146 ite 1 116 145 140
147 not 1 146
148 and 1 119 147
149 state 1
150 state 1
151 redor 1 31
152 not 1 151
153 state 34 wrapper.uut.cpu.rvfi_rs1_addr
154 redor 1 153
155 not 1 154
156 ite 1 155 152 150
157 state 1
158 ite 1 106 157 156
159 ite 1 116 158 149
160 ite 1 155 5 6
161 ite 1 106 6 160
162 ite 1 116 161 6
163 not 1 159
164 and 1 162 163
165 state 1
166 state 1
167 state 22 wrapper.uut.cpu.rvfi_rs2_rdata
168 redor 1 167
169 not 1 168
170 state 34 wrapper.uut.cpu.rvfi_rs2_addr
171 redor 1 170
172 not 1 171
173 ite 1 172 169 166
174 state 1
175 ite 1 106 174 173
176 ite 1 116 175 165
177 ite 1 172 5 6
178 ite 1 106 6 177
179 ite 1 116 178 6
180 not 1 176
181 and 1 179 180
182 state 1
183 state 1
184 eq 1 35 153
185 ite 1 36 184 183
186 state 1
187 ite 1 106 186 185
188 ite 1 116 187 182
189 ite 1 36 5 6
190 ite 1 106 6 189
191 ite 1 116 190 6
192 not 1 188
193 and 1 191 192
194 state 1
195 not 1 194
196 and 1 6 195
197 state 1
198 slice 34 32 11 7
199 eq 1 198 124
200 state 1
201 ite 1 106 200 199
202 ite 1 116 201 197
203 ite 1 106 6 5
204 ite 1 116 203 6
205 not 1 202
206 and 1 204 205
207 state 1
208 state 22 wrapper.uut.cpu.rvfi_mem_rdata
209 sort bitvec 3
210 const 209 000
211 slice 88 102 28 0
212 concat 22 211 210
213 srl 22 208 212
214 slice 108 213 7 0
215 slice 1 214 7 7
216 sort bitvec 9
217 concat 216 215 214
218 slice 1 214 7 7
219 sort bitvec 10
220 concat 219 218 217
221 slice 1 214 7 7
222 sort bitvec 11
223 concat 222 221 220
224 slice 1 214 7 7
225 concat 38 224 223
226 slice 1 214 7 7
227 concat 41 226 225
228 slice 1 214 7 7
229 concat 44 228 227
230 slice 1 214 7 7
231 concat 47 230 229
232 slice 1 214 7 7
233 concat 50 232 231
234 slice 1 214 7 7
235 concat 53 234 233
236 slice 1 214 7 7
237 concat 56 236 235
238 slice 1 214 7 7
239 concat 59 238 237
240 slice 1 214 7 7
241 concat 62 240 239
242 slice 1 214 7 7
243 concat 65 242 241
244 slice 1 214 7 7
245 concat 68 244 243
246 slice 1 214 7 7
247 concat 71 246 245
248 slice 1 214 7 7
249 concat 74 248 247
250 slice 1 214 7 7
251 concat 77 250 249
252 slice 1 214 7 7
253 concat 80 252 251
254 slice 1 214 7 7
255 concat 83 254 253
256 slice 1 214 7 7
257 concat 27 256 255
258 slice 1 214 7 7
259 concat 88 258 257
260 slice 1 214 7 7
261 concat 91 260 259
262 slice 1 214 7 7
263 concat 94 262 261
264 slice 1 214 7 7
265 concat 22 264 263
266 redor 1 198
267 ite 22 266 265 30
268 eq 1 267 133
269 state 1
270 ite 1 106 269 268
271 ite 1 116 270 207
272 not 1 271
273 and 1 204 272
274 state 1
275 state 22 wrapper.uut.cpu.rvfi_pc_rdata
276 const 209 100
277 uext 22 276 29
278 add 22 275 277
279 state 22 wrapper.uut.cpu.ctrl.o_ibus_adr
280 eq 1 278 279
281 state 1
282 ite 1 106 281 280
283 ite 1 116 282 274
284 not 1 283
285 and 1 204 284
286 state 1
287 state 1
288 state 22 wrapper.uut.cpu.rvfi_mem_addr
289 eq 1 101 288
290 const 25 0000
291 redor 1 290
292 redor 1 104
293 or 1 291 292
294 ite 1 293 289 287
295 state 1
296 ite 1 106 295 294
297 ite 1 116 296 286
298 ite 1 293 5 6
299 ite 1 106 6 298
300 ite 1 116 299 6
301 not 1 297
302 and 1 300 301
303 state 1
304 state 1
305 state 25 wrapper.uut.cpu.rvfi_mem_rmask
306 slice 1 305 0 0
307 slice 1 142 0 0
308 ite 1 307 306 304
309 state 1
310 ite 1 106 309 308
311 ite 1 116 310 303
312 ite 1 307 5 6
313 ite 1 106 6 312
314 ite 1 116 313 6
315 not 1 311
316 and 1 314 315
317 state 1
318 state 1
319 slice 1 305 1 1
320 slice 1 142 1 1
321 ite 1 320 319 318
322 state 1
323 ite 1 106 322 321
324 ite 1 116 323 317
325 ite 1 320 5 6
326 ite 1 106 6 325
327 ite 1 116 326 6
328 not 1 324
329 and 1 327 328
330 state 1
331 state 1
332 slice 1 305 2 2
333 slice 1 142 2 2
334 ite 1 333 332 331
335 state 1
336 ite 1 106 335 334
337 ite 1 116 336 330
338 ite 1 333 5 6
339 ite 1 106 6 338
340 ite 1 116 339 6
341 not 1 337
342 and 1 340 341
343 state 1
344 state 1
345 slice 1 305 3 3
346 slice 1 142 3 3
347 ite 1 346 345 344
348 state 1
349 ite 1 106 348 347
350 ite 1 116 349 343
351 ite 1 346 5 6
352 ite 1 106 6 351
353 ite 1 116 352 6
354 not 1 350
355 and 1 353 354
356 state 1
357 state 1
358 slice 108 208 7 0
359 state 22 wrapper.uut.cpu.rvfi_mem_wdata
360 slice 108 359 7 0
361 eq 1 358 360
362 ite 1 307 361 357
363 state 1
364 ite 1 106 363 362
365 ite 1 116 364 356
366 not 1 365
367 and 1 314 366
368 state 1
369 state 1
370 slice 108 208 15 8
371 slice 108 359 15 8
372 eq 1 370 371
373 ite 1 320 372 369
374 state 1
375 ite 1 106 374 373
376 ite 1 116 375 368
377 not 1 376
378 and 1 327 377
379 state 1
380 state 1
381 slice 108 208 23 16
382 slice 108 359 23 16
383 eq 1 381 382
384 ite 1 333 383 380
385 state 1
386 ite 1 106 385 384
387 ite 1 116 386 379
388 not 1 387
389 and 1 340 388
390 state 1
391 state 1
392 slice 108 208 31 24
393 slice 108 359 31 24
394 eq 1 392 393
395 ite 1 346 394 391
396 state 1
397 ite 1 106 396 395
398 ite 1 116 397 390
399 not 1 398
400 and 1 353 399
401 state 1
402 state 1
403 slice 1 104 0 0
404 ite 1 403 306 402
405 state 1
406 ite 1 106 405 404
407 ite 1 116 406 401
408 ite 1 403 5 6
409 ite 1 106 6 408
410 ite 1 116 409 6
411 not 1 407
412 and 1 410 411
413 state 1
414 state 1
415 slice 1 104 1 1
416 ite 1 415 319 414
417 state 1
418 ite 1 106 417 416
419 ite 1 116 418 413
420 ite 1 415 5 6
421 ite 1 106 6 420
422 ite 1 116 421 6
423 not 1 419
424 and 1 422 423
425 state 1
426 state 1
427 slice 1 104 2 2
428 ite 1 427 332 426
429 state 1
430 ite 1 106 429 428
431 ite 1 116 430 425
432 ite 1 427 5 6
433 ite 1 106 6 432
434 ite 1 116 433 6
435 not 1 431
436 and 1 434 435
437 state 1
438 state 1
439 slice 1 104 3 3
440 ite 1 439 345 438
441 state 1
442 ite 1 106 441 440
443 ite 1 116 442 437
444 ite 1 439 5 6
445 ite 1 106 6 444
446 ite 1 116 445 6
447 not 1 443
448 and 1 446 447
449 state 1
450 not 1 20
451 state 1
452 ite 1 106 451 450
453 ite 1 116 452 449
454 not 1 453
455 and 1 204 454
456 state 1
457 state 1 wrapper.uut.cpu.rvfi_valid
458 init 1 457 6
459 and 1 115 457
460 slice 209 32 14 12
461 redor 1 460
462 not 1 461
463 and 1 459 462
464 sort bitvec 7
465 slice 464 32 6 0
466 const 23 11
467 uext 464 466 5
468 eq 1 465 467
469 and 1 463 468
470 ite 1 116 469 456
471 ite 1 116 5 6
472 not 1 471
473 or 1 470 472
474 constraint 473
475 state 1
476 state 1
477 not 1 476
478 ite 1 4 477 475
479 ite 1 4 5 6
480 not 1 479
481 or 1 478 480
482 constraint 481
483 state 1
484 state 1 wrapper.uut.cpu.state.ibus_cyc
485 not 1 4
486 and 1 484 485
487 ite 1 486 483 477
488 ite 1 486 6 5
489 not 1 488
490 or 1 487 489
491 constraint 490
492 state 1
493 state 1
494 not 1 493
495 ite 1 4 494 492
496 not 1 479
497 or 1 495 496
498 constraint 497
499 state 1
500 state 25 wrapper.uut.cpu.state.cnt_r
501 redor 1 500
502 not 1 501
503 state 1 wrapper.uut.cpu.state.init_done
504 and 1 502 503
505 state 34 wrapper.uut.cpu.decode.opcode
506 slice 1 505 2 2
507 not 1 506
508 slice 1 505 4 4
509 not 1 508
510 and 1 507 509
511 and 1 504 510
512 state 23 wrapper.uut.cpu.bufreg.lsb
513 slice 1 512 0 0
514 state 209 wrapper.uut.cpu.decode.funct3
515 slice 1 514 1 1
516 slice 1 514 0 0
517 or 1 515 516
518 and 1 513 517
519 slice 1 512 1 1
520 and 1 519 515
521 or 1 518 520
522 not 1 521
523 and 1 511 522
524 ite 1 523 499 494
525 ite 1 523 6 5
526 not 1 525
527 or 1 524 526
528 constraint 527
529 uext 1 194 0 _witness_.anyseq_auto_setundef_cc_533_execute_1918
530 uext 1 19 0 _witness_.anyseq_auto_setundef_cc_533_execute_1920
531 uext 1 18 0 _witness_.anyseq_auto_setundef_cc_533_execute_1922
532 uext 1 123 0 _witness_.anyseq_auto_setundef_cc_533_execute_1924
533 uext 1 122 0 _witness_.anyseq_auto_setundef_cc_533_execute_1926
534 uext 1 132 0 _witness_.anyseq_auto_setundef_cc_533_execute_1928
535 uext 1 131 0 _witness_.anyseq_auto_setundef_cc_533_execute_1930
536 uext 1 141 0 _witness_.anyseq_auto_setundef_cc_533_execute_1932
537 uext 1 140 0 _witness_.anyseq_auto_setundef_cc_533_execute_1934
538 uext 1 150 0 _witness_.anyseq_auto_setundef_cc_533_execute_1936
539 uext 1 157 0 _witness_.anyseq_auto_setundef_cc_533_execute_1938
540 uext 1 149 0 _witness_.anyseq_auto_setundef_cc_533_execute_1940
541 uext 1 166 0 _witness_.anyseq_auto_setundef_cc_533_execute_1942
542 uext 1 174 0 _witness_.anyseq_auto_setundef_cc_533_execute_1944
543 uext 1 165 0 _witness_.anyseq_auto_setundef_cc_533_execute_1946
544 uext 1 183 0 _witness_.anyseq_auto_setundef_cc_533_execute_1948
545 uext 1 186 0 _witness_.anyseq_auto_setundef_cc_533_execute_1950
546 uext 1 182 0 _witness_.anyseq_auto_setundef_cc_533_execute_1952
547 uext 1 200 0 _witness_.anyseq_auto_setundef_cc_533_execute_1954
548 uext 1 197 0 _witness_.anyseq_auto_setundef_cc_533_execute_1956
549 uext 1 269 0 _witness_.anyseq_auto_setundef_cc_533_execute_1958
550 uext 1 207 0 _witness_.anyseq_auto_setundef_cc_533_execute_1960
551 uext 1 281 0 _witness_.anyseq_auto_setundef_cc_533_execute_1962
552 uext 1 274 0 _witness_.anyseq_auto_setundef_cc_533_execute_1964
553 uext 1 287 0 _witness_.anyseq_auto_setundef_cc_533_execute_1966
554 uext 1 295 0 _witness_.anyseq_auto_setundef_cc_533_execute_1968
555 uext 1 286 0 _witness_.anyseq_auto_setundef_cc_533_execute_1970
556 uext 1 304 0 _witness_.anyseq_auto_setundef_cc_533_execute_1972
557 uext 1 309 0 _witness_.anyseq_auto_setundef_cc_533_execute_1974
558 uext 1 303 0 _witness_.anyseq_auto_setundef_cc_533_execute_1976
559 uext 1 357 0 _witness_.anyseq_auto_setundef_cc_533_execute_1978
560 uext 1 363 0 _witness_.anyseq_auto_setundef_cc_533_execute_1980
561 uext 1 356 0 _witness_.anyseq_auto_setundef_cc_533_execute_1982
562 uext 1 402 0 _witness_.anyseq_auto_setundef_cc_533_execute_1984
563 uext 1 405 0 _witness_.anyseq_auto_setundef_cc_533_execute_1986
564 uext 1 401 0 _witness_.anyseq_auto_setundef_cc_533_execute_1988
565 uext 1 318 0 _witness_.anyseq_auto_setundef_cc_533_execute_1990
566 uext 1 322 0 _witness_.anyseq_auto_setundef_cc_533_execute_1992
567 uext 1 317 0 _witness_.anyseq_auto_setundef_cc_533_execute_1994
568 uext 1 369 0 _witness_.anyseq_auto_setundef_cc_533_execute_1996
569 uext 1 374 0 _witness_.anyseq_auto_setundef_cc_533_execute_1998
570 uext 1 368 0 _witness_.anyseq_auto_setundef_cc_533_execute_2000
571 uext 1 414 0 _witness_.anyseq_auto_setundef_cc_533_execute_2002
572 uext 1 417 0 _witness_.anyseq_auto_setundef_cc_533_execute_2004
573 uext 1 413 0 _witness_.anyseq_auto_setundef_cc_533_execute_2006
574 uext 1 331 0 _witness_.anyseq_auto_setundef_cc_533_execute_2008
575 uext 1 335 0 _witness_.anyseq_auto_setundef_cc_533_execute_2010
576 uext 1 330 0 _witness_.anyseq_auto_setundef_cc_533_execute_2012
577 uext 1 380 0 _witness_.anyseq_auto_setundef_cc_533_execute_2014
578 uext 1 385 0 _witness_.anyseq_auto_setundef_cc_533_execute_2016
579 uext 1 379 0 _witness_.anyseq_auto_setundef_cc_533_execute_2018
580 uext 1 426 0 _witness_.anyseq_auto_setundef_cc_533_execute_2020
581 uext 1 429 0 _witness_.anyseq_auto_setundef_cc_533_execute_2022
582 uext 1 425 0 _witness_.anyseq_auto_setundef_cc_533_execute_2024
583 uext 1 344 0 _witness_.anyseq_auto_setundef_cc_533_execute_2026
584 uext 1 348 0 _witness_.anyseq_auto_setundef_cc_533_execute_2028
585 uext 1 343 0 _witness_.anyseq_auto_setundef_cc_533_execute_2030
586 uext 1 391 0 _witness_.anyseq_auto_setundef_cc_533_execute_2032
587 uext 1 396 0 _witness_.anyseq_auto_setundef_cc_533_execute_2034
588 uext 1 390 0 _witness_.anyseq_auto_setundef_cc_533_execute_2036
589 uext 1 438 0 _witness_.anyseq_auto_setundef_cc_533_execute_2038
590 uext 1 441 0 _witness_.anyseq_auto_setundef_cc_533_execute_2040
591 uext 1 437 0 _witness_.anyseq_auto_setundef_cc_533_execute_2042
592 uext 1 451 0 _witness_.anyseq_auto_setundef_cc_533_execute_2044
593 uext 1 449 0 _witness_.anyseq_auto_setundef_cc_533_execute_2046
594 uext 1 456 0 _witness_.anyseq_auto_setundef_cc_533_execute_2048
595 uext 1 492 0 _witness_.anyseq_auto_setundef_cc_533_execute_2050
596 uext 1 499 0 _witness_.anyseq_auto_setundef_cc_533_execute_2052
597 uext 1 475 0 _witness_.anyseq_auto_setundef_cc_533_execute_2054
598 uext 1 483 0 _witness_.anyseq_auto_setundef_cc_533_execute_2056
599 state 1
600 uext 1 599 0 _witness_.anyseq_auto_setundef_cc_533_execute_2058
601 state 23
602 uext 23 601 0 _witness_.anyseq_auto_setundef_cc_533_execute_2060
603 state 219
604 uext 219 603 0 _witness_.anyseq_auto_setundef_cc_533_execute_2062
605 state 23
606 uext 23 605 0 _witness_.anyseq_auto_setundef_cc_533_execute_2064
607 uext 1 2 0 checker_inst.check ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.22-16.27
608 uext 1 3 0 checker_inst.clock ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.8-16.13
609 uext 1 6 0 checker_inst.halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:28.50-28.54
610 uext 22 32 0 checker_inst.insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:26.34-26.38
611 uext 1 5 0 checker_inst.insn_pma_x ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.8-97.18
612 uext 22 98 0 checker_inst.insn_spec.addr ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:45.17-45.21|rvfi_insn_check.sv:71.16-95.4
613 uext 209 460 0 checker_inst.insn_spec.insn_funct3 ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:32.14-32.25|rvfi_insn_check.sv:71.16-95.4
614 uext 22 97 0 checker_inst.insn_spec.insn_imm ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:30.17-30.25|rvfi_insn_check.sv:71.16-95.4
615 uext 464 465 0 checker_inst.insn_spec.insn_opcode ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:34.14-34.25|rvfi_insn_check.sv:71.16-95.4
616 uext 22 30 0 checker_inst.insn_spec.insn_padding ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:29.17-29.29|rvfi_insn_check.sv:71.16-95.4
617 uext 34 198 0 checker_inst.insn_spec.insn_rd ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:33.14-33.21|rvfi_insn_check.sv:71.16-95.4
618 uext 34 35 0 checker_inst.insn_spec.insn_rs1 ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:31.14-31.22|rvfi_insn_check.sv:71.16-95.4
619 uext 1 5 0 checker_inst.insn_spec.misa_ok ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:40.8-40.15|rvfi_insn_check.sv:71.16-95.4
620 uext 108 214 0 checker_inst.insn_spec.result ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:46.14-46.20|rvfi_insn_check.sv:71.16-95.4
621 uext 22 32 0 checker_inst.insn_spec.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:5.25-5.34|rvfi_insn_check.sv:71.16-95.4
622 uext 22 208 0 checker_inst.insn_spec.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:9.25-9.39|rvfi_insn_check.sv:71.16-95.4
623 uext 22 275 0 checker_inst.insn_spec.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:6.25-6.38|rvfi_insn_check.sv:71.16-95.4
624 uext 22 37 0 checker_inst.insn_spec.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:7.25-7.39|rvfi_insn_check.sv:71.16-95.4
625 uext 22 30 0 checker_inst.insn_spec.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:8.25-8.39|rvfi_insn_check.sv:71.16-95.4
626 uext 1 459 0 checker_inst.insn_spec.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:4.41-4.51|rvfi_insn_check.sv:71.16-95.4
627 uext 22 101 0 checker_inst.insn_spec.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:22.25-22.38|rvfi_insn_check.sv:71.16-95.4
628 uext 25 104 0 checker_inst.insn_spec.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:23.25-23.39|rvfi_insn_check.sv:71.16-95.4
629 uext 22 30 0 checker_inst.insn_spec.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:25.25-25.39|rvfi_insn_check.sv:71.16-95.4
630 uext 25 290 0 checker_inst.insn_spec.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:24.25-24.39|rvfi_insn_check.sv:71.16-95.4
631 uext 22 278 0 checker_inst.insn_spec.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:21.25-21.38|rvfi_insn_check.sv:71.16-95.4
632 uext 34 198 0 checker_inst.insn_spec.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:19.41-19.53|rvfi_insn_check.sv:71.16-95.4
633 uext 22 267 0 checker_inst.insn_spec.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:20.25-20.38|rvfi_insn_check.sv:71.16-95.4
634 uext 34 35 0 checker_inst.insn_spec.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:17.41-17.54|rvfi_insn_check.sv:71.16-95.4
635 const 34 00000
636 uext 34 635 0 checker_inst.insn_spec.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:18.41-18.54|rvfi_insn_check.sv:71.16-95.4
637 uext 1 6 0 checker_inst.insn_spec.spec_trap ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:16.41-16.50|rvfi_insn_check.sv:71.16-95.4
638 uext 1 469 0 checker_inst.insn_spec.spec_valid ; rvfi_testbench.sv:40.18-59.3|insn_lb.v:15.41-15.51|rvfi_insn_check.sv:71.16-95.4
639 uext 1 6 0 checker_inst.intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:29.50-29.54
640 uext 1 106 0 checker_inst.mem_access_fault ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:126.8-126.24
641 uext 22 288 0 checker_inst.mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:39.34-39.42
642 uext 1 5 0 checker_inst.mem_pma_r ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.20-97.29
643 uext 1 5 0 checker_inst.mem_pma_w ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.31-97.40
644 uext 22 208 0 checker_inst.mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:42.34-42.43
645 uext 25 305 0 checker_inst.mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:40.34-40.43
646 uext 22 359 0 checker_inst.mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:43.34-43.43
647 uext 25 142 0 checker_inst.mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:41.34-41.43
648 uext 22 275 0 checker_inst.pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:36.34-36.42
649 uext 22 279 0 checker_inst.pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:37.34-37.42
650 uext 34 124 0 checker_inst.rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:34.50-34.57
651 uext 22 133 0 checker_inst.rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:35.34-35.42
652 uext 1 114 0 checker_inst.reset ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.15-16.20
653 uext 34 153 0 checker_inst.rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:30.50-30.58
654 uext 22 31 0 checker_inst.rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:32.34-32.43
655 uext 22 37 0 checker_inst.rs1_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:68.34-68.51
656 uext 34 170 0 checker_inst.rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:31.50-31.58
657 uext 22 167 0 checker_inst.rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:33.34-33.43
658 uext 22 30 0 checker_inst.rs2_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:69.34-69.51
659 uext 1 6 0 checker_inst.rvfi_halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.270-17.279
660 uext 22 32 0 checker_inst.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.150-17.159
661 uext 1 6 0 checker_inst.rvfi_intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.330-17.339
662 uext 23 24 0 checker_inst.rvfi_ixl ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.450-17.458
663 uext 22 288 0 checker_inst.rvfi_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.894-17.907
664 uext 22 208 0 checker_inst.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1026-17.1040
665 uext 25 305 0 checker_inst.rvfi_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.938-17.952
666 uext 22 359 0 checker_inst.rvfi_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1070-17.1084
667 uext 25 142 0 checker_inst.rvfi_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.982-17.996
668 uext 23 466 0 checker_inst.rvfi_mode ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.390-17.399
669 sort bitvec 64
670 const 669 0000000000000000000000000000000000000000000000000000000000000000
671 state 669 wrapper.uut.cpu.rvfi_order
672 init 669 671 670
673 uext 669 671 0 checker_inst.rvfi_order ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.106-17.116
674 uext 22 275 0 checker_inst.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.806-17.819
675 uext 22 279 0 checker_inst.rvfi_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.850-17.863
676 uext 34 124 0 checker_inst.rvfi_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.718-17.730
677 uext 22 133 0 checker_inst.rvfi_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.762-17.775
678 uext 34 153 0 checker_inst.rvfi_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.510-17.523
679 uext 22 31 0 checker_inst.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.614-17.628
680 uext 34 170 0 checker_inst.rvfi_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.570-17.583
681 uext 22 167 0 checker_inst.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.658-17.672
682 uext 1 20 0 checker_inst.rvfi_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.210-17.219
683 uext 1 457 0 checker_inst.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.46-17.56
684 uext 22 101 0 checker_inst.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:63.34-63.47
685 uext 25 104 0 checker_inst.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:64.34-64.48
686 uext 22 30 0 checker_inst.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:66.34-66.48
687 uext 25 290 0 checker_inst.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:65.34-65.48
688 uext 22 278 0 checker_inst.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:62.34-62.47
689 uext 34 198 0 checker_inst.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:60.50-60.62
690 uext 22 267 0 checker_inst.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:61.34-61.47
691 uext 34 35 0 checker_inst.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:58.50-58.63
692 uext 34 635 0 checker_inst.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:59.50-59.63
693 uext 1 6 0 checker_inst.spec_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:57.50-57.59
694 uext 1 469 0 checker_inst.spec_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:56.50-56.60
695 uext 1 20 0 checker_inst.trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:27.50-27.54
696 uext 1 459 0 checker_inst.valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:25.19-25.24
697 uext 108 112 0 cycle ; rvfi_testbench.sv:34.13-34.18
698 uext 1 6 0 rvfi_halt ; rvfi_testbench.sv:26.320-26.329
699 uext 22 32 0 rvfi_insn ; rvfi_testbench.sv:26.180-26.189
700 uext 1 6 0 rvfi_intr ; rvfi_testbench.sv:26.390-26.399
701 uext 23 24 0 rvfi_ixl ; rvfi_testbench.sv:26.530-26.538
702 uext 22 288 0 rvfi_mem_addr ; rvfi_testbench.sv:26.1064-26.1077
703 uext 22 208 0 rvfi_mem_rdata ; rvfi_testbench.sv:26.1226-26.1240
704 uext 25 305 0 rvfi_mem_rmask ; rvfi_testbench.sv:26.1118-26.1132
705 uext 22 359 0 rvfi_mem_wdata ; rvfi_testbench.sv:26.1280-26.1294
706 uext 25 142 0 rvfi_mem_wmask ; rvfi_testbench.sv:26.1172-26.1186
707 uext 23 466 0 rvfi_mode ; rvfi_testbench.sv:26.460-26.469
708 uext 669 671 0 rvfi_order ; rvfi_testbench.sv:26.126-26.136
709 uext 22 275 0 rvfi_pc_rdata ; rvfi_testbench.sv:26.956-26.969
710 uext 22 279 0 rvfi_pc_wdata ; rvfi_testbench.sv:26.1010-26.1023
711 uext 34 124 0 rvfi_rd_addr ; rvfi_testbench.sv:26.848-26.860
712 uext 22 133 0 rvfi_rd_wdata ; rvfi_testbench.sv:26.902-26.915
713 uext 34 153 0 rvfi_rs1_addr ; rvfi_testbench.sv:26.600-26.613
714 uext 22 31 0 rvfi_rs1_rdata ; rvfi_testbench.sv:26.724-26.738
715 uext 34 170 0 rvfi_rs2_addr ; rvfi_testbench.sv:26.670-26.683
716 uext 22 167 0 rvfi_rs2_rdata ; rvfi_testbench.sv:26.778-26.792
717 uext 1 20 0 rvfi_trap ; rvfi_testbench.sv:26.250-26.259
718 uext 1 457 0 rvfi_valid ; rvfi_testbench.sv:26.56-26.66
719 uext 1 3 0 wrapper.clock ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:2.8-2.13
720 uext 1 493 0 wrapper.dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:19.30-19.38
721 state 91 wrapper.uut.cpu.bufreg.data
722 concat 22 721 99
723 uext 22 722 0 wrapper.dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:13.30-13.38
724 uext 1 523 0 wrapper.dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:17.30-17.38
725 state 22 wrapper.uut.cpu.bufreg2.dat
726 uext 22 725 0 wrapper.dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:14.30-14.38
727 state 22
728 uext 22 727 0 wrapper.dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:18.30-18.38
729 redor 1 512
730 not 1 729
731 uext 23 5 1
732 eq 1 512 731
733 or 1 732 515
734 not 1 519
735 and 1 516 734
736 or 1 733 735
737 const 23 10
738 eq 1 512 737
739 or 1 738 515
740 eq 1 512 466
741 or 1 740 515
742 and 1 516 519
743 or 1 741 742
744 concat 23 736 730
745 concat 209 739 744
746 concat 25 743 745
747 uext 25 746 0 wrapper.dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:15.30-15.38
748 slice 1 505 3 3
749 uext 1 748 0 wrapper.dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:16.30-16.37
750 uext 1 476 0 wrapper.ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:10.30-10.38
751 uext 22 279 0 wrapper.ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:7.30-7.38
752 uext 1 486 0 wrapper.ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:8.30-8.38
753 state 22
754 uext 22 753 0 wrapper.ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:9.30-9.38
755 uext 1 4 0 wrapper.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:3.8-3.13
756 uext 1 6 0 wrapper.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.275-4.284
757 uext 22 32 0 wrapper.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.153-4.162
758 uext 1 6 0 wrapper.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.336-4.345
759 uext 23 24 0 wrapper.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.458-4.466
760 uext 22 288 0 wrapper.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.911-4.924
761 uext 22 208 0 wrapper.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1046-4.1060
762 uext 25 305 0 wrapper.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.956-4.970
763 uext 22 359 0 wrapper.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1091-4.1105
764 uext 25 142 0 wrapper.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1001-4.1015
765 uext 23 466 0 wrapper.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.397-4.406
766 uext 669 671 0 wrapper.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.108-4.118
767 uext 22 275 0 wrapper.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.821-4.834
768 uext 22 279 0 wrapper.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.866-4.879
769 uext 34 124 0 wrapper.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.731-4.743
770 uext 22 133 0 wrapper.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.776-4.789
771 uext 34 153 0 wrapper.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.519-4.532
772 uext 22 31 0 wrapper.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.625-4.639
773 uext 34 170 0 wrapper.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.580-4.593
774 uext 22 167 0 wrapper.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.670-4.684
775 uext 1 20 0 wrapper.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.214-4.223
776 uext 1 457 0 wrapper.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.47-4.57
777 uext 1 3 0 wrapper.uut.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:34.22-34.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
778 state 34 wrapper.uut.cpu.immdec.imm24_20
779 slice 1 778 0 0
780 state 34 wrapper.uut.cpu.immdec.imm11_7
781 slice 1 780 0 0
782 slice 25 505 3 0
783 const 25 1000
784 eq 1 782 783
785 ite 1 784 781 779
786 state 1 wrapper.uut.cpu.immdec.imm31
787 and 1 508 506
788 slice 1 514 2 2
789 and 1 787 788
790 not 1 789
791 and 1 786 790
792 state 209 wrapper.uut.cpu.state.o_cnt
793 const 209 111
794 eq 1 792 793
795 slice 1 500 3 3
796 and 1 794 795
797 ite 1 796 791 785
798 state 1 wrapper.uut.rf_ram_if.rdata1
799 state 23 wrapper.uut.rf_ram.rdata
800 state 1 wrapper.uut.rf_ram.regzero
801 concat 23 800 800
802 not 23 801
803 and 23 799 802
804 slice 1 803 0 0
805 state 1 wrapper.uut.rf_ram_if.rtrig1
806 ite 1 805 804 798
807 ite 1 748 806 797
808 state 1 wrapper.uut.cpu.decode.imm30
809 and 1 748 808
810 or 1 517 809
811 or 1 810 508
812 xor 1 807 811
813 uext 1 812 0 wrapper.uut.cpu.alu.add_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:37.15-37.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
814 state 23 wrapper.uut.rf_ram_if.rdata0
815 slice 1 814 0 0
816 uext 23 815 1
817 uext 23 812 1
818 add 23 816 817
819 state 1 wrapper.uut.cpu.alu.add_cy_r
820 uext 23 819 1
821 add 23 818 820
822 slice 1 821 1 1
823 uext 1 822 0 wrapper.uut.cpu.alu.add_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:30.16-30.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
824 uext 1 3 0 wrapper.uut.cpu.alu.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:8.20-8.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
825 state 1 wrapper.uut.cpu.alu.cmp_r
826 slice 23 514 1 0
827 uext 23 826 0 wrapper.uut.cpu.alu.i_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:15.21-15.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
828 not 1 515
829 and 1 516 828
830 slice 1 505 0 0
831 not 1 830
832 and 1 829 831
833 and 1 832 509
834 or 1 507 833
835 not 1 788
836 and 1 515 835
837 and 1 836 831
838 and 1 837 509
839 or 1 834 838
840 state 1 wrapper.uut.cpu.gen_csr.csr.o_new_irq
841 not 1 840
842 and 1 839 841
843 not 1 503
844 and 1 842 843
845 state 1 wrapper.uut.cpu.decode.op21
846 not 1 845
847 and 1 787 846
848 redor 1 514
849 not 1 848
850 and 1 847 849
851 or 1 840 850
852 state 1 wrapper.uut.cpu.state.gen_csr.misalign_trap_sync_r
853 or 1 851 852
854 or 1 853 508
855 and 1 854 839
856 or 1 844 855
857 and 1 501 856
858 and 1 506 828
859 state 1 wrapper.uut.cpu.state.stage_two_req
860 not 1 859
861 and 1 858 860
862 slice 1 725 5 5
863 or 1 788 862
864 and 1 861 863
865 and 1 864 503
866 or 1 857 865
867 and 1 513 866
868 uext 1 867 0 wrapper.uut.cpu.alu.i_buf ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:22.22-22.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
869 slice 23 514 2 1
870 redor 1 869
871 not 1 870
872 uext 1 871 0 wrapper.uut.cpu.alu.i_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:16.20-16.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
873 and 1 516 515
874 and 1 515 788
875 or 1 873 874
876 not 1 875
877 uext 1 876 0 wrapper.uut.cpu.alu.i_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:17.20-17.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
878 redor 1 792
879 not 1 878
880 slice 1 500 0 0
881 and 1 879 880
882 uext 1 881 0 wrapper.uut.cpu.alu.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:11.20-11.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
883 uext 1 501 0 wrapper.uut.cpu.alu.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:10.20-10.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
884 uext 1 807 0 wrapper.uut.cpu.alu.i_op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:21.22-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
885 redor 1 514
886 not 1 885
887 uext 23 5 1
888 eq 1 869 887
889 concat 23 888 886
890 slice 1 514 2 2
891 concat 209 890 889
892 uext 209 891 0 wrapper.uut.cpu.alu.i_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:18.21-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
893 uext 1 815 0 wrapper.uut.cpu.alu.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:20.22-20.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
894 uext 1 811 0 wrapper.uut.cpu.alu.i_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:14.20-14.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
895 and 1 815 876
896 and 1 807 876
897 not 1 896
898 add 1 895 897
899 add 1 898 822
900 slice 1 821 0 0
901 not 1 900
902 or 1 825 881
903 and 1 901 902
904 ite 1 871 903 899
905 uext 1 904 0 wrapper.uut.cpu.alu.o_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:12.21-12.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
906 and 1 886 900
907 or 1 867 906
908 and 1 825 881
909 and 1 888 908
910 or 1 907 909
911 xor 1 815 807
912 not 1 516
913 and 1 911 912
914 and 1 515 807
915 and 1 914 815
916 or 1 913 915
917 and 1 788 916
918 or 1 910 917
919 uext 1 918 0 wrapper.uut.cpu.alu.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:23.22-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
920 uext 1 896 0 wrapper.uut.cpu.alu.op_b_sx ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:35.9-35.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
921 uext 1 900 0 wrapper.uut.cpu.alu.result_add ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:25.16-25.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
922 uext 1 916 0 wrapper.uut.cpu.alu.result_bool ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:59.15-59.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
923 uext 1 903 0 wrapper.uut.cpu.alu.result_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:43.9-43.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
924 uext 1 899 0 wrapper.uut.cpu.alu.result_lt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:41.9-41.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
925 uext 1 908 0 wrapper.uut.cpu.alu.result_slt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:26.16-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
926 uext 1 895 0 wrapper.uut.cpu.alu.rs1_sx ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:34.9-34.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
927 uext 23 826 0 wrapper.uut.cpu.alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:134.17-134.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
928 uext 1 904 0 wrapper.uut.cpu.alu_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:137.18-137.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
929 uext 1 871 0 wrapper.uut.cpu.alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:135.18-135.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
930 uext 1 876 0 wrapper.uut.cpu.alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:136.18-136.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
931 uext 1 918 0 wrapper.uut.cpu.alu_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:96.18-96.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
932 uext 209 891 0 wrapper.uut.cpu.alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:138.18-138.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
933 uext 1 811 0 wrapper.uut.cpu.alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:133.18-133.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
934 slice 209 505 2 0
935 redor 1 934
936 not 1 935
937 slice 23 505 1 0
938 eq 1 937 466
939 or 1 936 938
940 state 1 wrapper.uut.cpu.decode.op20
941 and 1 787 940
942 or 1 939 941
943 slice 23 505 4 3
944 redor 1 943
945 not 1 944
946 or 1 942 945
947 slice 1 279 0 0
948 and 1 946 947
949 uext 23 948 1
950 slice 1 792 2 2
951 slice 23 792 1 0
952 eq 1 951 466
953 or 1 950 952
954 and 1 797 953
955 not 1 508
956 and 1 955 506
957 and 1 956 830
958 ite 1 957 954 867
959 uext 23 958 1
960 add 23 949 959
961 state 1 wrapper.uut.cpu.ctrl.pc_plus_offset_cy_r
962 uext 23 961 1
963 add 23 960 962
964 slice 1 963 0 0
965 not 1 881
966 and 1 964 965
967 uext 1 966 0 wrapper.uut.cpu.bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:157.11-157.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
968 uext 1 516 0 wrapper.uut.cpu.bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:81.11-81.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
969 uext 1 508 0 wrapper.uut.cpu.branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:86.11-86.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
970 slice 1 505 1 1
971 not 1 970
972 and 1 971 830
973 or 1 955 972
974 and 1 815 973
975 uext 23 974 1
976 not 1 506
977 and 1 797 976
978 redor 1 937
979 not 1 978
980 or 1 979 938
981 and 1 508 980
982 and 1 881 981
983 not 1 982
984 and 1 977 983
985 uext 23 984 1
986 add 23 975 985
987 state 1 wrapper.uut.cpu.bufreg.c_r
988 uext 23 987 1
989 add 23 986 988
990 slice 1 989 1 1
991 uext 1 990 0 wrapper.uut.cpu.bufreg.c ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:26.16-26.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
992 uext 1 982 0 wrapper.uut.cpu.bufreg.clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:31.16-31.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
993 uext 1 3 0 wrapper.uut.cpu.bufreg.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:4.22-4.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
994 uext 1 981 0 wrapper.uut.cpu.bufreg.i_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:15.22-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
995 uext 1 881 0 wrapper.uut.cpu.bufreg.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:6.22-6.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
996 slice 1 500 1 1
997 and 1 879 996
998 uext 1 997 0 wrapper.uut.cpu.bufreg.i_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:7.22-7.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
999 uext 1 866 0 wrapper.uut.cpu.bufreg.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:8.22-8.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1000 uext 1 797 0 wrapper.uut.cpu.bufreg.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:19.22-19.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1001 uext 1 976 0 wrapper.uut.cpu.bufreg.i_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:14.22-14.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1002 uext 1 844 0 wrapper.uut.cpu.bufreg.i_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:9.22-9.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1003 uext 1 6 0 wrapper.uut.cpu.bufreg.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:10.25-10.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1004 uext 1 815 0 wrapper.uut.cpu.bufreg.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:18.22-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1005 uext 1 973 0 wrapper.uut.cpu.bufreg.i_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:13.22-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1006 uext 1 808 0 wrapper.uut.cpu.bufreg.i_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:16.22-16.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1007 uext 22 722 0 wrapper.uut.cpu.bufreg.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:22.23-22.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1008 concat 22 721 512
1009 uext 22 1008 0 wrapper.uut.cpu.bufreg.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:24.23-24.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1010 uext 23 512 0 wrapper.uut.cpu.bufreg.o_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:11.25-11.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1011 uext 1 867 0 wrapper.uut.cpu.bufreg.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:20.23-20.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1012 slice 1 989 0 0
1013 uext 1 1012 0 wrapper.uut.cpu.bufreg.q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:26.19-26.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1014 not 1 513
1015 and 1 1014 734
1016 slice 1 792 1 1
1017 not 1 1016
1018 not 1 950
1019 and 1 1017 1018
1020 or 1 1015 1019
1021 and 1 1018 734
1022 or 1 1020 1021
1023 and 1 1018 1014
1024 or 1 1022 1023
1025 and 1 1017 734
1026 or 1 1024 1025
1027 and 1 501 1026
1028 or 1 858 1027
1029 uext 1 1028 0 wrapper.uut.cpu.bufreg2.dat_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:29.11-29.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1030 sort bitvec 6
1031 slice 1 725 6 6
1032 and 1 858 796
1033 not 1 1032
1034 and 1 1031 1033
1035 slice 34 725 5 1
1036 concat 1030 1034 1035
1037 slice 1030 725 5 0
1038 uext 1030 5 5
1039 sub 1030 1037 1038
1040 not 1 844
1041 and 1 858 1040
1042 ite 1030 1041 1039 1036
1043 uext 1030 1042 0 wrapper.uut.cpu.bufreg2.dat_shamt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:43.15-43.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1044 uext 1 1026 0 wrapper.uut.cpu.bufreg2.i_byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:9.22-9.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1045 uext 1 3 0 wrapper.uut.cpu.bufreg2.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:3.22-3.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1046 uext 1 796 0 wrapper.uut.cpu.bufreg2.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:7.22-7.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1047 uext 22 727 0 wrapper.uut.cpu.bufreg2.i_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:23.23-23.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1048 uext 1 501 0 wrapper.uut.cpu.bufreg2.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:5.22-5.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1049 uext 1 797 0 wrapper.uut.cpu.bufreg2.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:17.22-17.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1050 uext 1 844 0 wrapper.uut.cpu.bufreg2.i_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:6.22-6.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1051 uext 1 493 0 wrapper.uut.cpu.bufreg2.i_load ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:22.22-22.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1052 uext 23 512 0 wrapper.uut.cpu.bufreg2.i_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:8.23-8.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1053 uext 1 748 0 wrapper.uut.cpu.bufreg2.i_op_b_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:13.22-13.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1054 uext 1 806 0 wrapper.uut.cpu.bufreg2.i_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:16.22-16.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1055 uext 1 858 0 wrapper.uut.cpu.bufreg2.i_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1056 uext 22 725 0 wrapper.uut.cpu.bufreg2.o_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:21.23-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1057 uext 1 807 0 wrapper.uut.cpu.bufreg2.o_op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:18.23-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1058 slice 1 725 24 24
1059 and 1 740 1058
1060 slice 1 725 16 16
1061 and 1 738 1060
1062 or 1 1059 1061
1063 slice 1 725 8 8
1064 and 1 732 1063
1065 or 1 1062 1064
1066 slice 1 725 0 0
1067 and 1 730 1066
1068 or 1 1065 1067
1069 uext 1 1068 0 wrapper.uut.cpu.bufreg2.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:19.23-19.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1070 slice 1 1042 5 5
1071 uext 1 1070 0 wrapper.uut.cpu.bufreg2.o_sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:10.23-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1072 uext 1 862 0 wrapper.uut.cpu.bufreg2.o_sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:11.23-11.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1073 uext 1 1068 0 wrapper.uut.cpu.bufreg2_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:129.11-129.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1074 uext 1 981 0 wrapper.uut.cpu.bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:127.11-127.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1075 uext 1 866 0 wrapper.uut.cpu.bufreg_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:123.11-123.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1076 uext 1 976 0 wrapper.uut.cpu.bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:126.11-126.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1077 uext 1 867 0 wrapper.uut.cpu.bufreg_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:128.11-128.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1078 uext 1 973 0 wrapper.uut.cpu.bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:125.11-125.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1079 uext 1 808 0 wrapper.uut.cpu.bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:124.18-124.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1080 uext 1 1026 0 wrapper.uut.cpu.byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:153.11-153.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1081 uext 1 3 0 wrapper.uut.cpu.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:12.23-12.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1082 uext 1 881 0 wrapper.uut.cpu.cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:115.18-115.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1083 uext 1 879 0 wrapper.uut.cpu.cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:113.11-113.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1084 uext 1 997 0 wrapper.uut.cpu.cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:116.18-116.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1085 uext 1 953 0 wrapper.uut.cpu.cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:114.11-114.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1086 slice 1 500 2 2
1087 and 1 879 1086
1088 uext 1 1087 0 wrapper.uut.cpu.cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:117.18-117.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1089 and 1 879 795
1090 uext 1 1089 0 wrapper.uut.cpu.cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:118.18-118.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1091 uext 1 796 0 wrapper.uut.cpu.cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:121.11-121.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1092 uext 1 501 0 wrapper.uut.cpu.cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:112.18-112.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1093 state 1 wrapper.uut.cpu.decode.op26
1094 not 1 1093
1095 or 1 1094 845
1096 and 1 1093 940
1097 concat 23 1096 1095
1098 uext 23 1097 0 wrapper.uut.cpu.csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:166.17-166.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1099 uext 1 788 0 wrapper.uut.cpu.csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:164.11-164.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1100 and 1 787 848
1101 and 1 1093 846
1102 or 1 940 1101
1103 and 1 1100 1102
1104 uext 1 1103 0 wrapper.uut.cpu.csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:165.11-165.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1105 state 216 wrapper.uut.cpu.immdec.imm19_12_20
1106 slice 1 1105 4 4
1107 uext 1 1106 0 wrapper.uut.cpu.csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:163.11-163.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1108 uext 1 789 0 wrapper.uut.cpu.csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:168.11-168.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1109 and 1 1100 1094
1110 state 1 wrapper.uut.cpu.decode.op22
1111 not 1 1110
1112 and 1 1109 1111
1113 state 1 wrapper.uut.cpu.gen_csr.csr.mstatus_mie
1114 and 1 1112 1113
1115 and 1 1114 1089
1116 and 1 806 1103
1117 or 1 1115 1116
1118 and 1 1100 845
1119 not 1 940
1120 and 1 1118 1119
1121 and 1 1120 501
1122 state 1 wrapper.uut.cpu.gen_csr.csr.mcause31
1123 ite 1 796 1122 6
1124 state 25 wrapper.uut.cpu.gen_csr.csr.mcause3_0
1125 slice 1 1124 0 0
1126 ite 1 879 1125 1123
1127 and 1 1121 1126
1128 or 1 1117 1127
1129 redor 1 826
1130 not 1 1129
1131 ite 1 1130 1128 599
1132 ite 1 788 1106 815
1133 not 1 1132
1134 and 1 1128 1133
1135 eq 1 826 466
1136 ite 1 1135 1134 1131
1137 or 1 1128 1132
1138 eq 1 826 737
1139 ite 1 1138 1137 1136
1140 uext 23 5 1
1141 eq 1 826 1140
1142 ite 1 1141 1132 1139
1143 uext 1 1142 0 wrapper.uut.cpu.csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:169.11-169.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1144 uext 1 1120 0 wrapper.uut.cpu.csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:161.11-161.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1145 uext 1 1112 0 wrapper.uut.cpu.csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:159.11-159.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1146 uext 1 806 0 wrapper.uut.cpu.csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:167.11-167.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1147 uext 1 1128 0 wrapper.uut.cpu.csr_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:98.18-98.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1148 uext 23 826 0 wrapper.uut.cpu.csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:162.16-162.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1149 uext 1 3 0 wrapper.uut.cpu.ctrl.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:7.21-7.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1150 uext 1 867 0 wrapper.uut.cpu.ctrl.i_buf ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:24.21-24.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1151 uext 1 881 0 wrapper.uut.cpu.ctrl.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:12.21-12.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1152 uext 1 997 0 wrapper.uut.cpu.ctrl.i_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:13.22-13.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1153 uext 1 953 0 wrapper.uut.cpu.ctrl.i_cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:11.21-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1154 uext 1 1087 0 wrapper.uut.cpu.ctrl.i_cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:14.21-14.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1155 uext 1 806 0 wrapper.uut.cpu.ctrl.i_csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:25.21-25.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1156 uext 1 797 0 wrapper.uut.cpu.ctrl.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:23.21-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1157 uext 1 6 0 wrapper.uut.cpu.ctrl.i_iscomp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:21.22-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1158 and 1 508 830
1159 uext 1 1158 0 wrapper.uut.cpu.ctrl.i_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:17.21-17.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1160 state 1 wrapper.uut.cpu.state.o_ctrl_jump
1161 uext 1 1160 0 wrapper.uut.cpu.ctrl.i_jump ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:16.21-16.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1162 and 1 501 1040
1163 uext 1 1162 0 wrapper.uut.cpu.ctrl.i_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:10.21-10.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1164 uext 1 946 0 wrapper.uut.cpu.ctrl.i_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:19.21-19.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1165 uext 1 4 0 wrapper.uut.cpu.ctrl.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:8.21-8.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1166 and 1 787 845
1167 and 1 1166 849
1168 or 1 853 1167
1169 uext 1 1168 0 wrapper.uut.cpu.ctrl.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:20.21-20.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1170 uext 1 957 0 wrapper.uut.cpu.ctrl.i_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:18.21-18.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1171 uext 23 947 1
1172 uext 23 1087 1
1173 add 23 1171 1172
1174 state 1 wrapper.uut.cpu.ctrl.pc_plus_4_cy_r
1175 uext 23 1174 1
1176 add 23 1173 1175
1177 slice 1 1176 0 0
1178 ite 1 1160 966 1177
1179 and 1 806 965
1180 ite 1 1168 1179 1178
1181 uext 1 1180 0 wrapper.uut.cpu.ctrl.new_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:42.15-42.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1182 uext 1 966 0 wrapper.uut.cpu.ctrl.o_bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:27.22-27.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1183 and 1 957 966
1184 and 1 1177 1158
1185 or 1 1183 1184
1186 uext 1 1185 0 wrapper.uut.cpu.ctrl.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:26.22-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1187 uext 1 948 0 wrapper.uut.cpu.ctrl.offset_a ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:44.15-44.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1188 uext 1 958 0 wrapper.uut.cpu.ctrl.offset_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:45.15-45.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1189 uext 1 947 0 wrapper.uut.cpu.ctrl.pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:40.15-40.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1190 uext 1 1177 0 wrapper.uut.cpu.ctrl.pc_plus_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:31.15-31.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1191 slice 1 1176 1 1
1192 uext 1 1191 0 wrapper.uut.cpu.ctrl.pc_plus_4_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:32.15-32.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1193 uext 1 964 0 wrapper.uut.cpu.ctrl.pc_plus_offset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:34.15-34.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1194 uext 1 966 0 wrapper.uut.cpu.ctrl.pc_plus_offset_aligned ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:37.15-37.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1195 slice 1 963 1 1
1196 uext 1 1195 0 wrapper.uut.cpu.ctrl.pc_plus_offset_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:35.15-35.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1197 uext 1 1087 0 wrapper.uut.cpu.ctrl.plus_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:38.15-38.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1198 uext 1 1162 0 wrapper.uut.cpu.ctrl_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:101.18-101.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1199 uext 1 1185 0 wrapper.uut.cpu.ctrl_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:95.18-95.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1200 uext 1 493 0 wrapper.uut.cpu.dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:131.16-131.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1201 uext 1 510 0 wrapper.uut.cpu.dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:171.11-171.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1202 uext 22 727 0 wrapper.uut.cpu.dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:130.16-130.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1203 uext 1 3 0 wrapper.uut.cpu.decode.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:6.22-6.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1204 uext 23 826 0 wrapper.uut.cpu.decode.co_alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:208.15-208.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1205 uext 1 871 0 wrapper.uut.cpu.decode.co_alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:200.9-200.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1206 uext 1 876 0 wrapper.uut.cpu.decode.co_alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:202.9-202.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1207 uext 209 891 0 wrapper.uut.cpu.decode.co_alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:226.15-226.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1208 uext 1 811 0 wrapper.uut.cpu.decode.co_alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:161.9-161.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1209 uext 1 516 0 wrapper.uut.cpu.decode.co_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:130.9-130.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1210 uext 1 508 0 wrapper.uut.cpu.decode.co_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:83.9-83.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1211 uext 1 981 0 wrapper.uut.cpu.decode.co_bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:101.9-101.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1212 uext 1 976 0 wrapper.uut.cpu.decode.co_bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:96.9-96.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1213 uext 1 973 0 wrapper.uut.cpu.decode.co_bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:95.9-95.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1214 uext 1 808 0 wrapper.uut.cpu.decode.co_bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:149.9-149.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1215 uext 23 1097 0 wrapper.uut.cpu.decode.co_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:198.15-198.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1216 uext 1 788 0 wrapper.uut.cpu.decode.co_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:196.9-196.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1217 uext 1 1103 0 wrapper.uut.cpu.decode.co_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:190.9-190.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1218 uext 1 789 0 wrapper.uut.cpu.decode.co_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:197.9-197.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1219 uext 1 1120 0 wrapper.uut.cpu.decode.co_csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:193.9-193.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1220 uext 1 1112 0 wrapper.uut.cpu.decode.co_csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:191.9-191.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1221 uext 23 826 0 wrapper.uut.cpu.decode.co_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:195.15-195.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1222 uext 1 1158 0 wrapper.uut.cpu.decode.co_ctrl_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:109.9-109.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1223 uext 1 1167 0 wrapper.uut.cpu.decode.co_ctrl_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:142.9-142.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1224 uext 1 946 0 wrapper.uut.cpu.decode.co_ctrl_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:114.9-114.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1225 uext 1 957 0 wrapper.uut.cpu.decode.co_ctrl_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:108.9-108.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1226 uext 1 510 0 wrapper.uut.cpu.decode.co_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:84.9-84.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1227 uext 1 850 0 wrapper.uut.cpu.decode.co_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:145.9-145.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1228 uext 1 940 0 wrapper.uut.cpu.decode.co_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:137.9-137.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1229 uext 209 514 0 wrapper.uut.cpu.decode.co_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:89.15-89.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1230 slice 23 505 2 1
1231 redor 1 1230
1232 not 1 1231
1233 or 1 979 1232
1234 not 1 830
1235 and 1 508 1234
1236 concat 23 1233 784
1237 concat 209 1235 1236
1238 slice 1 505 4 4
1239 concat 25 1238 1237
1240 uext 25 1239 0 wrapper.uut.cpu.decode.co_immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:210.15-210.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1241 and 1 976 508
1242 and 1 1241 830
1243 or 1 506 1242
1244 not 1 748
1245 and 1 976 1244
1246 and 1 1245 1234
1247 or 1 1243 1246
1248 not 1 1247
1249 uext 23 5 1
1250 eq 1 1230 1249
1251 and 1 506 830
1252 or 1 1250 1251
1253 or 1 1252 789
1254 or 1 787 1244
1255 or 1 1254 830
1256 or 1 508 748
1257 or 1 1256 506
1258 or 1 1257 1234
1259 concat 23 1253 1248
1260 concat 209 1255 1259
1261 concat 25 1258 1260
1262 uext 25 1261 0 wrapper.uut.cpu.decode.co_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:220.15-220.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1263 uext 1 6 0 wrapper.uut.cpu.decode.co_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:76.9-76.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1264 uext 1 748 0 wrapper.uut.cpu.decode.co_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:204.9-204.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1265 uext 1 516 0 wrapper.uut.cpu.decode.co_mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:206.9-206.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1266 uext 1 835 0 wrapper.uut.cpu.decode.co_mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:205.9-205.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1267 uext 1 515 0 wrapper.uut.cpu.decode.co_mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:86.9-86.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1268 uext 1 508 0 wrapper.uut.cpu.decode.co_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:85.9-85.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1269 uext 1 748 0 wrapper.uut.cpu.decode.co_op_b_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:233.9-233.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1270 and 1 1234 506
1271 and 1 1270 955
1272 uext 1 1271 0 wrapper.uut.cpu.decode.co_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:87.9-87.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1273 uext 1 1100 0 wrapper.uut.cpu.decode.co_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:188.9-188.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1274 and 1 976 1234
1275 uext 1 1274 0 wrapper.uut.cpu.decode.co_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:88.9-88.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1276 uext 1 1247 0 wrapper.uut.cpu.decode.co_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:121.9-121.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1277 uext 1 788 0 wrapper.uut.cpu.decode.co_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:129.9-129.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1278 uext 1 858 0 wrapper.uut.cpu.decode.co_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:81.9-81.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1279 and 1 515 506
1280 or 1 508 1279
1281 and 1 808 506
1282 and 1 1281 748
1283 and 1 1282 835
1284 or 1 1280 1283
1285 uext 1 1284 0 wrapper.uut.cpu.decode.co_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:82.9-82.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1286 uext 1 839 0 wrapper.uut.cpu.decode.co_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:78.9-78.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1287 uext 1 1100 0 wrapper.uut.cpu.decode.csr_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:133.9-133.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1288 uext 1 1102 0 wrapper.uut.cpu.decode.csr_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:186.9-186.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1289 uext 1 476 0 wrapper.uut.cpu.decode.i_wb_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:9.22-9.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1290 slice 91 753 31 2
1291 uext 91 1290 0 wrapper.uut.cpu.decode.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:8.22-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1292 uext 23 826 0 wrapper.uut.cpu.decode.o_alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:38.21-38.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1293 uext 1 871 0 wrapper.uut.cpu.decode.o_alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:39.21-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1294 uext 1 876 0 wrapper.uut.cpu.decode.o_alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:40.21-40.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1295 uext 209 891 0 wrapper.uut.cpu.decode.o_alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:41.21-41.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1296 uext 1 811 0 wrapper.uut.cpu.decode.o_alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:37.21-37.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1297 uext 1 516 0 wrapper.uut.cpu.decode.o_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:12.21-12.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1298 uext 1 508 0 wrapper.uut.cpu.decode.o_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:16.21-16.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1299 uext 1 981 0 wrapper.uut.cpu.decode.o_bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:29.21-29.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1300 uext 1 976 0 wrapper.uut.cpu.decode.o_bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:28.21-28.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1301 uext 1 973 0 wrapper.uut.cpu.decode.o_bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:27.21-27.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1302 uext 1 808 0 wrapper.uut.cpu.decode.o_bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:30.21-30.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1303 uext 23 1097 0 wrapper.uut.cpu.decode.o_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:49.21-49.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1304 uext 1 788 0 wrapper.uut.cpu.decode.o_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:54.21-54.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1305 uext 1 1103 0 wrapper.uut.cpu.decode.o_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:48.21-48.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1306 uext 1 789 0 wrapper.uut.cpu.decode.o_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:55.21-55.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1307 uext 1 1120 0 wrapper.uut.cpu.decode.o_csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:52.21-52.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1308 uext 1 1112 0 wrapper.uut.cpu.decode.o_csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:50.21-50.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1309 uext 23 826 0 wrapper.uut.cpu.decode.o_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:53.21-53.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1310 uext 1 1158 0 wrapper.uut.cpu.decode.o_ctrl_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:32.21-32.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1311 uext 1 1167 0 wrapper.uut.cpu.decode.o_ctrl_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:35.21-35.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1312 uext 1 946 0 wrapper.uut.cpu.decode.o_ctrl_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:34.21-34.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1313 uext 1 957 0 wrapper.uut.cpu.decode.o_ctrl_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:33.21-33.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1314 uext 1 510 0 wrapper.uut.cpu.decode.o_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:21.21-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1315 uext 1 850 0 wrapper.uut.cpu.decode.o_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:14.21-14.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1316 uext 1 940 0 wrapper.uut.cpu.decode.o_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:15.21-15.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1317 uext 209 514 0 wrapper.uut.cpu.decode.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:25.21-25.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1318 uext 25 1239 0 wrapper.uut.cpu.decode.o_immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:58.21-58.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1319 uext 25 1261 0 wrapper.uut.cpu.decode.o_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:59.21-59.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1320 uext 1 6 0 wrapper.uut.cpu.decode.o_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:23.21-23.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1321 uext 1 748 0 wrapper.uut.cpu.decode.o_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:46.21-46.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1322 uext 1 516 0 wrapper.uut.cpu.decode.o_mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:45.21-45.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1323 uext 1 835 0 wrapper.uut.cpu.decode.o_mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:43.21-43.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1324 uext 1 515 0 wrapper.uut.cpu.decode.o_mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:44.21-44.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1325 uext 1 508 0 wrapper.uut.cpu.decode.o_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:56.21-56.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1326 uext 1 748 0 wrapper.uut.cpu.decode.o_op_b_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:60.21-60.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1327 uext 1 1271 0 wrapper.uut.cpu.decode.o_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:64.21-64.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1328 uext 1 1100 0 wrapper.uut.cpu.decode.o_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:63.21-63.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1329 uext 1 1274 0 wrapper.uut.cpu.decode.o_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:62.21-62.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1330 uext 1 1247 0 wrapper.uut.cpu.decode.o_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:19.21-19.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1331 uext 1 788 0 wrapper.uut.cpu.decode.o_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:11.21-11.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1332 uext 1 858 0 wrapper.uut.cpu.decode.o_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:17.21-17.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1333 uext 1 1284 0 wrapper.uut.cpu.decode.o_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:18.21-18.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1334 uext 1 839 0 wrapper.uut.cpu.decode.o_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:20.21-20.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1335 uext 1 850 0 wrapper.uut.cpu.e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:84.11-84.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1336 uext 1 940 0 wrapper.uut.cpu.ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:85.11-85.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1337 uext 1 1142 0 wrapper.uut.cpu.gen_csr.csr.csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:49.10-49.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1338 uext 1 1128 0 wrapper.uut.cpu.gen_csr.csr.csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:50.10-50.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1339 uext 1 1132 0 wrapper.uut.cpu.gen_csr.csr.d ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:54.10-54.11|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1340 uext 1 3 0 wrapper.uut.cpu.gen_csr.csr.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:5.20-5.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1341 uext 1 879 0 wrapper.uut.cpu.gen_csr.csr.i_cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:10.20-10.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1342 uext 1 1089 0 wrapper.uut.cpu.gen_csr.csr.i_cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:11.20-11.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1343 uext 1 796 0 wrapper.uut.cpu.gen_csr.csr.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:13.20-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1344 uext 1 788 0 wrapper.uut.cpu.gen_csr.csr.i_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:27.20-27.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1345 uext 1 1106 0 wrapper.uut.cpu.gen_csr.csr.i_csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:31.20-31.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1346 uext 23 826 0 wrapper.uut.cpu.gen_csr.csr.i_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:25.21-25.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1347 uext 1 850 0 wrapper.uut.cpu.gen_csr.csr.i_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:19.20-19.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1348 uext 1 940 0 wrapper.uut.cpu.gen_csr.csr.i_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:20.20-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1349 uext 1 501 0 wrapper.uut.cpu.gen_csr.csr.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:9.20-9.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1350 uext 1 1120 0 wrapper.uut.cpu.gen_csr.csr.i_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:24.20-24.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1351 uext 1 748 0 wrapper.uut.cpu.gen_csr.csr.i_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:21.20-21.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1352 uext 1 955 0 wrapper.uut.cpu.gen_csr.csr.i_mem_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:14.20-14.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1353 uext 1 1167 0 wrapper.uut.cpu.gen_csr.csr.i_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:26.20-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1354 uext 1 1112 0 wrapper.uut.cpu.gen_csr.csr.i_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:22.20-22.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1355 uext 1 6 0 wrapper.uut.cpu.gen_csr.csr.i_mtip ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:15.20-15.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1356 uext 1 1116 0 wrapper.uut.cpu.gen_csr.csr.i_rf_csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:29.20-29.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1357 uext 1 815 0 wrapper.uut.cpu.gen_csr.csr.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:32.20-32.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1358 uext 1 4 0 wrapper.uut.cpu.gen_csr.csr.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:6.20-6.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1359 uext 1 853 0 wrapper.uut.cpu.gen_csr.csr.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:16.20-16.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1360 uext 1 476 0 wrapper.uut.cpu.gen_csr.csr.i_trig_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:8.20-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1361 uext 1 1126 0 wrapper.uut.cpu.gen_csr.csr.mcause ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:47.10-47.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1362 state 1 wrapper.uut.cpu.gen_csr.csr.mstatus_mpie
1363 uext 1 1142 0 wrapper.uut.cpu.gen_csr.csr.o_csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:30.21-30.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1364 uext 1 1128 0 wrapper.uut.cpu.gen_csr.csr.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:33.21-33.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1365 uext 1 6 0 wrapper.uut.cpu.gen_csr.csr.timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:68.10-68.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1366 uext 1 493 0 wrapper.uut.cpu.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:63.23-63.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1367 uext 22 727 0 wrapper.uut.cpu.i_dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:62.29-62.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1368 uext 1 476 0 wrapper.uut.cpu.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:56.23-56.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1369 uext 22 753 0 wrapper.uut.cpu.i_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:55.29-55.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1370 uext 1 815 0 wrapper.uut.cpu.i_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:50.23-50.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1371 uext 1 806 0 wrapper.uut.cpu.i_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:51.23-51.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1372 state 1 wrapper.uut.rf_ram_if.rgnt
1373 not 1 852
1374 and 1 1373 502
1375 and 1 1374 503
1376 not 1 788
1377 or 1 1070 1376
1378 and 1 858 1377
1379 or 1 1378 493
1380 or 1 1379 1284
1381 and 1 1375 1380
1382 or 1 1372 1381
1383 uext 1 1382 0 wrapper.uut.cpu.i_rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:41.23-41.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1384 uext 1 4 0 wrapper.uut.cpu.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:13.23-13.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1385 uext 1 6 0 wrapper.uut.cpu.i_timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:14.23-14.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1386 uext 22 753 0 wrapper.uut.cpu.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:177.16-177.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1387 uext 1 797 0 wrapper.uut.cpu.imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:106.18-106.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1388 uext 1 3 0 wrapper.uut.cpu.immdec.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:5.21-5.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1389 uext 1 796 0 wrapper.uut.cpu.immdec.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:8.21-8.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1390 uext 1 501 0 wrapper.uut.cpu.immdec.i_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:7.21-7.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1391 uext 1 789 0 wrapper.uut.cpu.immdec.i_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:11.21-11.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1392 uext 25 1239 0 wrapper.uut.cpu.immdec.i_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:12.22-12.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1393 uext 25 1261 0 wrapper.uut.cpu.immdec.i_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:10.22-10.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1394 uext 1 476 0 wrapper.uut.cpu.immdec.i_wb_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:20.21-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1395 slice 77 753 31 7
1396 uext 77 1395 0 wrapper.uut.cpu.immdec.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:21.22-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1397 state 1030 wrapper.uut.cpu.immdec.imm30_25
1398 state 1 wrapper.uut.cpu.immdec.imm7
1399 uext 1 1106 0 wrapper.uut.cpu.immdec.o_csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:17.22-17.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1400 uext 1 797 0 wrapper.uut.cpu.immdec.o_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:18.22-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1401 uext 34 780 0 wrapper.uut.cpu.immdec.o_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:13.22-13.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1402 slice 34 1105 8 4
1403 uext 34 1402 0 wrapper.uut.cpu.immdec.o_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1404 uext 34 778 0 wrapper.uut.cpu.immdec.o_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:15.22-15.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1405 uext 1 791 0 wrapper.uut.cpu.immdec.signbit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:33.15-33.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1406 uext 25 1239 0 wrapper.uut.cpu.immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:77.17-77.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1407 uext 25 1261 0 wrapper.uut.cpu.immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:78.16-78.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1408 uext 1 844 0 wrapper.uut.cpu.init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:111.18-111.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1409 uext 1 6 0 wrapper.uut.cpu.iscomp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:109.18-109.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1410 uext 1 1158 0 wrapper.uut.cpu.jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:103.18-103.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1411 uext 1 1160 0 wrapper.uut.cpu.jump ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:102.18-102.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1412 uext 23 512 0 wrapper.uut.cpu.lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:175.17-175.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1413 uext 1 6 0 wrapper.uut.cpu.mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:90.11-90.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1414 slice 23 792 2 1
1415 uext 23 1414 0 wrapper.uut.cpu.mem_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:150.17-150.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1416 uext 1 516 0 wrapper.uut.cpu.mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:149.18-149.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1417 redor 1 1414
1418 not 1 1417
1419 or 1 515 1418
1420 and 1 516 1018
1421 or 1 1419 1420
1422 uext 1 1421 0 wrapper.uut.cpu.mem_if.dat_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:44.9-44.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1423 uext 1 1068 0 wrapper.uut.cpu.mem_if.i_bufreg2_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:22.21-22.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1424 uext 23 1414 0 wrapper.uut.cpu.mem_if.i_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:11.22-11.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1425 uext 1 3 0 wrapper.uut.cpu.mem_if.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:9.21-9.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1426 uext 1 516 0 wrapper.uut.cpu.mem_if.i_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:18.21-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1427 uext 23 512 0 wrapper.uut.cpu.mem_if.i_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:12.22-12.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1428 uext 1 6 0 wrapper.uut.cpu.mem_if.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:20.21-20.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1429 uext 1 835 0 wrapper.uut.cpu.mem_if.i_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:16.21-16.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1430 uext 1 515 0 wrapper.uut.cpu.mem_if.i_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:17.21-17.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1431 uext 1 1026 0 wrapper.uut.cpu.mem_if.o_byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:13.22-13.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1432 uext 1 521 0 wrapper.uut.cpu.mem_if.o_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1433 state 1 wrapper.uut.cpu.mem_if.signbit
1434 and 1 835 1433
1435 ite 1 1421 1068 1434
1436 uext 1 1435 0 wrapper.uut.cpu.mem_if.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:23.22-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1437 uext 25 746 0 wrapper.uut.cpu.mem_if.o_wb_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:25.22-25.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1438 uext 1 521 0 wrapper.uut.cpu.mem_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:155.11-155.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1439 uext 1 1435 0 wrapper.uut.cpu.mem_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:97.18-97.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1440 uext 1 835 0 wrapper.uut.cpu.mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:147.18-147.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1441 uext 1 515 0 wrapper.uut.cpu.mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:148.18-148.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1442 uext 1 1167 0 wrapper.uut.cpu.mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:105.11-105.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1443 uext 1 508 0 wrapper.uut.cpu.mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:99.11-99.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1444 uext 1 840 0 wrapper.uut.cpu.new_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:173.11-173.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1445 uext 22 722 0 wrapper.uut.cpu.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:57.30-57.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1446 uext 1 523 0 wrapper.uut.cpu.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:61.24-61.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1447 uext 22 725 0 wrapper.uut.cpu.o_dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:58.30-58.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1448 uext 25 746 0 wrapper.uut.cpu.o_dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:59.29-59.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1449 uext 1 748 0 wrapper.uut.cpu.o_dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:60.24-60.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1450 uext 209 514 0 wrapper.uut.cpu.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:65.23-65.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1451 uext 22 1008 0 wrapper.uut.cpu.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:68.23-68.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1452 uext 22 725 0 wrapper.uut.cpu.o_ext_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:69.23-69.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1453 uext 22 279 0 wrapper.uut.cpu.o_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:53.30-53.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1454 uext 1 486 0 wrapper.uut.cpu.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:54.24-54.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1455 uext 1 6 0 wrapper.uut.cpu.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:71.23-71.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1456 and 1 859 852
1457 or 1 476 1456
1458 uext 1 1457 0 wrapper.uut.cpu.o_rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:39.24-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1459 uext 1 1381 0 wrapper.uut.cpu.o_rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:40.24-40.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1460 slice 34 1105 8 4
1461 concat 1030 6 1460
1462 uext 1030 1461 0 wrapper.uut.cpu.o_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:48.31-48.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1463 uext 23 853 1
1464 concat 23 1167 6
1465 or 23 1463 1464
1466 concat 23 1103 1103
1467 and 23 1466 1097
1468 or 23 1465 1467
1469 or 1 1168 1103
1470 not 1 1469
1471 concat 23 1470 1470
1472 slice 23 778 1 0
1473 and 23 1471 1472
1474 or 23 1468 1473
1475 slice 209 778 4 2
1476 concat 23 1470 1470
1477 concat 209 1470 1476
1478 and 209 1475 1477
1479 concat 34 1478 1474
1480 concat 1030 1469 1479
1481 uext 1030 1480 0 wrapper.uut.cpu.o_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:49.31-49.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1482 and 1 918 1271
1483 or 1 1185 1482
1484 and 1 1128 1100
1485 or 1 1483 1484
1486 and 1 1435 1274
1487 or 1 1485 1486
1488 ite 1 508 966 867
1489 ite 1 853 1488 1487
1490 uext 1 1489 0 wrapper.uut.cpu.o_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:46.24-46.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1491 ite 1 853 947 1142
1492 uext 1 1491 0 wrapper.uut.cpu.o_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:47.24-47.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1493 and 1 1247 1040
1494 redor 1 780
1495 and 1 1493 1494
1496 or 1 853 1495
1497 and 1 501 1496
1498 uext 1 1497 0 wrapper.uut.cpu.o_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:44.24-44.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1499 or 1 853 1103
1500 and 1 501 1499
1501 uext 1 1500 0 wrapper.uut.cpu.o_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:45.24-45.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1502 concat 1030 6 780
1503 const 1030 100011
1504 ite 1030 853 1503 1502
1505 uext 1030 1504 0 wrapper.uut.cpu.o_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:42.31-42.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1506 ite 23 853 737 1097
1507 concat 1030 783 1506
1508 uext 1030 1507 0 wrapper.uut.cpu.o_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:43.31-43.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1509 uext 1 807 0 wrapper.uut.cpu.op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:144.18-144.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1510 uext 1 748 0 wrapper.uut.cpu.op_b_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:145.18-145.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1511 state 22 wrapper.uut.cpu.pc
1512 init 22 1511 30
1513 uext 1 946 0 wrapper.uut.cpu.pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:108.11-108.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1514 uext 34 780 0 wrapper.uut.cpu.rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:73.18-73.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1515 uext 1 1271 0 wrapper.uut.cpu.rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:92.11-92.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1516 uext 1 1100 0 wrapper.uut.cpu.rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:93.11-93.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1517 uext 1 1493 0 wrapper.uut.cpu.rd_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:142.18-142.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1518 uext 1 1274 0 wrapper.uut.cpu.rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:94.11-94.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1519 uext 1 1247 0 wrapper.uut.cpu.rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:89.11-89.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1520 uext 1 1116 0 wrapper.uut.cpu.rf_csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:170.11-170.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1521 uext 1 1488 0 wrapper.uut.cpu.rf_if.gen_csr.mtval ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:62.15-62.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1522 uext 1 1487 0 wrapper.uut.cpu.rf_if.gen_csr.rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:57.15-57.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1523 uext 1 1470 0 wrapper.uut.cpu.rf_if.gen_csr.sel_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:112.9-112.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1524 uext 1 918 0 wrapper.uut.cpu.rf_if.i_alu_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:34.23-34.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1525 uext 1 966 0 wrapper.uut.cpu.rf_if.i_bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:23.23-23.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1526 uext 1 867 0 wrapper.uut.cpu.rf_if.i_bufreg_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:22.23-22.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1527 uext 1 501 0 wrapper.uut.cpu.rf_if.i_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:5.23-5.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1528 uext 1 1142 0 wrapper.uut.cpu.rf_if.i_csr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:28.23-28.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1529 uext 23 1097 0 wrapper.uut.cpu.rf_if.i_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:27.28-27.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1530 uext 1 1103 0 wrapper.uut.cpu.rf_if.i_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:26.23-26.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1531 uext 1 1128 0 wrapper.uut.cpu.rf_if.i_csr_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:36.23-36.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1532 uext 1 1185 0 wrapper.uut.cpu.rf_if.i_ctrl_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:33.23-33.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1533 uext 1 1435 0 wrapper.uut.cpu.rf_if.i_mem_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:38.23-38.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1534 uext 1 947 0 wrapper.uut.cpu.rf_if.i_mepc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:20.23-20.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1535 uext 1 1167 0 wrapper.uut.cpu.rf_if.i_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:19.23-19.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1536 uext 1 508 0 wrapper.uut.cpu.rf_if.i_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:21.23-21.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1537 uext 1 1271 0 wrapper.uut.cpu.rf_if.i_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:35.23-35.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1538 uext 1 1100 0 wrapper.uut.cpu.rf_if.i_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:37.23-37.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1539 uext 1 1274 0 wrapper.uut.cpu.rf_if.i_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:39.23-39.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1540 uext 34 780 0 wrapper.uut.cpu.rf_if.i_rd_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:32.28-32.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1541 uext 1 1493 0 wrapper.uut.cpu.rf_if.i_rd_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:31.23-31.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1542 uext 1 815 0 wrapper.uut.cpu.rf_if.i_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:14.23-14.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1543 uext 1 806 0 wrapper.uut.cpu.rf_if.i_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:15.23-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1544 uext 34 1402 0 wrapper.uut.cpu.rf_if.i_rs1_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:42.28-42.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1545 uext 34 778 0 wrapper.uut.cpu.rf_if.i_rs2_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:45.28-45.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1546 uext 1 853 0 wrapper.uut.cpu.rf_if.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:18.23-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1547 uext 1 1116 0 wrapper.uut.cpu.rf_if.o_csr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:29.24-29.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1548 uext 1 806 0 wrapper.uut.cpu.rf_if.o_csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:24.24-24.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1549 uext 1030 1461 0 wrapper.uut.cpu.rf_if.o_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:12.31-12.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1550 uext 1030 1480 0 wrapper.uut.cpu.rf_if.o_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:13.31-13.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1551 uext 1 815 0 wrapper.uut.cpu.rf_if.o_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:43.24-43.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1552 uext 1 806 0 wrapper.uut.cpu.rf_if.o_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:46.24-46.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1553 uext 1 1489 0 wrapper.uut.cpu.rf_if.o_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:10.24-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1554 uext 1 1491 0 wrapper.uut.cpu.rf_if.o_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:11.24-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1555 uext 1 1497 0 wrapper.uut.cpu.rf_if.o_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:8.24-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1556 uext 1 1500 0 wrapper.uut.cpu.rf_if.o_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:9.24-9.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1557 uext 1030 1504 0 wrapper.uut.cpu.rf_if.o_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:6.31-6.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1558 uext 1030 1507 0 wrapper.uut.cpu.rf_if.o_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:7.31-7.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1559 uext 1 1495 0 wrapper.uut.cpu.rf_if.rd_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:53.15-53.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1560 uext 1 815 0 wrapper.uut.cpu.rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:140.18-140.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1561 uext 34 1402 0 wrapper.uut.cpu.rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:74.18-74.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1562 uext 1 806 0 wrapper.uut.cpu.rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:141.18-141.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1563 uext 34 778 0 wrapper.uut.cpu.rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:75.18-75.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1564 ite 1 839 844 1162
1565 uext 1 1564 0 wrapper.uut.cpu.rs_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:581.9-581.14|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1566 uext 1 6 0 wrapper.uut.cpu.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:20.23-20.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1567 uext 1 6 0 wrapper.uut.cpu.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:21.23-21.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1568 uext 23 24 0 wrapper.uut.cpu.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:23.28-23.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1569 uext 23 466 0 wrapper.uut.cpu.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:22.28-22.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1570 uext 22 279 0 wrapper.uut.cpu.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:31.29-31.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1571 uext 1 1070 0 wrapper.uut.cpu.sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:151.11-151.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1572 uext 1 862 0 wrapper.uut.cpu.sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:152.11-152.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1573 uext 1 788 0 wrapper.uut.cpu.sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:80.18-80.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1574 uext 1 858 0 wrapper.uut.cpu.shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:87.11-87.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1575 uext 1 1284 0 wrapper.uut.cpu.slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:88.11-88.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1576 xor 1 904 516
1577 or 1 830 1576
1578 and 1 508 1577
1579 and 1 1578 519
1580 and 1 510 521
1581 or 1 1579 1580
1582 uext 1 1581 0 wrapper.uut.cpu.state.gen_csr.trap_pending ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:212.8-212.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1583 uext 1 904 0 wrapper.uut.cpu.state.i_alu_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:13.21-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1584 uext 1 516 0 wrapper.uut.cpu.state.i_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:34.21-34.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1585 uext 1 508 0 wrapper.uut.cpu.state.i_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:38.21-38.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1586 uext 1 3 0 wrapper.uut.cpu.state.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:9.21-9.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1587 uext 1 519 0 wrapper.uut.cpu.state.i_ctrl_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:28.21-28.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1588 uext 1 493 0 wrapper.uut.cpu.state.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:51.21-51.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1589 uext 1 510 0 wrapper.uut.cpu.state.i_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:36.21-36.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1590 uext 1 850 0 wrapper.uut.cpu.state.i_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:42.21-42.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1591 uext 1 476 0 wrapper.uut.cpu.state.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:53.21-53.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1592 uext 1 6 0 wrapper.uut.cpu.state.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:45.21-45.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1593 uext 1 521 0 wrapper.uut.cpu.state.i_mem_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:32.21-32.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1594 uext 1 840 0 wrapper.uut.cpu.state.i_new_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:12.21-12.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1595 uext 1 1247 0 wrapper.uut.cpu.state.i_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:43.21-43.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1596 uext 1 1382 0 wrapper.uut.cpu.state.i_rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:57.21-57.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1597 uext 1 4 0 wrapper.uut.cpu.state.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:10.21-10.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1598 uext 1 1070 0 wrapper.uut.cpu.state.i_sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:29.21-29.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1599 uext 1 862 0 wrapper.uut.cpu.state.i_sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:30.21-30.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1600 uext 1 788 0 wrapper.uut.cpu.state.i_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:40.21-40.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1601 uext 1 858 0 wrapper.uut.cpu.state.i_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:39.21-39.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1602 uext 1 1284 0 wrapper.uut.cpu.state.i_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:41.21-41.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1603 uext 1 839 0 wrapper.uut.cpu.state.i_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:37.21-37.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1604 uext 1 852 0 wrapper.uut.cpu.state.misalign_trap_sync ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:62.9-62.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1605 uext 1 866 0 wrapper.uut.cpu.state.o_bufreg_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:24.22-24.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1606 uext 1 881 0 wrapper.uut.cpu.state.o_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:18.22-18.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1607 uext 1 879 0 wrapper.uut.cpu.state.o_cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:16.22-16.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1608 uext 1 997 0 wrapper.uut.cpu.state.o_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:19.22-19.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1609 uext 1 953 0 wrapper.uut.cpu.state.o_cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:17.22-17.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1610 uext 1 1087 0 wrapper.uut.cpu.state.o_cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:20.22-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1611 uext 1 1089 0 wrapper.uut.cpu.state.o_cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:21.22-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1612 uext 1 796 0 wrapper.uut.cpu.state.o_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:23.22-23.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1613 uext 1 501 0 wrapper.uut.cpu.state.o_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:15.21-15.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1614 uext 1 1162 0 wrapper.uut.cpu.state.o_ctrl_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:25.22-25.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1615 uext 1 853 0 wrapper.uut.cpu.state.o_ctrl_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:27.22-27.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1616 uext 1 523 0 wrapper.uut.cpu.state.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:50.22-50.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1617 uext 1 486 0 wrapper.uut.cpu.state.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:52.22-52.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1618 uext 1 844 0 wrapper.uut.cpu.state.o_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:14.22-14.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1619 uext 1 6 0 wrapper.uut.cpu.state.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:46.22-46.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1620 uext 23 1414 0 wrapper.uut.cpu.state.o_mem_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:31.22-31.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1621 uext 1 1493 0 wrapper.uut.cpu.state.o_rf_rd_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:58.22-58.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1622 uext 1 1457 0 wrapper.uut.cpu.state.o_rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:55.22-55.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1623 uext 1 1381 0 wrapper.uut.cpu.state.o_rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:56.22-56.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1624 uext 1 1578 0 wrapper.uut.cpu.state.take_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:87.14-87.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1625 uext 1 853 0 wrapper.uut.cpu.trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:107.11-107.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1626 uext 1 839 0 wrapper.uut.cpu.two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:83.11-83.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1627 uext 1 957 0 wrapper.uut.cpu.utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:104.18-104.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1628 uext 1 476 0 wrapper.uut.cpu.wb_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:182.16-182.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1629 uext 22 279 0 wrapper.uut.cpu.wb_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:179.16-179.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1630 uext 1 486 0 wrapper.uut.cpu.wb_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:180.16-180.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1631 uext 22 753 0 wrapper.uut.cpu.wb_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:181.16-181.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1632 uext 1 493 0 wrapper.uut.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:70.22-70.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1633 uext 22 727 0 wrapper.uut.i_dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:69.23-69.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1634 uext 1 476 0 wrapper.uut.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:63.22-63.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1635 uext 22 753 0 wrapper.uut.i_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:62.23-62.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1636 uext 1 4 0 wrapper.uut.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:35.22-35.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1637 uext 1 6 0 wrapper.uut.i_timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:36.22-36.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1638 uext 22 722 0 wrapper.uut.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:64.23-64.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1639 uext 1 523 0 wrapper.uut.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:68.23-68.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1640 uext 22 725 0 wrapper.uut.o_dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:65.23-65.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1641 uext 25 746 0 wrapper.uut.o_dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:66.23-66.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1642 uext 1 748 0 wrapper.uut.o_dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:67.23-67.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1643 uext 209 514 0 wrapper.uut.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:75.23-75.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1644 uext 22 1008 0 wrapper.uut.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:73.23-73.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1645 uext 22 725 0 wrapper.uut.o_ext_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:74.23-74.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1646 uext 22 279 0 wrapper.uut.o_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:60.23-60.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1647 uext 1 486 0 wrapper.uut.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:61.23-61.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1648 uext 1 6 0 wrapper.uut.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:79.23-79.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1649 state 34 wrapper.uut.rf_ram_if.rcnt
1650 slice 1 1649 0 0
1651 ite 1030 1650 1480 1461
1652 slice 25 1649 4 1
1653 concat 219 1651 1652
1654 uext 219 1653 0 wrapper.uut.raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:100.24-100.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1655 uext 23 803 0 wrapper.uut.rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:102.24-102.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1656 uext 1 815 0 wrapper.uut.rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:94.16-94.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1657 uext 1 806 0 wrapper.uut.rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:95.16-95.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1658 state 1 wrapper.uut.rf_ram_if.rgate
1659 uext 1 1658 0 wrapper.uut.ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:101.17-101.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1660 uext 1 3 0 wrapper.uut.rf_ram.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:5.16-5.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1661 uext 219 1653 0 wrapper.uut.rf_ram.i_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:9.36-9.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1662 uext 1 1658 0 wrapper.uut.rf_ram.i_ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:10.21-10.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1663 uext 34 276 2
1664 sub 34 1649 1663
1665 slice 1 1664 0 0
1666 ite 1030 1665 1507 1504
1667 slice 25 1664 4 1
1668 concat 219 1666 1667
1669 uext 219 1668 0 wrapper.uut.rf_ram.i_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:6.36-6.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1670 state 23 wrapper.uut.rf_ram_if.wdata0_r
1671 state 209 wrapper.uut.rf_ram_if.wdata1_r
1672 slice 23 1671 1 0
1673 ite 23 1665 1672 1670
1674 uext 23 1673 0 wrapper.uut.rf_ram.i_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:7.32-7.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1675 state 1 wrapper.uut.rf_ram_if.wen0_r
1676 and 1 805 1675
1677 state 1 wrapper.uut.rf_ram_if.wen1_r
1678 and 1 1665 1677
1679 or 1 1676 1678
1680 uext 1 1679 0 wrapper.uut.rf_ram.i_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:8.22-8.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1681 uext 23 803 0 wrapper.uut.rf_ram.o_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:11.33-11.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1682 uext 1 3 0 wrapper.uut.rf_ram_if.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:21.19-21.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1683 uext 23 803 0 wrapper.uut.rf_ram_if.i_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:42.28-42.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1684 uext 1030 1461 0 wrapper.uut.rf_ram_if.i_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:32.28-32.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1685 uext 1030 1480 0 wrapper.uut.rf_ram_if.i_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:33.28-33.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1686 uext 1 1457 0 wrapper.uut.rf_ram_if.i_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:24.19-24.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1687 uext 1 4 0 wrapper.uut.rf_ram_if.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:22.19-22.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1688 uext 1 1489 0 wrapper.uut.rf_ram_if.i_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:30.19-30.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1689 uext 1 1491 0 wrapper.uut.rf_ram_if.i_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:31.19-31.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1690 uext 1 1497 0 wrapper.uut.rf_ram_if.i_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:28.19-28.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1691 uext 1 1500 0 wrapper.uut.rf_ram_if.i_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:29.19-29.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1692 uext 1030 1504 0 wrapper.uut.rf_ram_if.i_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:26.28-26.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1693 uext 1030 1507 0 wrapper.uut.rf_ram_if.i_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:27.28-27.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1694 uext 1 1381 0 wrapper.uut.rf_ram_if.i_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:23.19-23.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1695 uext 219 1653 0 wrapper.uut.rf_ram_if.o_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:40.28-40.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1696 uext 1 815 0 wrapper.uut.rf_ram_if.o_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:34.20-34.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1697 uext 1 806 0 wrapper.uut.rf_ram_if.o_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:35.20-35.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1698 uext 1 1382 0 wrapper.uut.rf_ram_if.o_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:25.20-25.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1699 uext 1 1658 0 wrapper.uut.rf_ram_if.o_ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:41.20-41.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1700 uext 219 1668 0 wrapper.uut.rf_ram_if.o_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:37.28-37.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1701 uext 23 1673 0 wrapper.uut.rf_ram_if.o_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:38.28-38.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1702 uext 1 1679 0 wrapper.uut.rf_ram_if.o_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:39.20-39.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1703 uext 1030 1651 0 wrapper.uut.rf_ram_if.rreg ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:108.19-108.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1704 state 1 wrapper.uut.rf_ram_if.rreq_r
1705 uext 1 1650 0 wrapper.uut.rf_ram_if.rtrig0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:106.12-106.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1706 uext 34 1664 0 wrapper.uut.rf_ram_if.wcnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:53.21-53.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1707 uext 1030 1666 0 wrapper.uut.rf_ram_if.wreg ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:78.19-78.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1708 uext 1 805 0 wrapper.uut.rf_ram_if.wtrig0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:60.15-60.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1709 uext 1 1665 0 wrapper.uut.rf_ram_if.wtrig1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:61.15-61.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1710 uext 1 1382 0 wrapper.uut.rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:93.16-93.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1711 uext 1 1457 0 wrapper.uut.rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:84.16-84.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1712 uext 1 1381 0 wrapper.uut.rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:83.16-83.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1713 uext 1030 1461 0 wrapper.uut.rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:91.24-91.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1714 uext 1030 1480 0 wrapper.uut.rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:92.24-92.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1715 uext 1 6 0 wrapper.uut.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:42.23-42.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1716 uext 22 32 0 wrapper.uut.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:40.23-40.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1717 uext 1 6 0 wrapper.uut.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:43.23-43.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1718 uext 23 24 0 wrapper.uut.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:45.23-45.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1719 uext 22 288 0 wrapper.uut.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:54.23-54.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1720 uext 22 208 0 wrapper.uut.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:57.23-57.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1721 uext 25 305 0 wrapper.uut.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:55.23-55.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1722 uext 22 359 0 wrapper.uut.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:58.23-58.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1723 uext 25 142 0 wrapper.uut.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:56.23-56.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1724 uext 23 466 0 wrapper.uut.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:44.23-44.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1725 uext 669 671 0 wrapper.uut.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:39.23-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1726 uext 22 275 0 wrapper.uut.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:52.23-52.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1727 uext 22 279 0 wrapper.uut.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:53.23-53.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1728 uext 34 124 0 wrapper.uut.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:50.23-50.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1729 uext 22 133 0 wrapper.uut.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:51.23-51.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1730 uext 34 153 0 wrapper.uut.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:46.23-46.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1731 uext 22 31 0 wrapper.uut.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:48.23-48.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1732 uext 34 170 0 wrapper.uut.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:47.23-47.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1733 uext 22 167 0 wrapper.uut.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:49.23-49.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1734 uext 1 20 0 wrapper.uut.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:41.23-41.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1735 uext 1 457 0 wrapper.uut.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:38.23-38.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1736 uext 219 1668 0 wrapper.uut.waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:97.24-97.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1737 uext 23 1673 0 wrapper.uut.wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:98.24-98.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1738 uext 1 1489 0 wrapper.uut.wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:89.16-89.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1739 uext 1 1491 0 wrapper.uut.wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:90.16-90.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1740 uext 1 1679 0 wrapper.uut.wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:99.17-99.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1741 uext 1 1497 0 wrapper.uut.wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:87.16-87.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1742 uext 1 1500 0 wrapper.uut.wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:88.16-88.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1743 uext 1030 1504 0 wrapper.uut.wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:85.24-85.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1744 uext 1030 1507 0 wrapper.uut.wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:86.24-86.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1745 ite 1 457 6 853
1746 next 1 20 1745
1747 not 1 1253
1748 and 1 1747 815
1749 slice 94 31 31 1
1750 concat 22 1748 1749
1751 ite 22 1564 1750 31
1752 next 22 31 1751
1753 and 1 486 476
1754 ite 22 1753 753 32
1755 next 22 32 1754
1756 const 108 11111111
1757 neq 1 110 1756
1758 uext 108 1757 7
1759 add 108 110 1758
1760 const 108 00000001
1761 ite 108 4 1760 1759
1762 next 108 110 1761
1763 ite 34 1495 124 635
1764 and 1 796 1162
1765 ite 34 1764 1763 124
1766 ite 34 1382 780 1765
1767 next 34 124 1766
1768 slice 94 133 31 1
1769 concat 22 1489 1768
1770 ite 22 1497 1769 133
1771 ite 22 1495 1770 30
1772 ite 22 1764 1771 1770
1773 next 22 133 1772
1774 ite 25 748 746 290
1775 ite 25 493 1774 142
1776 ite 25 476 290 1775
1777 next 25 142 1776
1778 ite 34 1253 635 1402
1779 ite 34 1382 1778 153
1780 next 34 153 1779
1781 not 1 1255
1782 and 1 1781 806
1783 slice 94 167 31 1
1784 concat 22 1782 1783
1785 ite 22 1564 1784 167
1786 next 22 167 1785
1787 ite 34 1255 635 778
1788 ite 34 1382 1787 170
1789 next 34 170 1788
1790 ite 22 493 727 208
1791 next 22 208 1790
1792 ite 22 1764 1511 275
1793 next 22 275 1792
1794 slice 94 279 31 1
1795 concat 22 1180 1794
1796 ite 22 4 30 1795
1797 or 1 1162 4
1798 ite 22 1797 1796 279
1799 next 22 279 1798
1800 ite 22 493 722 288
1801 next 22 288 1800
1802 ite 25 748 290 746
1803 ite 25 493 1802 305
1804 ite 25 476 290 1803
1805 next 25 305 1804
1806 ite 22 493 725 359
1807 next 22 359 1806
1808 and 1 1764 485
1809 next 1 457 1808
1810 or 1 476 796
1811 or 1 1810 4
1812 ite 1 1811 1797 484
1813 next 1 484 1812
1814 not 1 796
1815 and 1 795 1814
1816 and 1 1382 502
1817 or 1 1815 1816
1818 slice 209 500 2 0
1819 concat 25 1818 1817
1820 ite 25 4 290 1819
1821 next 25 500 1820
1822 and 1 844 843
1823 ite 1 796 1822 503
1824 ite 1 4 6 1823
1825 next 1 503 1824
1826 slice 34 753 6 2
1827 ite 34 476 1826 505
1828 next 34 505 1827
1829 slice 1 721 0 0
1830 ite 1 844 1012 1829
1831 slice 1 512 1 1
1832 concat 23 1830 1831
1833 or 1 881 997
1834 ite 1 844 1833 866
1835 ite 23 1834 1832 512
1836 next 23 512 1835
1837 slice 209 753 14 12
1838 ite 209 476 1837 514
1839 next 209 514 1838
1840 uext 669 457 63
1841 add 669 671 1840
1842 next 669 671 1841
1843 slice 1 721 29 29
1844 and 1 1843 808
1845 ite 1 844 1012 1844
1846 slice 88 721 29 1
1847 concat 91 1845 1846
1848 ite 91 866 1847 721
1849 next 91 721 1848
1850 slice 77 725 31 7
1851 concat 94 1850 1042
1852 concat 22 807 1851
1853 ite 22 493 727 1852
1854 or 1 1028 493
1855 ite 22 1854 1853 725
1856 next 22 725 1855
1857 slice 25 778 4 1
1858 slice 1 1397 0 0
1859 concat 34 1858 1857
1860 slice 34 753 24 20
1861 ite 34 476 1860 1859
1862 and 1 501 1255
1863 or 1 476 1862
1864 ite 34 1863 1861 778
1865 next 34 778 1864
1866 slice 25 780 4 1
1867 slice 1 1397 0 0
1868 concat 34 1867 1866
1869 slice 34 753 11 7
1870 ite 34 476 1869 1868
1871 and 1 501 1248
1872 or 1 476 1871
1873 ite 34 1872 1870 780
1874 next 34 780 1873
1875 slice 1 753 31 31
1876 ite 1 476 1875 786
1877 next 1 786 1876
1878 uext 209 795 2
1879 add 209 792 1878
1880 ite 209 4 210 1879
1881 next 209 792 1880
1882 slice 1 803 1 1
1883 ite 1 805 1882 798
1884 next 1 798 1883
1885 sort array 219 23
1886 state 1885 wrapper.uut.rf_ram.memory
1887 read 23 1886 1653
1888 ite 23 1658 1887 605
1889 next 23 799 1888
1890 redor 1 1651
1891 not 1 1890
1892 next 1 800 1891
1893 next 1 805 1650
1894 slice 1 753 30 30
1895 ite 1 476 1894 808
1896 next 1 808 1895
1897 slice 1 814 1 1
1898 concat 23 6 1897
1899 ite 23 1650 803 1898
1900 next 23 814 1899
1901 ite 1 501 822 811
1902 next 1 819 1901
1903 ite 1 501 904 825
1904 next 1 825 1903
1905 ite 1 476 6 840
1906 ite 1 4 6 1905
1907 next 1 840 1906
1908 slice 1 753 21 21
1909 ite 1 476 1908 845
1910 next 1 845 1909
1911 or 1 476 4
1912 not 1 1911
1913 and 1 1581 844
1914 or 1 1913 852
1915 and 1 1912 1914
1916 ite 1 1811 1915 852
1917 next 1 852 1916
1918 and 1 796 844
1919 ite 1 4 6 1918
1920 next 1 859 1919
1921 slice 1 753 20 20
1922 ite 1 476 1921 940
1923 next 1 940 1922
1924 and 1 1162 1195
1925 next 1 961 1924
1926 and 1 990 866
1927 next 1 987 1926
1928 slice 1 753 26 26
1929 ite 1 476 1928 1093
1930 next 1 1093 1929
1931 ite 1 508 791 779
1932 slice 108 1105 8 1
1933 concat 216 1931 1932
1934 slice 1 753 20 20
1935 slice 108 753 19 12
1936 concat 216 1935 1934
1937 ite 216 476 1936 1933
1938 and 1 501 1253
1939 or 1 476 1938
1940 ite 216 1939 1937 1105
1941 next 216 1105 1940
1942 slice 1 753 22 22
1943 ite 1 476 1942 1110
1944 next 1 1110 1943
1945 not 1 853
1946 ite 1 1167 1362 1142
1947 and 1 1945 1946
1948 and 1 853 796
1949 and 1 1112 1089
1950 or 1 1948 1949
1951 or 1 1950 1167
1952 ite 1 1951 1947 1113
1953 next 1 1113 1952
1954 ite 1 853 840 1142
1955 and 1 1120 796
1956 or 1 1955 853
1957 ite 1 1956 1954 1122
1958 next 1 1122 1957
1959 slice 1 1124 1 1
1960 and 1 1945 1959
1961 or 1 851 1960
1962 and 1 1121 879
1963 or 1 1962 1948
1964 ite 1 1963 1961 1125
1965 and 1 955 748
1966 or 1 851 1965
1967 slice 1 1124 2 2
1968 and 1 1945 1967
1969 or 1 1966 1968
1970 ite 1 1963 1969 1959
1971 or 1 840 955
1972 slice 1 1124 3 3
1973 and 1 1945 1972
1974 or 1 1971 1973
1975 ite 1 1963 1974 1967
1976 and 1 850 1119
1977 and 1 1945 1142
1978 or 1 1976 1977
1979 ite 1 1963 1978 1972
1980 concat 23 1970 1964
1981 concat 209 1975 1980
1982 concat 25 1979 1981
1983 next 25 1124 1982
1984 and 1 844 1578
1985 ite 1 796 1984 1160
1986 ite 1 4 6 1985
1987 next 1 1160 1986
1988 and 1 1162 1191
1989 next 1 1174 1988
1990 ite 1 1948 1113 1362
1991 next 1 1362 1990
1992 ite 1 4 6 1704
1993 next 1 1372 1992
1994 slice 1 1105 0 0
1995 ite 1 1233 791 1994
1996 ite 1 1235 1398 1995
1997 slice 34 1397 5 1
1998 concat 1030 1996 1997
1999 slice 1030 753 30 25
2000 ite 1030 476 1999 1998
2001 and 1 501 1258
2002 or 1 476 2001
2003 ite 1030 2002 2000 1397
2004 next 1030 1397 2003
2005 slice 1 753 7 7
2006 ite 1 476 2005 791
2007 or 1 476 501
2008 ite 1 2007 2006 1398
2009 next 1 1398 2008
2010 ite 1 1421 1068 1433
2011 next 1 1433 2010
2012 ite 22 457 279 1511
2013 next 22 1511 2012
2014 uext 34 5 4
2015 add 34 1649 2014
2016 concat 23 1381 6
2017 concat 34 210 2016
2018 or 1 1457 1381
2019 ite 34 2018 2017 2015
2020 ite 34 4 635 2019
2021 next 34 1649 2020
2022 redand 1 1649
2023 or 1 2022 1457
2024 ite 1 2023 1457 1658
2025 ite 1 4 6 2024
2026 next 1 1658 2025
2027 slice 1 1670 1 1
2028 concat 23 1489 2027
2029 next 23 1670 2028
2030 slice 23 1671 2 1
2031 concat 209 1491 2030
2032 next 209 1671 2031
2033 ite 1 1665 1497 1675
2034 next 1 1675 2033
2035 ite 1 1665 1500 1677
2036 next 1 1677 2035
2037 ite 1 4 6 1457
2038 next 1 1704 2037
2039 ite 219 1679 1668 603
2040 ite 23 1679 1673 601
2041 ite 1 1679 5 6
2042 concat 23 2041 2041
2043 read 23 1886 2039
2044 not 23 2042
2045 and 23 2043 2044
2046 and 23 2040 2042
2047 or 23 2046 2045
2048 write 1885 1886 2039 2047
2049 redor 1 2042
2050 ite 1885 2049 2048 1886
2051 next 1885 1886 2050 wrapper.uut.rf_ram.memory ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:13.25-13.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
2052 or 1 121 130
2053 or 1 139 148
2054 or 1 164 181
2055 or 1 193 196
2056 or 1 206 273
2057 or 1 285 302
2058 or 1 316 329
2059 or 1 342 355
2060 or 1 367 378
2061 or 1 389 400
2062 or 1 412 424
2063 or 1 436 448
2064 or 1 2052 2053
2065 or 1 2054 2055
2066 or 1 2056 2057
2067 or 1 2058 2059
2068 or 1 2060 2061
2069 or 1 2062 2063
2070 or 1 2064 2065
2071 or 1 2066 2067
2072 or 1 2068 2069
2073 or 1 2070 2071
2074 or 1 2072 455
2075 or 1 2073 2074
2076 bad 2075
; end of yosys output
