
*** Running vivado
    with args -log phaser_ip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source phaser_ip_v1_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source phaser_ip_v1_0.tcl -notrace
Command: synth_design -top phaser_ip_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32232 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 343.512 ; gain = 100.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'phaser_ip_v1_0' [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5640] Port 'input_wr_o' is missing in component declaration [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:52]
WARNING: [Synth 8-5640] Port 'output_wr_o' is missing in component declaration [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:52]
WARNING: [Synth 8-5640] Port 'on_wr_o' is missing in component declaration [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:52]
WARNING: [Synth 8-5640] Port 'reg_data_o' is missing in component declaration [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:52]
WARNING: [Synth 8-5640] Port 'input_axi_i' is missing in component declaration [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:52]
WARNING: [Synth 8-5640] Port 'output_axi_i' is missing in component declaration [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:52]
WARNING: [Synth 8-5640] Port 'valid_axi_i' is missing in component declaration [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:52]
WARNING: [Synth 8-5640] Port 'on_axi_i' is missing in component declaration [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:52]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'phaser_ip_v1_0_S00_AXI' declared at 'C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:5' bound to instance 'phaser_ip_v1_0_S00_AXI_inst' of component 'phaser_ip_v1_0_S00_AXI' [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'phaser_ip_v1_0_S00_AXI' [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'phaser_ip_v1_0_S00_AXI' (1#1) [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'phaser_ip_v1_0' (2#1) [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0.vhd:49]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 395.434 ; gain = 152.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 395.434 ; gain = 152.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 395.434 ; gain = 152.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 395.434 ; gain = 152.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phaser_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element phaser_ip_v1_0_S00_AXI_inst/input_wr_o_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element phaser_ip_v1_0_S00_AXI_inst/output_wr_o_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:225]
WARNING: [Synth 8-6014] Unused sequential element phaser_ip_v1_0_S00_AXI_inst/on_wr_o_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element phaser_ip_v1_0_S00_AXI_inst/reg_data_o_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/phaser_ip_1.0/hdl/phaser_ip_v1_0_S00_AXI.vhd:367]
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[31] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[30] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[29] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[28] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[27] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[26] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[25] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[24] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[23] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[22] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[21] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[20] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[19] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[18] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[17] driven by constant 0
WARNING: [Synth 8-3917] design phaser_ip_v1_0 has port s00_axi_rdata[16] driven by constant 0
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wdata[0]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design phaser_ip_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\phaser_ip_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phaser_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15] )
INFO: [Synth 8-3886] merging instance 'phaser_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'phaser_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phaser_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module phaser_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]) is unused and will be removed from module phaser_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]) is unused and will be removed from module phaser_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module phaser_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module phaser_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module phaser_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]) is unused and will be removed from module phaser_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]) is unused and will be removed from module phaser_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module phaser_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module phaser_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]) is unused and will be removed from module phaser_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (phaser_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module phaser_ip_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 554.531 ; gain = 311.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 554.531 ; gain = 311.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 563.563 ; gain = 320.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 563.563 ; gain = 320.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 563.563 ; gain = 320.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 563.563 ; gain = 320.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 563.563 ; gain = 320.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 563.563 ; gain = 320.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 563.563 ; gain = 320.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     2|
|5     |LUT4 |     1|
|6     |LUT6 |     1|
|7     |FDRE |     5|
|8     |IBUF |     7|
|9     |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |    60|
|2     |  phaser_ip_v1_0_S00_AXI_inst |phaser_ip_v1_0_S00_AXI |    11|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 563.563 ; gain = 320.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 563.563 ; gain = 320.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 563.563 ; gain = 320.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 667.188 ; gain = 437.152
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/PSDS_project/VHDL_models/phaser_ip/ip_repo/edit_phaser_ip_v1_0.runs/synth_1/phaser_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file phaser_ip_v1_0_utilization_synth.rpt -pb phaser_ip_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 667.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 18:18:13 2022...
