Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Aug  3 15:07:54 2019
| Host         : BF-20160906TGWX running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 16
+--------+----------+-----------------------+------------+
| Rule   | Severity | Description           | Violations |
+--------+----------+-----------------------+------------+
| IOSR-1 | Warning  | IOB set reset sharing | 16         |
+--------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
IOSR-1#1 Warning
IOB set reset sharing  
IO isa_sd[0] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#2 Warning
IOB set reset sharing  
IO isa_sd[10] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#3 Warning
IOB set reset sharing  
IO isa_sd[11] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#4 Warning
IOB set reset sharing  
IO isa_sd[12] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#5 Warning
IOB set reset sharing  
IO isa_sd[13] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#6 Warning
IOB set reset sharing  
IO isa_sd[14] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#7 Warning
IOB set reset sharing  
IO isa_sd[15] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#8 Warning
IOB set reset sharing  
IO isa_sd[1] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#9 Warning
IOB set reset sharing  
IO isa_sd[2] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#10 Warning
IOB set reset sharing  
IO isa_sd[3] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#11 Warning
IOB set reset sharing  
IO isa_sd[4] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#12 Warning
IOB set reset sharing  
IO isa_sd[5] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#13 Warning
IOB set reset sharing  
IO isa_sd[6] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#14 Warning
IOB set reset sharing  
IO isa_sd[7] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#15 Warning
IOB set reset sharing  
IO isa_sd[8] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#16 Warning
IOB set reset sharing  
IO isa_sd[9] connects to flops which have these design_1_i/ISA_Controller_AXILi_0/inst/ISA_Controller_AXILite_v1_0_S00_AXI_inst/SR[0], u_ila_0/inst/ila_core_inst/use_probe_debug_circuit set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>


