ARM. 2003. ARM926EJ-S Technical Reference Manual. ARM.
ARM. 2005. PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual. ARM.
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
Susmit Biswas , Diana Franklin , Timothy Sherwood , Frederic T. Chong , Bronis R. de Supinski , Martin Schulz, PSMalloc: content based memory management for MPI applications, Proceedings of the 10th workshop on MEmory performance: DEaling with Applications, systems and architecture, September 13-13, 2009, Raleigh, North Carolina[doi>10.1145/1621960.1621968]
Bruno Bougard , Bjorn De Sutter , Diederik Verkest , Liesbet Van der Perre , Rudy Lauwereins, A Coarse-Grained Array Accelerator for Software-Defined Radio Baseband Processing, IEEE Micro, v.28 n.4, p.41-50, July 2008[doi>10.1109/MM.2008.49]
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Kyungwook Chang , Kiyoung Choi, Memory-centric communication architecture for reconfigurable computing, Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications, March 17-19, 2010, Bangkok, Thailand[doi>10.1007/978-3-642-12133-3_40]
Antonio González , Carlos Aliagas , Mateo Valero, A data cache with multiple caching strategies tuned to different types of locality, Proceedings of the 9th international conference on Supercomputing, p.338-347, July 03-07, 1995, Barcelona, Spain[doi>10.1145/224538.224622]
Michael Gschwind, The cell broadband engine: exploiting multiple levels of parallelism in a chip multiprocessor, International Journal of Parallel Programming, v.35 n.3, p.233-262, June 2007[doi>10.1007/s10766-007-0035-4]
R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings of the conference on Design, automation and test in Europe, p.642-649, March 2001, Munich, Germany
Rui Hou , Lixin Zhang , Michael C. Huang , Kun Wang , Hubertus Franke , Yi Ge , Xiaotao Chang, Efficient data streaming with on-chip accelerators: Opportunities and challenges, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.312-320, February 12-16, 2011
Thomas B. Jablin , Prakash Prabhu , James A. Jablin , Nick P. Johnson , Stephen R. Beard , David I. August, Automatic CPU-GPU communication management and optimization, Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation, June 04-08, 2011, San Jose, California, USA[doi>10.1145/1993498.1993516]
Yoonjin Kim , Mary Kiemb , Chulsoo Park , Jinyong Jung , Kiyoung Choi, Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization, Proceedings of the conference on Design, Automation and Test in Europe, p.12-17, March 07-11, 2005[doi>10.1109/DATE.2005.260]
Yongjoo Kim , Jongeun Lee , Toan X. Mai , Yunheung Paek, Improving performance of nested loops on reconfigurable array processors, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-23, January 2012[doi>10.1145/2086696.2086711]
Yongjoo Kim , Jongeun Lee , Aviral Shrivastava , Yunheung Paek, Operation and data mapping for CGRAs with multi-bank memory, ACM SIGPLAN Notices, v.45 n.4, April 2010[doi>10.1145/1755951.1755892]
Yongjoo Kim , Jongeun Lee , Aviral Shrivastava , Jonghee W. Yoon , Doosan Cho , Yunheung Paek, High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.11, p.1599-1609, November 2011[doi>10.1109/TCAD.2011.2161217]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
K. Lee, A. Shrivastava, N. Dutt, and N. Venkatasubramanian. 2008. Data partitioning techniques for partially protected caches to reduce soft error induced failures. In Distributed Embedded Systems: Design Middleware and Resources (DIPES). 213--225.
Bingfeng Mei , Serge Vernalde , Diederik Verkest , Rudy Lauwereins, Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study, Proceedings of the conference on Design, automation and test in Europe, p.21224, February 16-20, 2004
Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]
Afrin Naz , Krishna Kavi , JungHwan Oh , Pierfrancesco Foglia, Reconfigurable split data caches: a novel scheme for embedded systems, Proceedings of the 2007 ACM symposium on Applied computing, March 11-15, 2007, Seoul, Korea[doi>10.1145/1244002.1244160]
Hyunchul Park , Kevin Fan , Scott A. Mahlke , Taewook Oh , Heeseok Kim , Hong-seok Kim, Edge-centric modulo scheduling for coarse-grained reconfigurable architectures, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454140]
David A. Patterson , John L. Hennessy, Computer Organization and Design, Fourth Edition, Fourth Edition: The Hardware/Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design), Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
M. Prvulovic, D. Marinov, Z. Dimitrijevic, and V. Milutinovic. 1999. Split temporal/spatial caches: A survey and reevaluation of performance. IEEE TCCA Newsl. 1--10.
Aviral Shrivastava , Ilya Issenin , Nikil Dutt, Compilation techniques for energy reduction in horizontally partitioned cache architectures, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086310]
Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000[doi>10.1109/12.859540]
M. Tomasko, M. Tomasko, S. Hadjiyiannis, S. Hadjiyiannis, and W. A. Najjar. 1997. Evaluation of a split scalar/array cache architecture. In Proceedings of the IEEE Computer Society Technical Committee on Computer Architecture: Special Issue on Distributed Shared Memory and Related Issues. 11--16.
Manish Verma , Lars Wehmeyer , Peter Marwedel, Dynamic overlay of scratchpad memory for energy minimization, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016748]
Carl A. Waldspurger, Memory resource management in VMware ESX server, ACM SIGOPS Operating Systems Review, v.36 n.SI, Winter 2002[doi>10.1145/844128.844146]
David Wang , Brinda Ganesh , Nuengwong Tuaycharoen , Kathleen Baynes , Aamer Jaleel , Bruce Jacob, DRAMsim: a memory system simulator, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105748]
R. Witek , J. Montanaro, StrongARM: a high-performance ARM processor, Proceedings of the 41st IEEE International Computer Conference, p.188, February 25-28, 1996
V. &Zbreve;ivojnović, J. M. Velarde, C. Schläger, and H. Meyr. 1994. DSPstone: A DSP-oriented benchmarking methodology. In Proceedings of the International Conference on Signal Processing and Technology (ICSPAT'94).
