description: APU settings, APU Configuration
register:
- default: '0x00000000'
  description: Control register
  field:
  - bits: '0'
    name: PSLVERR
    type: rw
  name: ERR_CTRL
  offset: '0x00000000'
  type: rw
  width: 32
- default: '0x00000000'
  description: Interrupt Status Register
  field:
  - bits: '0'
    name: INV_APB
    type: wtc
  name: ISR
  offset: '0x00000010'
  type: wtc
  width: 32
- default: '0x00000001'
  description: Interrupt Mask Register
  field:
  - bits: '0'
    name: INV_APB
    type: ro
  name: IMR
  offset: '0x00000014'
  type: ro
  width: 32
- default: '0x00000000'
  description: Interrupt Enable Register
  field:
  - bits: '0'
    name: INV_APB
    type: wo
  name: IEN
  offset: '0x00000018'
  type: wo
  width: 32
- default: '0x00000000'
  description: Interrupt Disable Register
  field:
  - bits: '0'
    name: INV_APB
    type: wo
  name: IDS
  offset: '0x0000001C'
  type: wo
  width: 32
- default: '0x00000F0F'
  description: CPU Core Configuration
  field:
  - bits: '27:24'
    longdesc: Only change this signal when the core is in the reset state.
    name: CFGTE
    shortdesc: Set instruction set for exception handling.
    type: rw
  - bits: '19:16'
    longdesc: Only change this signal when the core is in the reset state.
    name: CFGEND
    shortdesc: Set data endiannes during exception handling.
    type: rw
  - bits: '11:8'
    longdesc: Only change this signal when the core is in the reset state.
    name: VINITHI
    shortdesc: Set exception vector locations.
    type: rw
  - bits: '3:0'
    longdesc: Only change when the core is in the reset state.
    name: AA64NAA32
    shortdesc: Set register width state (1=64bit, 0=32bit) at cold reset.
    type: rw
  name: CONFIG_0
  offset: '0x00000020'
  type: rw
  width: 32
- default: '0x00000000'
  description: L2 Configuration
  field:
  - bits: '29'
    longdesc: Only change this signal when the MP is in the reset state.
    name: L2RSTDISABLE
    shortdesc: Set whether to disable L2 cache invalidation at reset.
    type: rw
  - bits: '28'
    longdesc: Only change this signal when the MP is in the reset state.
    name: L1RSTDISABLE
    shortdesc: Set whether to disable L1 cache invalidation at reset.
    type: rw
  - bits: '3:0'
    name: CP15DISABLE
    type: rw
  name: CONFIG_1
  offset: '0x00000024'
  type: rw
  width: 32
- default: '0xFFFF0000'
  description: Reset Vector Base Address
  field:
  - bits: '31:2'
    longdesc: Only change this signal when the core in reset state.
    name: ADDR
    shortdesc: Determine the reset value for A53 Core 0 RVBAR_EL3[31:2].
    type: rw
  name: RVBARADDR0L
  offset: '0x00000040'
  type: rw
  width: 32
- default: '0x00000000'
  description: Reset Vector Base Address
  field:
  - bits: '7:0'
    longdesc: Only change this signal when the core in reset state.
    name: ADDR
    shortdesc: Determine the reset value for A53 Core 0 RVBAR_EL3[39:32].
    type: rw
  name: RVBARADDR0H
  offset: '0x00000044'
  type: rw
  width: 32
- default: '0xFFFF0000'
  description: Reset Vector Base Address
  field:
  - bits: '31:2'
    longdesc: Only change this signal when the core in reset state.
    name: ADDR
    shortdesc: Determine the reset value for A53 Core 1 RVBAR_EL3[31:2].
    type: rw
  name: RVBARADDR1L
  offset: '0x00000048'
  type: rw
  width: 32
- default: '0x00000000'
  description: Reset Vector Base Address
  field:
  - bits: '7:0'
    longdesc: Only change this signal when the core in reset state.
    name: ADDR
    shortdesc: Determine the reset value for A53 Core 1 RVBAR_EL3[39:32].
    type: rw
  name: RVBARADDR1H
  offset: '0x0000004C'
  type: rw
  width: 32
- default: '0xFFFF0000'
  description: Reset Vector Base Address
  field:
  - bits: '31:2'
    longdesc: Only change this signal when the core in reset state.
    name: ADDR
    shortdesc: Determine the reset value for A53 Core 2 RVBAR_EL3[31:2].
    type: rw
  name: RVBARADDR2L
  offset: '0x00000050'
  type: rw
  width: 32
- default: '0x00000000'
  description: Reset Vector Base Address
  field:
  - bits: '7:0'
    longdesc: Only change this signal when the core in reset state.
    name: ADDR
    shortdesc: Determine the reset value for A53 Core 2 RVBAR_EL3[39:32].
    type: rw
  name: RVBARADDR2H
  offset: '0x00000054'
  type: rw
  width: 32
- default: '0xFFFF0000'
  description: Reset Vector Base Address
  field:
  - bits: '31:2'
    longdesc: Only change this signal when the core in reset state.
    name: ADDR
    shortdesc: Determine the reset value for A53 Core 3 RVBAR_EL3[31:2].
    type: rw
  name: RVBARADDR3L
  offset: '0x00000058'
  type: rw
  width: 32
- default: '0x00000000'
  description: Reset Vector Base Address
  field:
  - bits: '7:0'
    longdesc: Only change this signal when the core in reset state.
    name: ADDR
    shortdesc: Determine the reset value for A53 Core 3 RVBAR_EL3[39:32].
    type: rw
  name: RVBARADDR3H
  offset: '0x0000005C'
  type: rw
  width: 32
- default: '0x000F000F'
  description: ACE Control Register
  field:
  - bits: '19:16'
    name: AWQOS
    type: rw
  - bits: '3:0'
    name: ARQOS
    type: rw
  name: ACE_CTRL
  offset: '0x00000060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Snoop Control Register
  field:
  - bits: '4'
    name: ACE_INACT
    type: rw
  - bits: '0'
    longdesc: This indicates that PL sends no more transaction on ACP.
    name: ACP_INACT
    shortdesc: Set this bit to idle the ACP interface.
    type: rw
  name: SNOOP_CTRL
  offset: '0x00000080'
  type: rw
  width: 32
- default: '0x00000000'
  description: Power Control Register
  field:
  - bits: '17'
    name: CLREXMONREQ
    type: rw
  - bits: '16'
    name: L2FLUSHREQ
    type: rw
  - bits: '3:0'
    name: CPUPWRDWNREQ
    type: rw
  name: PWRCTL
  offset: '0x00000090'
  type: rw
  width: 32
- default: '0x00000000'
  description: Power Status Register
  field:
  - bits: '17'
    name: CLREXMONACK
    type: ro
  - bits: '16'
    name: L2FLUSHDONE
    type: ro
  - bits: '3:0'
    name: DBGNOPWRDWN
    type: ro
  name: PWRSTAT
  offset: '0x00000094'
  type: ro
  width: 32
