
TWI_MultiReads_BothIMU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009094  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409094  00409094  00011094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a8  20000000  0040909c  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002f0  200009a8  00409a44  000189a8  2**2
                  ALLOC
  4 .stack        00000800  20000c98  00409d34  000189a8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000189a8  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  000189d1  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002d4eb  00000000  00000000  00018a42  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000085de  00000000  00000000  00045f2d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000126b0  00000000  00000000  0004e50b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001110  00000000  00000000  00060bc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b78  00000000  00000000  00061cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011e11  00000000  00000000  00062848  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00015b8c  00000000  00000000  00074659  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00044a80  00000000  00000000  0008a1e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002740  00000000  00000000  000cec68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001498 	.word	0x20001498
  400004:	00401855 	.word	0x00401855
  400008:	00401851 	.word	0x00401851
  40000c:	00401851 	.word	0x00401851
  400010:	00401851 	.word	0x00401851
  400014:	00401851 	.word	0x00401851
  400018:	00401851 	.word	0x00401851
	...
  40002c:	00401851 	.word	0x00401851
  400030:	00401851 	.word	0x00401851
  400034:	00000000 	.word	0x00000000
  400038:	00401851 	.word	0x00401851
  40003c:	00401b69 	.word	0x00401b69
  400040:	00401851 	.word	0x00401851
  400044:	00401851 	.word	0x00401851
  400048:	00401851 	.word	0x00401851
  40004c:	00401851 	.word	0x00401851
  400050:	00401851 	.word	0x00401851
  400054:	00401851 	.word	0x00401851
  400058:	00401851 	.word	0x00401851
  40005c:	00401851 	.word	0x00401851
  400060:	00401851 	.word	0x00401851
  400064:	00401851 	.word	0x00401851
  400068:	00401851 	.word	0x00401851
  40006c:	00401701 	.word	0x00401701
  400070:	00401715 	.word	0x00401715
  400074:	00401729 	.word	0x00401729
  400078:	00401851 	.word	0x00401851
  40007c:	00401851 	.word	0x00401851
  400080:	00401851 	.word	0x00401851
  400084:	00401851 	.word	0x00401851
  400088:	00401851 	.word	0x00401851
  40008c:	00401851 	.word	0x00401851
  400090:	00401851 	.word	0x00401851
  400094:	00401b99 	.word	0x00401b99
  400098:	00401851 	.word	0x00401851
  40009c:	00401851 	.word	0x00401851
  4000a0:	00401851 	.word	0x00401851
  4000a4:	00401851 	.word	0x00401851
  4000a8:	00401851 	.word	0x00401851
  4000ac:	00401851 	.word	0x00401851
  4000b0:	00401851 	.word	0x00401851
  4000b4:	00401851 	.word	0x00401851
  4000b8:	00401851 	.word	0x00401851
  4000bc:	00401851 	.word	0x00401851
  4000c0:	00401851 	.word	0x00401851

004000c4 <deregister_tm_clones>:
  4000c4:	b508      	push	{r3, lr}
  4000c6:	4805      	ldr	r0, [pc, #20]	; (4000dc <deregister_tm_clones+0x18>)
  4000c8:	4b05      	ldr	r3, [pc, #20]	; (4000e0 <deregister_tm_clones+0x1c>)
  4000ca:	1a1b      	subs	r3, r3, r0
  4000cc:	2b06      	cmp	r3, #6
  4000ce:	d800      	bhi.n	4000d2 <deregister_tm_clones+0xe>
  4000d0:	bd08      	pop	{r3, pc}
  4000d2:	4b04      	ldr	r3, [pc, #16]	; (4000e4 <deregister_tm_clones+0x20>)
  4000d4:	2b00      	cmp	r3, #0
  4000d6:	d0fb      	beq.n	4000d0 <deregister_tm_clones+0xc>
  4000d8:	4798      	blx	r3
  4000da:	e7f9      	b.n	4000d0 <deregister_tm_clones+0xc>
  4000dc:	0040909c 	.word	0x0040909c
  4000e0:	0040909f 	.word	0x0040909f
  4000e4:	00000000 	.word	0x00000000

004000e8 <register_tm_clones>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4807      	ldr	r0, [pc, #28]	; (400108 <register_tm_clones+0x20>)
  4000ec:	4b07      	ldr	r3, [pc, #28]	; (40010c <register_tm_clones+0x24>)
  4000ee:	1a1b      	subs	r3, r3, r0
  4000f0:	109b      	asrs	r3, r3, #2
  4000f2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  4000f6:	1059      	asrs	r1, r3, #1
  4000f8:	d100      	bne.n	4000fc <register_tm_clones+0x14>
  4000fa:	bd08      	pop	{r3, pc}
  4000fc:	4a04      	ldr	r2, [pc, #16]	; (400110 <register_tm_clones+0x28>)
  4000fe:	2a00      	cmp	r2, #0
  400100:	d0fb      	beq.n	4000fa <register_tm_clones+0x12>
  400102:	4790      	blx	r2
  400104:	e7f9      	b.n	4000fa <register_tm_clones+0x12>
  400106:	bf00      	nop
  400108:	0040909c 	.word	0x0040909c
  40010c:	0040909c 	.word	0x0040909c
  400110:	00000000 	.word	0x00000000

00400114 <__do_global_dtors_aux>:
  400114:	b510      	push	{r4, lr}
  400116:	4c06      	ldr	r4, [pc, #24]	; (400130 <__do_global_dtors_aux+0x1c>)
  400118:	7823      	ldrb	r3, [r4, #0]
  40011a:	b943      	cbnz	r3, 40012e <__do_global_dtors_aux+0x1a>
  40011c:	f7ff ffd2 	bl	4000c4 <deregister_tm_clones>
  400120:	4b04      	ldr	r3, [pc, #16]	; (400134 <__do_global_dtors_aux+0x20>)
  400122:	b113      	cbz	r3, 40012a <__do_global_dtors_aux+0x16>
  400124:	4804      	ldr	r0, [pc, #16]	; (400138 <__do_global_dtors_aux+0x24>)
  400126:	f3af 8000 	nop.w
  40012a:	2301      	movs	r3, #1
  40012c:	7023      	strb	r3, [r4, #0]
  40012e:	bd10      	pop	{r4, pc}
  400130:	200009a8 	.word	0x200009a8
  400134:	00000000 	.word	0x00000000
  400138:	0040909c 	.word	0x0040909c

0040013c <frame_dummy>:
  40013c:	b508      	push	{r3, lr}
  40013e:	4b08      	ldr	r3, [pc, #32]	; (400160 <frame_dummy+0x24>)
  400140:	b11b      	cbz	r3, 40014a <frame_dummy+0xe>
  400142:	4808      	ldr	r0, [pc, #32]	; (400164 <frame_dummy+0x28>)
  400144:	4908      	ldr	r1, [pc, #32]	; (400168 <frame_dummy+0x2c>)
  400146:	f3af 8000 	nop.w
  40014a:	4808      	ldr	r0, [pc, #32]	; (40016c <frame_dummy+0x30>)
  40014c:	6803      	ldr	r3, [r0, #0]
  40014e:	b113      	cbz	r3, 400156 <frame_dummy+0x1a>
  400150:	4b07      	ldr	r3, [pc, #28]	; (400170 <frame_dummy+0x34>)
  400152:	b103      	cbz	r3, 400156 <frame_dummy+0x1a>
  400154:	4798      	blx	r3
  400156:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40015a:	f7ff bfc5 	b.w	4000e8 <register_tm_clones>
  40015e:	bf00      	nop
  400160:	00000000 	.word	0x00000000
  400164:	0040909c 	.word	0x0040909c
  400168:	200009ac 	.word	0x200009ac
  40016c:	0040909c 	.word	0x0040909c
  400170:	00000000 	.word	0x00000000

00400174 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400174:	b510      	push	{r4, lr}
  400176:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400178:	4b10      	ldr	r3, [pc, #64]	; (4001bc <spi_master_init+0x48>)
  40017a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40017c:	2380      	movs	r3, #128	; 0x80
  40017e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400180:	6863      	ldr	r3, [r4, #4]
  400182:	f043 0301 	orr.w	r3, r3, #1
  400186:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400188:	6863      	ldr	r3, [r4, #4]
  40018a:	f043 0310 	orr.w	r3, r3, #16
  40018e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400190:	6863      	ldr	r3, [r4, #4]
  400192:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400196:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400198:	4620      	mov	r0, r4
  40019a:	2100      	movs	r1, #0
  40019c:	4b08      	ldr	r3, [pc, #32]	; (4001c0 <spi_master_init+0x4c>)
  40019e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4001a0:	6863      	ldr	r3, [r4, #4]
  4001a2:	f023 0302 	bic.w	r3, r3, #2
  4001a6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4001a8:	6863      	ldr	r3, [r4, #4]
  4001aa:	f023 0304 	bic.w	r3, r3, #4
  4001ae:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4001b0:	4620      	mov	r0, r4
  4001b2:	2100      	movs	r1, #0
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <spi_master_init+0x50>)
  4001b6:	4798      	blx	r3
  4001b8:	bd10      	pop	{r4, pc}
  4001ba:	bf00      	nop
  4001bc:	004002b5 	.word	0x004002b5
  4001c0:	004002c5 	.word	0x004002c5
  4001c4:	004002dd 	.word	0x004002dd

004001c8 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4001c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4001ca:	4605      	mov	r5, r0
  4001cc:	460c      	mov	r4, r1
  4001ce:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  4001d0:	4618      	mov	r0, r3
  4001d2:	4914      	ldr	r1, [pc, #80]	; (400224 <spi_master_setup_device+0x5c>)
  4001d4:	4b14      	ldr	r3, [pc, #80]	; (400228 <spi_master_setup_device+0x60>)
  4001d6:	4798      	blx	r3
  4001d8:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4001da:	4628      	mov	r0, r5
  4001dc:	6821      	ldr	r1, [r4, #0]
  4001de:	2200      	movs	r2, #0
  4001e0:	4613      	mov	r3, r2
  4001e2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 400240 <spi_master_setup_device+0x78>
  4001e6:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4001e8:	4628      	mov	r0, r5
  4001ea:	6821      	ldr	r1, [r4, #0]
  4001ec:	2208      	movs	r2, #8
  4001ee:	4b0f      	ldr	r3, [pc, #60]	; (40022c <spi_master_setup_device+0x64>)
  4001f0:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4001f2:	4628      	mov	r0, r5
  4001f4:	6821      	ldr	r1, [r4, #0]
  4001f6:	b2fa      	uxtb	r2, r7
  4001f8:	4b0d      	ldr	r3, [pc, #52]	; (400230 <spi_master_setup_device+0x68>)
  4001fa:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4001fc:	4628      	mov	r0, r5
  4001fe:	6821      	ldr	r1, [r4, #0]
  400200:	2208      	movs	r2, #8
  400202:	4b0c      	ldr	r3, [pc, #48]	; (400234 <spi_master_setup_device+0x6c>)
  400204:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400206:	4628      	mov	r0, r5
  400208:	6821      	ldr	r1, [r4, #0]
  40020a:	0872      	lsrs	r2, r6, #1
  40020c:	4b0a      	ldr	r3, [pc, #40]	; (400238 <spi_master_setup_device+0x70>)
  40020e:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400210:	f086 0201 	eor.w	r2, r6, #1
  400214:	4628      	mov	r0, r5
  400216:	6821      	ldr	r1, [r4, #0]
  400218:	f002 0201 	and.w	r2, r2, #1
  40021c:	4b07      	ldr	r3, [pc, #28]	; (40023c <spi_master_setup_device+0x74>)
  40021e:	4798      	blx	r3
  400220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400222:	bf00      	nop
  400224:	02dc6c00 	.word	0x02dc6c00
  400228:	004003c1 	.word	0x004003c1
  40022c:	004003ad 	.word	0x004003ad
  400230:	004003d9 	.word	0x004003d9
  400234:	00400369 	.word	0x00400369
  400238:	00400329 	.word	0x00400329
  40023c:	00400349 	.word	0x00400349
  400240:	004003f1 	.word	0x004003f1

00400244 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400244:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400246:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400248:	f013 0f04 	tst.w	r3, #4
  40024c:	d005      	beq.n	40025a <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40024e:	6809      	ldr	r1, [r1, #0]
  400250:	290f      	cmp	r1, #15
  400252:	d80b      	bhi.n	40026c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400254:	4b06      	ldr	r3, [pc, #24]	; (400270 <spi_select_device+0x2c>)
  400256:	4798      	blx	r3
  400258:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  40025a:	680b      	ldr	r3, [r1, #0]
  40025c:	2b03      	cmp	r3, #3
  40025e:	d805      	bhi.n	40026c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400260:	2201      	movs	r2, #1
  400262:	fa02 f103 	lsl.w	r1, r2, r3
  400266:	43c9      	mvns	r1, r1
  400268:	4b01      	ldr	r3, [pc, #4]	; (400270 <spi_select_device+0x2c>)
  40026a:	4798      	blx	r3
  40026c:	bd08      	pop	{r3, pc}
  40026e:	bf00      	nop
  400270:	004002c5 	.word	0x004002c5

00400274 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400278:	460c      	mov	r4, r1
  40027a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  40027c:	b960      	cbnz	r0, 400298 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  40027e:	2a00      	cmp	r2, #0
  400280:	dd0e      	ble.n	4002a0 <_read+0x2c>
  400282:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400284:	4e09      	ldr	r6, [pc, #36]	; (4002ac <_read+0x38>)
  400286:	4d0a      	ldr	r5, [pc, #40]	; (4002b0 <_read+0x3c>)
  400288:	6830      	ldr	r0, [r6, #0]
  40028a:	4621      	mov	r1, r4
  40028c:	682b      	ldr	r3, [r5, #0]
  40028e:	4798      	blx	r3
		ptr++;
  400290:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400292:	42bc      	cmp	r4, r7
  400294:	d1f8      	bne.n	400288 <_read+0x14>
  400296:	e006      	b.n	4002a6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400298:	f04f 30ff 	mov.w	r0, #4294967295
  40029c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  4002a0:	2000      	movs	r0, #0
  4002a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4002a6:	4640      	mov	r0, r8
	}
	return nChars;
}
  4002a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002ac:	20000c1c 	.word	0x20000c1c
  4002b0:	20000c14 	.word	0x20000c14

004002b4 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4002b4:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4002b6:	2015      	movs	r0, #21
  4002b8:	4b01      	ldr	r3, [pc, #4]	; (4002c0 <spi_enable_clock+0xc>)
  4002ba:	4798      	blx	r3
  4002bc:	bd08      	pop	{r3, pc}
  4002be:	bf00      	nop
  4002c0:	00401825 	.word	0x00401825

004002c4 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4002c4:	6843      	ldr	r3, [r0, #4]
  4002c6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002ca:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002cc:	6843      	ldr	r3, [r0, #4]
  4002ce:	0409      	lsls	r1, r1, #16
  4002d0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002d4:	430b      	orrs	r3, r1
  4002d6:	6043      	str	r3, [r0, #4]
  4002d8:	4770      	bx	lr
  4002da:	bf00      	nop

004002dc <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4002dc:	6843      	ldr	r3, [r0, #4]
  4002de:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4002e2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4002e4:	6843      	ldr	r3, [r0, #4]
  4002e6:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4002ea:	6041      	str	r1, [r0, #4]
  4002ec:	4770      	bx	lr
  4002ee:	bf00      	nop

004002f0 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002f0:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002f2:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002f6:	e001      	b.n	4002fc <spi_write+0xc>
		if (!timeout--) {
  4002f8:	3c01      	subs	r4, #1
  4002fa:	d011      	beq.n	400320 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002fc:	6905      	ldr	r5, [r0, #16]
  4002fe:	f015 0f02 	tst.w	r5, #2
  400302:	d0f9      	beq.n	4002f8 <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400304:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400306:	f014 0f02 	tst.w	r4, #2
  40030a:	d006      	beq.n	40031a <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40030c:	0412      	lsls	r2, r2, #16
  40030e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400312:	4311      	orrs	r1, r2
		if (uc_last) {
  400314:	b10b      	cbz	r3, 40031a <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  400316:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40031a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40031c:	2000      	movs	r0, #0
  40031e:	e000      	b.n	400322 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  400320:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  400322:	bc30      	pop	{r4, r5}
  400324:	4770      	bx	lr
  400326:	bf00      	nop

00400328 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400328:	b132      	cbz	r2, 400338 <spi_set_clock_polarity+0x10>
  40032a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40032e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400330:	f043 0301 	orr.w	r3, r3, #1
  400334:	6303      	str	r3, [r0, #48]	; 0x30
  400336:	4770      	bx	lr
  400338:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40033c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033e:	f023 0301 	bic.w	r3, r3, #1
  400342:	6303      	str	r3, [r0, #48]	; 0x30
  400344:	4770      	bx	lr
  400346:	bf00      	nop

00400348 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400348:	b132      	cbz	r2, 400358 <spi_set_clock_phase+0x10>
  40034a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40034e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400350:	f043 0302 	orr.w	r3, r3, #2
  400354:	6303      	str	r3, [r0, #48]	; 0x30
  400356:	4770      	bx	lr
  400358:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40035c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40035e:	f023 0302 	bic.w	r3, r3, #2
  400362:	6303      	str	r3, [r0, #48]	; 0x30
  400364:	4770      	bx	lr
  400366:	bf00      	nop

00400368 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400368:	2a04      	cmp	r2, #4
  40036a:	d10a      	bne.n	400382 <spi_configure_cs_behavior+0x1a>
  40036c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400370:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400372:	f023 0308 	bic.w	r3, r3, #8
  400376:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400378:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40037a:	f043 0304 	orr.w	r3, r3, #4
  40037e:	6303      	str	r3, [r0, #48]	; 0x30
  400380:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400382:	b952      	cbnz	r2, 40039a <spi_configure_cs_behavior+0x32>
  400384:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400388:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40038a:	f023 0308 	bic.w	r3, r3, #8
  40038e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400390:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400392:	f023 0304 	bic.w	r3, r3, #4
  400396:	6303      	str	r3, [r0, #48]	; 0x30
  400398:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40039a:	2a08      	cmp	r2, #8
  40039c:	d105      	bne.n	4003aa <spi_configure_cs_behavior+0x42>
  40039e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4003a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003a4:	f043 0308 	orr.w	r3, r3, #8
  4003a8:	6303      	str	r3, [r0, #48]	; 0x30
  4003aa:	4770      	bx	lr

004003ac <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4003ac:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4003b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4003b6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4003b8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003ba:	431a      	orrs	r2, r3
  4003bc:	630a      	str	r2, [r1, #48]	; 0x30
  4003be:	4770      	bx	lr

004003c0 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4003c0:	1e43      	subs	r3, r0, #1
  4003c2:	4419      	add	r1, r3
  4003c4:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4003c8:	1e43      	subs	r3, r0, #1
  4003ca:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4003cc:	bf94      	ite	ls
  4003ce:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  4003d0:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  4003d4:	b200      	sxth	r0, r0
  4003d6:	4770      	bx	lr

004003d8 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4003d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4003dc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003e2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003e6:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4003ea:	630a      	str	r2, [r1, #48]	; 0x30
  4003ec:	4770      	bx	lr
  4003ee:	bf00      	nop

004003f0 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4003f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4003f4:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4003f6:	b280      	uxth	r0, r0
  4003f8:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4003fa:	6b08      	ldr	r0, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
  4003fc:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400400:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400404:	630a      	str	r2, [r1, #48]	; 0x30
  400406:	4770      	bx	lr

00400408 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400408:	4b0f      	ldr	r3, [pc, #60]	; (400448 <twi_set_speed+0x40>)
  40040a:	4299      	cmp	r1, r3
  40040c:	d819      	bhi.n	400442 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40040e:	0049      	lsls	r1, r1, #1
  400410:	fbb2 f2f1 	udiv	r2, r2, r1
  400414:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400416:	2aff      	cmp	r2, #255	; 0xff
  400418:	d907      	bls.n	40042a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40041a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  40041c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40041e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400420:	2aff      	cmp	r2, #255	; 0xff
  400422:	d903      	bls.n	40042c <twi_set_speed+0x24>
  400424:	2b07      	cmp	r3, #7
  400426:	d1f9      	bne.n	40041c <twi_set_speed+0x14>
  400428:	e000      	b.n	40042c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40042a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40042c:	0211      	lsls	r1, r2, #8
  40042e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400430:	041b      	lsls	r3, r3, #16
  400432:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400436:	430b      	orrs	r3, r1
  400438:	b2d2      	uxtb	r2, r2
  40043a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  40043c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40043e:	2000      	movs	r0, #0
  400440:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400442:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400444:	4770      	bx	lr
  400446:	bf00      	nop
  400448:	00061a80 	.word	0x00061a80

0040044c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  40044c:	b538      	push	{r3, r4, r5, lr}
  40044e:	4604      	mov	r4, r0
  400450:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400452:	f04f 33ff 	mov.w	r3, #4294967295
  400456:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400458:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40045a:	2380      	movs	r3, #128	; 0x80
  40045c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  40045e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400460:	2308      	movs	r3, #8
  400462:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400464:	2320      	movs	r3, #32
  400466:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400468:	2304      	movs	r3, #4
  40046a:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40046c:	6849      	ldr	r1, [r1, #4]
  40046e:	682a      	ldr	r2, [r5, #0]
  400470:	4b05      	ldr	r3, [pc, #20]	; (400488 <twi_master_init+0x3c>)
  400472:	4798      	blx	r3
  400474:	2801      	cmp	r0, #1
  400476:	bf14      	ite	ne
  400478:	2000      	movne	r0, #0
  40047a:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  40047c:	7a6b      	ldrb	r3, [r5, #9]
  40047e:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400480:	bf04      	itt	eq
  400482:	2340      	moveq	r3, #64	; 0x40
  400484:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  400486:	bd38      	pop	{r3, r4, r5, pc}
  400488:	00400409 	.word	0x00400409

0040048c <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  40048c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  400490:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400492:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400494:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  400496:	2b00      	cmp	r3, #0
  400498:	d049      	beq.n	40052e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40049a:	2200      	movs	r2, #0
  40049c:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  40049e:	6848      	ldr	r0, [r1, #4]
  4004a0:	0200      	lsls	r0, r0, #8
  4004a2:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4004a6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  4004aa:	7c0d      	ldrb	r5, [r1, #16]
  4004ac:	042d      	lsls	r5, r5, #16
  4004ae:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4004b2:	4328      	orrs	r0, r5
  4004b4:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4004b6:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004b8:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4004ba:	b15a      	cbz	r2, 4004d4 <twi_master_read+0x48>
		return 0;

	val = addr[0];
  4004bc:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
  4004be:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
  4004c0:	bfc4      	itt	gt
  4004c2:	784d      	ldrbgt	r5, [r1, #1]
  4004c4:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
  4004c8:	2a02      	cmp	r2, #2
  4004ca:	dd04      	ble.n	4004d6 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
  4004cc:	788a      	ldrb	r2, [r1, #2]
  4004ce:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
  4004d2:	e000      	b.n	4004d6 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4004d4:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004d6:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4004d8:	2b01      	cmp	r3, #1
  4004da:	d104      	bne.n	4004e6 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4004dc:	2203      	movs	r2, #3
  4004de:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
  4004e0:	f04f 0c01 	mov.w	ip, #1
  4004e4:	e02b      	b.n	40053e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4004e6:	2201      	movs	r2, #1
  4004e8:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
  4004ea:	f04f 0c00 	mov.w	ip, #0
  4004ee:	e026      	b.n	40053e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4004f0:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  4004f2:	f411 7f80 	tst.w	r1, #256	; 0x100
  4004f6:	d11c      	bne.n	400532 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4004f8:	1e55      	subs	r5, r2, #1
  4004fa:	b1e2      	cbz	r2, 400536 <twi_master_read+0xaa>
  4004fc:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4004fe:	2b01      	cmp	r3, #1
  400500:	d105      	bne.n	40050e <twi_master_read+0x82>
  400502:	f1bc 0f00 	cmp.w	ip, #0
  400506:	d102      	bne.n	40050e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
  400508:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
  40050c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
  40050e:	f011 0f02 	tst.w	r1, #2
  400512:	d004      	beq.n	40051e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400514:	6b22      	ldr	r2, [r4, #48]	; 0x30
  400516:	7032      	strb	r2, [r6, #0]

		cnt--;
  400518:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  40051a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  40051c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  40051e:	2b00      	cmp	r3, #0
  400520:	d1e6      	bne.n	4004f0 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400522:	6a23      	ldr	r3, [r4, #32]
  400524:	f013 0f01 	tst.w	r3, #1
  400528:	d0fb      	beq.n	400522 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
  40052a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
  40052c:	e014      	b.n	400558 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40052e:	2001      	movs	r0, #1
  400530:	e012      	b.n	400558 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400532:	2005      	movs	r0, #5
  400534:	e010      	b.n	400558 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  400536:	2009      	movs	r0, #9
  400538:	e00e      	b.n	400558 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40053a:	2005      	movs	r0, #5
  40053c:	e00c      	b.n	400558 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40053e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400540:	f411 7080 	ands.w	r0, r1, #256	; 0x100
  400544:	d1f9      	bne.n	40053a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400546:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40054a:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
  40054e:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  400552:	f643 2798 	movw	r7, #15000	; 0x3a98
  400556:	e7d2      	b.n	4004fe <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  400558:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  40055c:	4770      	bx	lr
  40055e:	bf00      	nop

00400560 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400560:	b470      	push	{r4, r5, r6}
  400562:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400564:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400566:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  400568:	2a00      	cmp	r2, #0
  40056a:	d03f      	beq.n	4005ec <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40056c:	2400      	movs	r4, #0
  40056e:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400570:	7c0e      	ldrb	r6, [r1, #16]
  400572:	0436      	lsls	r6, r6, #16
  400574:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400578:	684d      	ldr	r5, [r1, #4]
  40057a:	022d      	lsls	r5, r5, #8
  40057c:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400580:	4335      	orrs	r5, r6
  400582:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400584:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400586:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400588:	b15c      	cbz	r4, 4005a2 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  40058a:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  40058c:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  40058e:	bfc4      	itt	gt
  400590:	784e      	ldrbgt	r6, [r1, #1]
  400592:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
  400596:	2c02      	cmp	r4, #2
  400598:	dd04      	ble.n	4005a4 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  40059a:	7889      	ldrb	r1, [r1, #2]
  40059c:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
  4005a0:	e000      	b.n	4005a4 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4005a2:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4005a4:	60dd      	str	r5, [r3, #12]
  4005a6:	e00b      	b.n	4005c0 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4005a8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005aa:	f411 7f80 	tst.w	r1, #256	; 0x100
  4005ae:	d11f      	bne.n	4005f0 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4005b0:	f011 0f04 	tst.w	r1, #4
  4005b4:	d0f8      	beq.n	4005a8 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4005b6:	f810 1b01 	ldrb.w	r1, [r0], #1
  4005ba:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4005bc:	3a01      	subs	r2, #1
  4005be:	d007      	beq.n	4005d0 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  4005c0:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005c2:	f411 7f80 	tst.w	r1, #256	; 0x100
  4005c6:	d115      	bne.n	4005f4 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4005c8:	f011 0f04 	tst.w	r1, #4
  4005cc:	d1f3      	bne.n	4005b6 <twi_master_write+0x56>
  4005ce:	e7eb      	b.n	4005a8 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4005d0:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005d2:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  4005d6:	d10f      	bne.n	4005f8 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  4005d8:	f012 0f04 	tst.w	r2, #4
  4005dc:	d0f8      	beq.n	4005d0 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4005de:	2202      	movs	r2, #2
  4005e0:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4005e2:	6a1a      	ldr	r2, [r3, #32]
  4005e4:	f012 0f01 	tst.w	r2, #1
  4005e8:	d0fb      	beq.n	4005e2 <twi_master_write+0x82>
  4005ea:	e006      	b.n	4005fa <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4005ec:	2001      	movs	r0, #1
  4005ee:	e004      	b.n	4005fa <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4005f0:	2005      	movs	r0, #5
  4005f2:	e002      	b.n	4005fa <twi_master_write+0x9a>
  4005f4:	2005      	movs	r0, #5
  4005f6:	e000      	b.n	4005fa <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4005f8:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  4005fa:	bc70      	pop	{r4, r5, r6}
  4005fc:	4770      	bx	lr
  4005fe:	bf00      	nop

00400600 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400600:	6943      	ldr	r3, [r0, #20]
  400602:	f013 0f02 	tst.w	r3, #2
  400606:	d004      	beq.n	400612 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400608:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40060c:	61c1      	str	r1, [r0, #28]
	return 0;
  40060e:	2000      	movs	r0, #0
  400610:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400612:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400614:	4770      	bx	lr
  400616:	bf00      	nop

00400618 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400618:	6943      	ldr	r3, [r0, #20]
  40061a:	f013 0f01 	tst.w	r3, #1
  40061e:	d005      	beq.n	40062c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400620:	6983      	ldr	r3, [r0, #24]
  400622:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400626:	600b      	str	r3, [r1, #0]

	return 0;
  400628:	2000      	movs	r0, #0
  40062a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  40062c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40062e:	4770      	bx	lr

00400630 <twi_init>:

#include <asf.h>
#include <math.h>
#include "IMU.h"

uint8_t twi_init(void){
  400630:	b500      	push	{lr}
  400632:	b085      	sub	sp, #20
	twi_options_t opt_twi;
	
	pmc_enable_periph_clk(ID_TWI0);	
  400634:	2013      	movs	r0, #19
  400636:	4b08      	ldr	r3, [pc, #32]	; (400658 <twi_init+0x28>)
  400638:	4798      	blx	r3
	
	opt_twi.master_clk = sysclk_get_cpu_hz();
  40063a:	4b08      	ldr	r3, [pc, #32]	; (40065c <twi_init+0x2c>)
  40063c:	9301      	str	r3, [sp, #4]
	opt_twi.speed = TWI_SPEED;
  40063e:	4b08      	ldr	r3, [pc, #32]	; (400660 <twi_init+0x30>)
  400640:	9302      	str	r3, [sp, #8]
	opt_twi.smbus = 0;
  400642:	2300      	movs	r3, #0
  400644:	f88d 300d 	strb.w	r3, [sp, #13]
	
	uint8_t twi_status = twi_master_init(TWI0, &opt_twi);
  400648:	4806      	ldr	r0, [pc, #24]	; (400664 <twi_init+0x34>)
  40064a:	a901      	add	r1, sp, #4
  40064c:	4b06      	ldr	r3, [pc, #24]	; (400668 <twi_init+0x38>)
  40064e:	4798      	blx	r3
	
	return twi_status;
}
  400650:	b2c0      	uxtb	r0, r0
  400652:	b005      	add	sp, #20
  400654:	f85d fb04 	ldr.w	pc, [sp], #4
  400658:	00401825 	.word	0x00401825
  40065c:	02dc6c00 	.word	0x02dc6c00
  400660:	00061a80 	.word	0x00061a80
  400664:	40018000 	.word	0x40018000
  400668:	0040044d 	.word	0x0040044d

0040066c <adxl_write>:
}

uint32_t adxl_write(
				uint8_t index,
				uint8_t  value,
				uint8_t addr){
  40066c:	b500      	push	{lr}
  40066e:	b089      	sub	sp, #36	; 0x24
  400670:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx;
	
	tx.addr[0]		=	index;
  400674:	f88d 000c 	strb.w	r0, [sp, #12]
	tx.addr_length	=	1;
  400678:	2301      	movs	r3, #1
  40067a:	9304      	str	r3, [sp, #16]
	tx.buffer		=	&value;
  40067c:	f10d 0107 	add.w	r1, sp, #7
  400680:	9105      	str	r1, [sp, #20]
	tx.length		=	1;
  400682:	9306      	str	r3, [sp, #24]
	tx.chip			=	addr;
  400684:	f88d 201c 	strb.w	r2, [sp, #28]
	
	return	twi_master_write(TWI0, &tx);
  400688:	4803      	ldr	r0, [pc, #12]	; (400698 <adxl_write+0x2c>)
  40068a:	a903      	add	r1, sp, #12
  40068c:	4b03      	ldr	r3, [pc, #12]	; (40069c <adxl_write+0x30>)
  40068e:	4798      	blx	r3
}
  400690:	b009      	add	sp, #36	; 0x24
  400692:	f85d fb04 	ldr.w	pc, [sp], #4
  400696:	bf00      	nop
  400698:	40018000 	.word	0x40018000
  40069c:	00400561 	.word	0x00400561

004006a0 <adxl_init>:
	
	return twi_status;
}

void adxl_init(void) 
{
  4006a0:	b510      	push	{r4, lr}
	//Low Address:
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B,ADXL_ADDR_LOW);	//16-bit, 13-bit mode
  4006a2:	2031      	movs	r0, #49	; 0x31
  4006a4:	210b      	movs	r1, #11
  4006a6:	2253      	movs	r2, #83	; 0x53
  4006a8:	4c0b      	ldr	r4, [pc, #44]	; (4006d8 <adxl_init+0x38>)
  4006aa:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x0F,ADXL_ADDR_LOW);		//Sample rate = 3200Hz = 0,3125ms
	adxl_write(ADXL_ADDR_BW_RATE,0x0D,ADXL_ADDR_LOW);		//Sample rate = 800Hz = 1,25ms
  4006ac:	202c      	movs	r0, #44	; 0x2c
  4006ae:	210d      	movs	r1, #13
  4006b0:	2253      	movs	r2, #83	; 0x53
  4006b2:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08,ADXL_ADDR_LOW);		//Start Measurement
  4006b4:	202d      	movs	r0, #45	; 0x2d
  4006b6:	2108      	movs	r1, #8
  4006b8:	2253      	movs	r2, #83	; 0x53
  4006ba:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_OFSTX,0x13,ADXL_ADDR_LOW);		// 0x13 * 15,6[mg/LSB] = 296,4 mg
	adxl_write(ADXL_ADDR_OFSTZ,0x81,ADXL_ADDR_LOW);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
	*/
	
	//High Address:
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B,ADXL_ADDR_HIGH);	//16-bit, 13-bit mode
  4006bc:	2031      	movs	r0, #49	; 0x31
  4006be:	210b      	movs	r1, #11
  4006c0:	221d      	movs	r2, #29
  4006c2:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x0F,ADXL_ADDR_HIGH);		//Sample rate = 3200Hz = 0,3125ms
	adxl_write(ADXL_ADDR_BW_RATE,0x0D,ADXL_ADDR_HIGH);		//Sample rate = 800Hz = 1,25ms
  4006c4:	202c      	movs	r0, #44	; 0x2c
  4006c6:	210d      	movs	r1, #13
  4006c8:	221d      	movs	r2, #29
  4006ca:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08,ADXL_ADDR_HIGH);		//Start Measurement
  4006cc:	202d      	movs	r0, #45	; 0x2d
  4006ce:	2108      	movs	r1, #8
  4006d0:	221d      	movs	r2, #29
  4006d2:	47a0      	blx	r4
  4006d4:	bd10      	pop	{r4, pc}
  4006d6:	bf00      	nop
  4006d8:	0040066d 	.word	0x0040066d

004006dc <itg_write>:
}

uint32_t itg_write(
				uint8_t index,
				uint8_t  value,
				uint8_t addr){
  4006dc:	b500      	push	{lr}
  4006de:	b089      	sub	sp, #36	; 0x24
  4006e0:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  4006e4:	2300      	movs	r3, #0
  4006e6:	9303      	str	r3, [sp, #12]
  4006e8:	9307      	str	r3, [sp, #28]
  4006ea:	f88d 000c 	strb.w	r0, [sp, #12]
  4006ee:	2301      	movs	r3, #1
  4006f0:	9304      	str	r3, [sp, #16]
  4006f2:	f10d 0107 	add.w	r1, sp, #7
  4006f6:	9105      	str	r1, [sp, #20]
  4006f8:	9306      	str	r3, [sp, #24]
  4006fa:	f88d 201c 	strb.w	r2, [sp, #28]
		.buffer			= &value,
		.length			= 1,
		.chip			= addr
	};
	
	return	twi_master_write(TWI0, &tx);
  4006fe:	4803      	ldr	r0, [pc, #12]	; (40070c <itg_write+0x30>)
  400700:	a903      	add	r1, sp, #12
  400702:	4b03      	ldr	r3, [pc, #12]	; (400710 <itg_write+0x34>)
  400704:	4798      	blx	r3
}
  400706:	b009      	add	sp, #36	; 0x24
  400708:	f85d fb04 	ldr.w	pc, [sp], #4
  40070c:	40018000 	.word	0x40018000
  400710:	00400561 	.word	0x00400561

00400714 <itg_init>:
	adxl_write(ADXL_ADDR_OFSTZ,0x81,ADXL_ADDR_HIGH);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
	*/	
}

void itg_init(void)
{
  400714:	b510      	push	{r4, lr}
	//Low Address:
	itg_write(ITG_ADDR_DLPF_FS,0x18,ITG_ADDR_LOW);	//2000/s - Sample Rate: 8KHz - LPF: 256Hz
  400716:	2016      	movs	r0, #22
  400718:	2118      	movs	r1, #24
  40071a:	2268      	movs	r2, #104	; 0x68
  40071c:	4c0f      	ldr	r4, [pc, #60]	; (40075c <itg_init+0x48>)
  40071e:	47a0      	blx	r4
	//itg_write(ITG_ADDR_DLPF_FS,0x1E,ITG_ADDR_LOW);	//2000/s - Sample Rate: 1KHz - LPF: 5Hz
	itg_write(ITG_ADDR_SMPLRT_DIV, 0,ITG_ADDR_LOW);	//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  400720:	2015      	movs	r0, #21
  400722:	2100      	movs	r1, #0
  400724:	2268      	movs	r2, #104	; 0x68
  400726:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11,ITG_ADDR_LOW);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  400728:	2017      	movs	r0, #23
  40072a:	2111      	movs	r1, #17
  40072c:	2268      	movs	r2, #104	; 0x68
  40072e:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00,ITG_ADDR_LOW);	//Clock Source: Internal Oscillator
  400730:	203e      	movs	r0, #62	; 0x3e
  400732:	2100      	movs	r1, #0
  400734:	2268      	movs	r2, #104	; 0x68
  400736:	47a0      	blx	r4
	
	//High Address:
	itg_write(ITG_ADDR_DLPF_FS,0x18,ITG_ADDR_HIGH);	//2000/s - Sample Rate: 8KHz - LPF: 256Hz
  400738:	2016      	movs	r0, #22
  40073a:	2118      	movs	r1, #24
  40073c:	2269      	movs	r2, #105	; 0x69
  40073e:	47a0      	blx	r4
	//itg_write(ITG_ADDR_DLPF_FS,0x1E,ITG_ADDR_HIGH);	//2000/s - Sample Rate: 8KHz - LPF: 5Hz
	itg_write(ITG_ADDR_SMPLRT_DIV, 0,ITG_ADDR_HIGH);//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  400740:	2015      	movs	r0, #21
  400742:	2100      	movs	r1, #0
  400744:	2269      	movs	r2, #105	; 0x69
  400746:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11,ITG_ADDR_HIGH);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  400748:	2017      	movs	r0, #23
  40074a:	2111      	movs	r1, #17
  40074c:	2269      	movs	r2, #105	; 0x69
  40074e:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00,ITG_ADDR_HIGH);	//Clock Source: Internal Oscillator
  400750:	203e      	movs	r0, #62	; 0x3e
  400752:	2100      	movs	r1, #0
  400754:	2269      	movs	r2, #105	; 0x69
  400756:	47a0      	blx	r4
  400758:	bd10      	pop	{r4, pc}
  40075a:	bf00      	nop
  40075c:	004006dd 	.word	0x004006dd

00400760 <adxl_multiplereads>:

uint32_t adxl_multiplereads(uint8_t index,
							uint8_t *value, 
							uint8_t length,
							uint8_t addr)
{
  400760:	b500      	push	{lr}
  400762:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  400764:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  400768:	2001      	movs	r0, #1
  40076a:	9002      	str	r0, [sp, #8]
	rx.buffer		=	value;
  40076c:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  40076e:	9204      	str	r2, [sp, #16]
	rx.chip			=	addr;
  400770:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  400774:	4803      	ldr	r0, [pc, #12]	; (400784 <adxl_multiplereads+0x24>)
  400776:	a901      	add	r1, sp, #4
  400778:	4b03      	ldr	r3, [pc, #12]	; (400788 <adxl_multiplereads+0x28>)
  40077a:	4798      	blx	r3
}
  40077c:	b007      	add	sp, #28
  40077e:	f85d fb04 	ldr.w	pc, [sp], #4
  400782:	bf00      	nop
  400784:	40018000 	.word	0x40018000
  400788:	0040048d 	.word	0x0040048d

0040078c <itg_multiplereads>:

uint32_t itg_multiplereads(	uint8_t index,
							uint8_t *value,
							uint8_t length,
							uint8_t addr)
{
  40078c:	b500      	push	{lr}
  40078e:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  400790:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  400794:	2001      	movs	r0, #1
  400796:	9002      	str	r0, [sp, #8]
	rx.buffer		=	value;
  400798:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  40079a:	9204      	str	r2, [sp, #16]
	rx.chip			=	addr;
  40079c:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  4007a0:	4803      	ldr	r0, [pc, #12]	; (4007b0 <itg_multiplereads+0x24>)
  4007a2:	a901      	add	r1, sp, #4
  4007a4:	4b03      	ldr	r3, [pc, #12]	; (4007b4 <itg_multiplereads+0x28>)
  4007a6:	4798      	blx	r3
}
  4007a8:	b007      	add	sp, #28
  4007aa:	f85d fb04 	ldr.w	pc, [sp], #4
  4007ae:	bf00      	nop
  4007b0:	40018000 	.word	0x40018000
  4007b4:	0040048d 	.word	0x0040048d

004007b8 <get_all_gyro_value>:

void get_all_gyro_value(float *value, uint8_t addr){
  4007b8:	b570      	push	{r4, r5, r6, lr}
  4007ba:	4604      	mov	r4, r0
  4007bc:	460b      	mov	r3, r1
	static uint8_t buf[6];
	uint16_t itg = 0;
	
	
	itg_multiplereads(ITG_ADDR_DATAX1, &buf, 6, addr);
  4007be:	4d31      	ldr	r5, [pc, #196]	; (400884 <get_all_gyro_value+0xcc>)
  4007c0:	201d      	movs	r0, #29
  4007c2:	4629      	mov	r1, r5
  4007c4:	2206      	movs	r2, #6
  4007c6:	4e30      	ldr	r6, [pc, #192]	; (400888 <get_all_gyro_value+0xd0>)
  4007c8:	47b0      	blx	r6
	
	//EIXO X:
	if ( (buf[0] & 0x80) == 0x80 ){
  4007ca:	782b      	ldrb	r3, [r5, #0]
  4007cc:	f013 0f80 	tst.w	r3, #128	; 0x80
  4007d0:	d00e      	beq.n	4007f0 <get_all_gyro_value+0x38>
		itg = (buf[0] << 8) | (buf[1]);
  4007d2:	7868      	ldrb	r0, [r5, #1]
  4007d4:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  4007d8:	4258      	negs	r0, r3
		value[0] = -(((float)itg) / 14.375);
  4007da:	f3c0 000e 	ubfx	r0, r0, #0, #15
  4007de:	4b2b      	ldr	r3, [pc, #172]	; (40088c <get_all_gyro_value+0xd4>)
  4007e0:	4798      	blx	r3
  4007e2:	492b      	ldr	r1, [pc, #172]	; (400890 <get_all_gyro_value+0xd8>)
  4007e4:	4b2b      	ldr	r3, [pc, #172]	; (400894 <get_all_gyro_value+0xdc>)
  4007e6:	4798      	blx	r3
  4007e8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4007ec:	6020      	str	r0, [r4, #0]
  4007ee:	e009      	b.n	400804 <get_all_gyro_value+0x4c>
	}
	else {
		itg = (buf[0] << 8) | (buf[1]);
  4007f0:	4a24      	ldr	r2, [pc, #144]	; (400884 <get_all_gyro_value+0xcc>)
  4007f2:	7850      	ldrb	r0, [r2, #1]
		value[0] = (((float)itg) / 14.375);
  4007f4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4007f8:	4b24      	ldr	r3, [pc, #144]	; (40088c <get_all_gyro_value+0xd4>)
  4007fa:	4798      	blx	r3
  4007fc:	4924      	ldr	r1, [pc, #144]	; (400890 <get_all_gyro_value+0xd8>)
  4007fe:	4b25      	ldr	r3, [pc, #148]	; (400894 <get_all_gyro_value+0xdc>)
  400800:	4798      	blx	r3
  400802:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[2] & 0x80) == 0x80 ){
  400804:	4b1f      	ldr	r3, [pc, #124]	; (400884 <get_all_gyro_value+0xcc>)
  400806:	789b      	ldrb	r3, [r3, #2]
  400808:	f013 0f80 	tst.w	r3, #128	; 0x80
  40080c:	d00f      	beq.n	40082e <get_all_gyro_value+0x76>
		itg = (buf[2] << 8) | (buf[3]);
  40080e:	4a1d      	ldr	r2, [pc, #116]	; (400884 <get_all_gyro_value+0xcc>)
  400810:	78d0      	ldrb	r0, [r2, #3]
  400812:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  400816:	4258      	negs	r0, r3
		value[1] = -(((float)itg) / 14.375);
  400818:	f3c0 000e 	ubfx	r0, r0, #0, #15
  40081c:	4b1b      	ldr	r3, [pc, #108]	; (40088c <get_all_gyro_value+0xd4>)
  40081e:	4798      	blx	r3
  400820:	491b      	ldr	r1, [pc, #108]	; (400890 <get_all_gyro_value+0xd8>)
  400822:	4b1c      	ldr	r3, [pc, #112]	; (400894 <get_all_gyro_value+0xdc>)
  400824:	4798      	blx	r3
  400826:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40082a:	6060      	str	r0, [r4, #4]
  40082c:	e009      	b.n	400842 <get_all_gyro_value+0x8a>
	}
	else {
		itg = (buf[2] << 8) | (buf[3]);
  40082e:	4a15      	ldr	r2, [pc, #84]	; (400884 <get_all_gyro_value+0xcc>)
  400830:	78d0      	ldrb	r0, [r2, #3]
		value[1] = (((float)itg) / 14.375);
  400832:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400836:	4b15      	ldr	r3, [pc, #84]	; (40088c <get_all_gyro_value+0xd4>)
  400838:	4798      	blx	r3
  40083a:	4915      	ldr	r1, [pc, #84]	; (400890 <get_all_gyro_value+0xd8>)
  40083c:	4b15      	ldr	r3, [pc, #84]	; (400894 <get_all_gyro_value+0xdc>)
  40083e:	4798      	blx	r3
  400840:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[4] & 0x80) == 0x80 ){
  400842:	4b10      	ldr	r3, [pc, #64]	; (400884 <get_all_gyro_value+0xcc>)
  400844:	791b      	ldrb	r3, [r3, #4]
  400846:	f013 0f80 	tst.w	r3, #128	; 0x80
  40084a:	d00f      	beq.n	40086c <get_all_gyro_value+0xb4>
		itg = (buf[4] << 8) | (buf[5]);
  40084c:	4a0d      	ldr	r2, [pc, #52]	; (400884 <get_all_gyro_value+0xcc>)
  40084e:	7950      	ldrb	r0, [r2, #5]
  400850:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  400854:	4258      	negs	r0, r3
		value[2] = -(((float)itg) / 14.375);
  400856:	f3c0 000e 	ubfx	r0, r0, #0, #15
  40085a:	4b0c      	ldr	r3, [pc, #48]	; (40088c <get_all_gyro_value+0xd4>)
  40085c:	4798      	blx	r3
  40085e:	490c      	ldr	r1, [pc, #48]	; (400890 <get_all_gyro_value+0xd8>)
  400860:	4b0c      	ldr	r3, [pc, #48]	; (400894 <get_all_gyro_value+0xdc>)
  400862:	4798      	blx	r3
  400864:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400868:	60a0      	str	r0, [r4, #8]
  40086a:	bd70      	pop	{r4, r5, r6, pc}
	}
	else {
		itg = (buf[4] << 8) | (buf[5]);
  40086c:	4a05      	ldr	r2, [pc, #20]	; (400884 <get_all_gyro_value+0xcc>)
  40086e:	7950      	ldrb	r0, [r2, #5]
		value[2] = (((float)itg) / 14.375);
  400870:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400874:	4b05      	ldr	r3, [pc, #20]	; (40088c <get_all_gyro_value+0xd4>)
  400876:	4798      	blx	r3
  400878:	4905      	ldr	r1, [pc, #20]	; (400890 <get_all_gyro_value+0xd8>)
  40087a:	4b06      	ldr	r3, [pc, #24]	; (400894 <get_all_gyro_value+0xdc>)
  40087c:	4798      	blx	r3
  40087e:	60a0      	str	r0, [r4, #8]
  400880:	bd70      	pop	{r4, r5, r6, pc}
  400882:	bf00      	nop
  400884:	200009c4 	.word	0x200009c4
  400888:	0040078d 	.word	0x0040078d
  40088c:	00402b39 	.word	0x00402b39
  400890:	41660000 	.word	0x41660000
  400894:	00402d51 	.word	0x00402d51

00400898 <angleXY>:
	}
}

uint8_t angleXY (float *value, uint8_t addr){
  400898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40089a:	4606      	mov	r6, r0
  40089c:	460c      	mov	r4, r1
	static uint8_t buf[4];
	uint16_t adxl = 0;
	float value_X,value_Y = 0.0;
	
	uint32_t check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, addr);
  40089e:	2032      	movs	r0, #50	; 0x32
  4008a0:	4947      	ldr	r1, [pc, #284]	; (4009c0 <angleXY+0x128>)
  4008a2:	2204      	movs	r2, #4
  4008a4:	4623      	mov	r3, r4
  4008a6:	4d47      	ldr	r5, [pc, #284]	; (4009c4 <angleXY+0x12c>)
  4008a8:	47a8      	blx	r5
	if (check != TWI_SUCCESS)
  4008aa:	b108      	cbz	r0, 4008b0 <angleXY+0x18>
		return check;
  4008ac:	b2c0      	uxtb	r0, r0
  4008ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  4008b0:	4b43      	ldr	r3, [pc, #268]	; (4009c0 <angleXY+0x128>)
  4008b2:	785b      	ldrb	r3, [r3, #1]
  4008b4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4008b8:	2af0      	cmp	r2, #240	; 0xf0
  4008ba:	d114      	bne.n	4008e6 <angleXY+0x4e>
		adxl = (buf[1] << 8) | (buf[0]);
  4008bc:	4a40      	ldr	r2, [pc, #256]	; (4009c0 <angleXY+0x128>)
  4008be:	7810      	ldrb	r0, [r2, #0]
  4008c0:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4008c4:	4258      	negs	r0, r3
		value_X = -(3.9 * ((float)adxl));
  4008c6:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4008ca:	4b3f      	ldr	r3, [pc, #252]	; (4009c8 <angleXY+0x130>)
  4008cc:	4798      	blx	r3
  4008ce:	4b3f      	ldr	r3, [pc, #252]	; (4009cc <angleXY+0x134>)
  4008d0:	4798      	blx	r3
  4008d2:	a337      	add	r3, pc, #220	; (adr r3, 4009b0 <angleXY+0x118>)
  4008d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008d8:	4d3d      	ldr	r5, [pc, #244]	; (4009d0 <angleXY+0x138>)
  4008da:	47a8      	blx	r5
  4008dc:	4b3d      	ldr	r3, [pc, #244]	; (4009d4 <angleXY+0x13c>)
  4008de:	4798      	blx	r3
  4008e0:	f100 4700 	add.w	r7, r0, #2147483648	; 0x80000000
  4008e4:	e00f      	b.n	400906 <angleXY+0x6e>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  4008e6:	4a36      	ldr	r2, [pc, #216]	; (4009c0 <angleXY+0x128>)
  4008e8:	7810      	ldrb	r0, [r2, #0]
		value_X = (3.9 * ((float)adxl));
  4008ea:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4008ee:	4b36      	ldr	r3, [pc, #216]	; (4009c8 <angleXY+0x130>)
  4008f0:	4798      	blx	r3
  4008f2:	4b36      	ldr	r3, [pc, #216]	; (4009cc <angleXY+0x134>)
  4008f4:	4798      	blx	r3
  4008f6:	a32e      	add	r3, pc, #184	; (adr r3, 4009b0 <angleXY+0x118>)
  4008f8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008fc:	4d34      	ldr	r5, [pc, #208]	; (4009d0 <angleXY+0x138>)
  4008fe:	47a8      	blx	r5
  400900:	4b34      	ldr	r3, [pc, #208]	; (4009d4 <angleXY+0x13c>)
  400902:	4798      	blx	r3
  400904:	4607      	mov	r7, r0
	}
	
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  400906:	4b2e      	ldr	r3, [pc, #184]	; (4009c0 <angleXY+0x128>)
  400908:	78db      	ldrb	r3, [r3, #3]
  40090a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  40090e:	2af0      	cmp	r2, #240	; 0xf0
  400910:	d114      	bne.n	40093c <angleXY+0xa4>
		adxl = (buf[3] << 8) | (buf[2]);
  400912:	4a2b      	ldr	r2, [pc, #172]	; (4009c0 <angleXY+0x128>)
  400914:	7890      	ldrb	r0, [r2, #2]
  400916:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  40091a:	4258      	negs	r0, r3
		value_Y = -(3.9 * ((float)adxl));
  40091c:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400920:	4b29      	ldr	r3, [pc, #164]	; (4009c8 <angleXY+0x130>)
  400922:	4798      	blx	r3
  400924:	4b29      	ldr	r3, [pc, #164]	; (4009cc <angleXY+0x134>)
  400926:	4798      	blx	r3
  400928:	a321      	add	r3, pc, #132	; (adr r3, 4009b0 <angleXY+0x118>)
  40092a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40092e:	4d28      	ldr	r5, [pc, #160]	; (4009d0 <angleXY+0x138>)
  400930:	47a8      	blx	r5
  400932:	4b28      	ldr	r3, [pc, #160]	; (4009d4 <angleXY+0x13c>)
  400934:	4798      	blx	r3
  400936:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
  40093a:	e00f      	b.n	40095c <angleXY+0xc4>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  40093c:	4a20      	ldr	r2, [pc, #128]	; (4009c0 <angleXY+0x128>)
  40093e:	7890      	ldrb	r0, [r2, #2]
		value_Y = (3.9 * ((float)adxl));
  400940:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400944:	4b20      	ldr	r3, [pc, #128]	; (4009c8 <angleXY+0x130>)
  400946:	4798      	blx	r3
  400948:	4b20      	ldr	r3, [pc, #128]	; (4009cc <angleXY+0x134>)
  40094a:	4798      	blx	r3
  40094c:	a318      	add	r3, pc, #96	; (adr r3, 4009b0 <angleXY+0x118>)
  40094e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400952:	4d1f      	ldr	r5, [pc, #124]	; (4009d0 <angleXY+0x138>)
  400954:	47a8      	blx	r5
  400956:	4b1f      	ldr	r3, [pc, #124]	; (4009d4 <angleXY+0x13c>)
  400958:	4798      	blx	r3
  40095a:	4605      	mov	r5, r0
	}
	
	//Offset dos Eixos:
	if (addr == ADXL_ADDR_HIGH){
  40095c:	2c1d      	cmp	r4, #29
  40095e:	d109      	bne.n	400974 <angleXY+0xdc>
		value_X = value_X + ADXL_OFSTX_HIGH;
  400960:	4638      	mov	r0, r7
  400962:	491d      	ldr	r1, [pc, #116]	; (4009d8 <angleXY+0x140>)
  400964:	4b1d      	ldr	r3, [pc, #116]	; (4009dc <angleXY+0x144>)
  400966:	4798      	blx	r3
  400968:	4604      	mov	r4, r0
		value_Y = value_Y + ADXL_OFSTY_HIGH;
  40096a:	4628      	mov	r0, r5
  40096c:	491c      	ldr	r1, [pc, #112]	; (4009e0 <angleXY+0x148>)
  40096e:	4b1d      	ldr	r3, [pc, #116]	; (4009e4 <angleXY+0x14c>)
  400970:	4798      	blx	r3
  400972:	e00a      	b.n	40098a <angleXY+0xf2>
	}
	else if (addr == ADXL_ADDR_LOW){
  400974:	2c53      	cmp	r4, #83	; 0x53
  400976:	d119      	bne.n	4009ac <angleXY+0x114>
		value_X = value_X + ADXL_OFSTX_LOW;
  400978:	4638      	mov	r0, r7
  40097a:	491b      	ldr	r1, [pc, #108]	; (4009e8 <angleXY+0x150>)
  40097c:	4b17      	ldr	r3, [pc, #92]	; (4009dc <angleXY+0x144>)
  40097e:	4798      	blx	r3
  400980:	4604      	mov	r4, r0
		value_Y = value_Y + ADXL_OFSTY_LOW;
  400982:	4628      	mov	r0, r5
  400984:	4916      	ldr	r1, [pc, #88]	; (4009e0 <angleXY+0x148>)
  400986:	4b17      	ldr	r3, [pc, #92]	; (4009e4 <angleXY+0x14c>)
  400988:	4798      	blx	r3
	else {
		return check;
	}
	
	//Calculo Tangente:
	*value = atanf(value_Y/value_X) * (180.0/PI);
  40098a:	4621      	mov	r1, r4
  40098c:	4b17      	ldr	r3, [pc, #92]	; (4009ec <angleXY+0x154>)
  40098e:	4798      	blx	r3
  400990:	4b17      	ldr	r3, [pc, #92]	; (4009f0 <angleXY+0x158>)
  400992:	4798      	blx	r3
  400994:	4b0d      	ldr	r3, [pc, #52]	; (4009cc <angleXY+0x134>)
  400996:	4798      	blx	r3
  400998:	a307      	add	r3, pc, #28	; (adr r3, 4009b8 <angleXY+0x120>)
  40099a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40099e:	4c0c      	ldr	r4, [pc, #48]	; (4009d0 <angleXY+0x138>)
  4009a0:	47a0      	blx	r4
  4009a2:	4b0c      	ldr	r3, [pc, #48]	; (4009d4 <angleXY+0x13c>)
  4009a4:	4798      	blx	r3
  4009a6:	6030      	str	r0, [r6, #0]
	
	return TWI_SUCCESS;
  4009a8:	2000      	movs	r0, #0
  4009aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if (addr == ADXL_ADDR_LOW){
		value_X = value_X + ADXL_OFSTX_LOW;
		value_Y = value_Y + ADXL_OFSTY_LOW;
	}
	else {
		return check;
  4009ac:	2000      	movs	r0, #0
	
	//Calculo Tangente:
	*value = atanf(value_Y/value_X) * (180.0/PI);
	
	return TWI_SUCCESS;
}
  4009ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4009b0:	33333333 	.word	0x33333333
  4009b4:	400f3333 	.word	0x400f3333
  4009b8:	1a53b118 	.word	0x1a53b118
  4009bc:	404ca5dc 	.word	0x404ca5dc
  4009c0:	200009cc 	.word	0x200009cc
  4009c4:	00400761 	.word	0x00400761
  4009c8:	00402b39 	.word	0x00402b39
  4009cc:	00402461 	.word	0x00402461
  4009d0:	00402509 	.word	0x00402509
  4009d4:	0040292d 	.word	0x0040292d
  4009d8:	428c0000 	.word	0x428c0000
  4009dc:	004029d5 	.word	0x004029d5
  4009e0:	43fa0000 	.word	0x43fa0000
  4009e4:	004029d9 	.word	0x004029d9
  4009e8:	43c80000 	.word	0x43c80000
  4009ec:	00402d51 	.word	0x00402d51
  4009f0:	00401f51 	.word	0x00401f51
  4009f4:	f3af 8000 	nop.w

004009f8 <get_all_acel_value>:

void get_all_acel_value(float *value, uint8_t addr){
  4009f8:	b570      	push	{r4, r5, r6, lr}
  4009fa:	4604      	mov	r4, r0
  4009fc:	460b      	mov	r3, r1
	static uint8_t buf[6];
	uint16_t adxl = 0;
	
	adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 6, addr);
  4009fe:	4d46      	ldr	r5, [pc, #280]	; (400b18 <get_all_acel_value+0x120>)
  400a00:	2032      	movs	r0, #50	; 0x32
  400a02:	4629      	mov	r1, r5
  400a04:	2206      	movs	r2, #6
  400a06:	4e45      	ldr	r6, [pc, #276]	; (400b1c <get_all_acel_value+0x124>)
  400a08:	47b0      	blx	r6
	
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  400a0a:	786b      	ldrb	r3, [r5, #1]
  400a0c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400a10:	2af0      	cmp	r2, #240	; 0xf0
  400a12:	d114      	bne.n	400a3e <get_all_acel_value+0x46>
		adxl = (buf[1] << 8) | (buf[0]);
  400a14:	7828      	ldrb	r0, [r5, #0]
  400a16:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400a1a:	4258      	negs	r0, r3
		value[0] = -(3.9 * ((float)adxl));
  400a1c:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400a20:	4b3f      	ldr	r3, [pc, #252]	; (400b20 <get_all_acel_value+0x128>)
  400a22:	4798      	blx	r3
  400a24:	4b3f      	ldr	r3, [pc, #252]	; (400b24 <get_all_acel_value+0x12c>)
  400a26:	4798      	blx	r3
  400a28:	a339      	add	r3, pc, #228	; (adr r3, 400b10 <get_all_acel_value+0x118>)
  400a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a2e:	4d3e      	ldr	r5, [pc, #248]	; (400b28 <get_all_acel_value+0x130>)
  400a30:	47a8      	blx	r5
  400a32:	4b3e      	ldr	r3, [pc, #248]	; (400b2c <get_all_acel_value+0x134>)
  400a34:	4798      	blx	r3
  400a36:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400a3a:	6020      	str	r0, [r4, #0]
  400a3c:	e00f      	b.n	400a5e <get_all_acel_value+0x66>
	} 
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  400a3e:	4a36      	ldr	r2, [pc, #216]	; (400b18 <get_all_acel_value+0x120>)
  400a40:	7810      	ldrb	r0, [r2, #0]
		value[0] = (3.9 * ((float)adxl));
  400a42:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400a46:	4b36      	ldr	r3, [pc, #216]	; (400b20 <get_all_acel_value+0x128>)
  400a48:	4798      	blx	r3
  400a4a:	4b36      	ldr	r3, [pc, #216]	; (400b24 <get_all_acel_value+0x12c>)
  400a4c:	4798      	blx	r3
  400a4e:	a330      	add	r3, pc, #192	; (adr r3, 400b10 <get_all_acel_value+0x118>)
  400a50:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a54:	4d34      	ldr	r5, [pc, #208]	; (400b28 <get_all_acel_value+0x130>)
  400a56:	47a8      	blx	r5
  400a58:	4b34      	ldr	r3, [pc, #208]	; (400b2c <get_all_acel_value+0x134>)
  400a5a:	4798      	blx	r3
  400a5c:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  400a5e:	4b2e      	ldr	r3, [pc, #184]	; (400b18 <get_all_acel_value+0x120>)
  400a60:	78db      	ldrb	r3, [r3, #3]
  400a62:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400a66:	2af0      	cmp	r2, #240	; 0xf0
  400a68:	d115      	bne.n	400a96 <get_all_acel_value+0x9e>
		adxl = (buf[3] << 8) | (buf[2]);
  400a6a:	4a2b      	ldr	r2, [pc, #172]	; (400b18 <get_all_acel_value+0x120>)
  400a6c:	7890      	ldrb	r0, [r2, #2]
  400a6e:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400a72:	4258      	negs	r0, r3
		value[1] = -(3.9 * ((float)adxl));
  400a74:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400a78:	4b29      	ldr	r3, [pc, #164]	; (400b20 <get_all_acel_value+0x128>)
  400a7a:	4798      	blx	r3
  400a7c:	4b29      	ldr	r3, [pc, #164]	; (400b24 <get_all_acel_value+0x12c>)
  400a7e:	4798      	blx	r3
  400a80:	a323      	add	r3, pc, #140	; (adr r3, 400b10 <get_all_acel_value+0x118>)
  400a82:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a86:	4d28      	ldr	r5, [pc, #160]	; (400b28 <get_all_acel_value+0x130>)
  400a88:	47a8      	blx	r5
  400a8a:	4b28      	ldr	r3, [pc, #160]	; (400b2c <get_all_acel_value+0x134>)
  400a8c:	4798      	blx	r3
  400a8e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400a92:	6060      	str	r0, [r4, #4]
  400a94:	e00f      	b.n	400ab6 <get_all_acel_value+0xbe>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  400a96:	4a20      	ldr	r2, [pc, #128]	; (400b18 <get_all_acel_value+0x120>)
  400a98:	7890      	ldrb	r0, [r2, #2]
		value[1] = (3.9 * ((float)adxl));
  400a9a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400a9e:	4b20      	ldr	r3, [pc, #128]	; (400b20 <get_all_acel_value+0x128>)
  400aa0:	4798      	blx	r3
  400aa2:	4b20      	ldr	r3, [pc, #128]	; (400b24 <get_all_acel_value+0x12c>)
  400aa4:	4798      	blx	r3
  400aa6:	a31a      	add	r3, pc, #104	; (adr r3, 400b10 <get_all_acel_value+0x118>)
  400aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
  400aac:	4d1e      	ldr	r5, [pc, #120]	; (400b28 <get_all_acel_value+0x130>)
  400aae:	47a8      	blx	r5
  400ab0:	4b1e      	ldr	r3, [pc, #120]	; (400b2c <get_all_acel_value+0x134>)
  400ab2:	4798      	blx	r3
  400ab4:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[5] & 0xF0) == 0xF0 ){
  400ab6:	4b18      	ldr	r3, [pc, #96]	; (400b18 <get_all_acel_value+0x120>)
  400ab8:	795b      	ldrb	r3, [r3, #5]
  400aba:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400abe:	2af0      	cmp	r2, #240	; 0xf0
  400ac0:	d115      	bne.n	400aee <get_all_acel_value+0xf6>
		adxl = (buf[5] << 8) | (buf[4]);
  400ac2:	4a15      	ldr	r2, [pc, #84]	; (400b18 <get_all_acel_value+0x120>)
  400ac4:	7910      	ldrb	r0, [r2, #4]
  400ac6:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400aca:	4258      	negs	r0, r3
		value[2] = -(3.9 * ((float)adxl));
  400acc:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400ad0:	4b13      	ldr	r3, [pc, #76]	; (400b20 <get_all_acel_value+0x128>)
  400ad2:	4798      	blx	r3
  400ad4:	4b13      	ldr	r3, [pc, #76]	; (400b24 <get_all_acel_value+0x12c>)
  400ad6:	4798      	blx	r3
  400ad8:	a30d      	add	r3, pc, #52	; (adr r3, 400b10 <get_all_acel_value+0x118>)
  400ada:	e9d3 2300 	ldrd	r2, r3, [r3]
  400ade:	4d12      	ldr	r5, [pc, #72]	; (400b28 <get_all_acel_value+0x130>)
  400ae0:	47a8      	blx	r5
  400ae2:	4b12      	ldr	r3, [pc, #72]	; (400b2c <get_all_acel_value+0x134>)
  400ae4:	4798      	blx	r3
  400ae6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400aea:	60a0      	str	r0, [r4, #8]
  400aec:	bd70      	pop	{r4, r5, r6, pc}
	}
	else {
		adxl = (buf[5] << 8) | (buf[4]);
  400aee:	4a0a      	ldr	r2, [pc, #40]	; (400b18 <get_all_acel_value+0x120>)
  400af0:	7910      	ldrb	r0, [r2, #4]
		value[2] = (3.9 * ((float)adxl));
  400af2:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400af6:	4b0a      	ldr	r3, [pc, #40]	; (400b20 <get_all_acel_value+0x128>)
  400af8:	4798      	blx	r3
  400afa:	4b0a      	ldr	r3, [pc, #40]	; (400b24 <get_all_acel_value+0x12c>)
  400afc:	4798      	blx	r3
  400afe:	a304      	add	r3, pc, #16	; (adr r3, 400b10 <get_all_acel_value+0x118>)
  400b00:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b04:	4d08      	ldr	r5, [pc, #32]	; (400b28 <get_all_acel_value+0x130>)
  400b06:	47a8      	blx	r5
  400b08:	4b08      	ldr	r3, [pc, #32]	; (400b2c <get_all_acel_value+0x134>)
  400b0a:	4798      	blx	r3
  400b0c:	60a0      	str	r0, [r4, #8]
  400b0e:	bd70      	pop	{r4, r5, r6, pc}
  400b10:	33333333 	.word	0x33333333
  400b14:	400f3333 	.word	0x400f3333
  400b18:	200009d0 	.word	0x200009d0
  400b1c:	00400761 	.word	0x00400761
  400b20:	00402b39 	.word	0x00402b39
  400b24:	00402461 	.word	0x00402461
  400b28:	00402509 	.word	0x00402509
  400b2c:	0040292d 	.word	0x0040292d

00400b30 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b34:	460e      	mov	r6, r1
  400b36:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b38:	3801      	subs	r0, #1
  400b3a:	2802      	cmp	r0, #2
  400b3c:	d80f      	bhi.n	400b5e <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  400b3e:	b192      	cbz	r2, 400b66 <_write+0x36>
  400b40:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b42:	f8df 803c 	ldr.w	r8, [pc, #60]	; 400b80 <_write+0x50>
  400b46:	4f0d      	ldr	r7, [pc, #52]	; (400b7c <_write+0x4c>)
  400b48:	f8d8 0000 	ldr.w	r0, [r8]
  400b4c:	5d31      	ldrb	r1, [r6, r4]
  400b4e:	683b      	ldr	r3, [r7, #0]
  400b50:	4798      	blx	r3
  400b52:	2800      	cmp	r0, #0
  400b54:	db0a      	blt.n	400b6c <_write+0x3c>
			return -1;
		}
		++nChars;
  400b56:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b58:	42a5      	cmp	r5, r4
  400b5a:	d1f5      	bne.n	400b48 <_write+0x18>
  400b5c:	e00a      	b.n	400b74 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400b5e:	f04f 30ff 	mov.w	r0, #4294967295
  400b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  400b66:	2000      	movs	r0, #0
  400b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400b6c:	f04f 30ff 	mov.w	r0, #4294967295
  400b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  400b74:	4620      	mov	r0, r4
	}
	return nChars;
}
  400b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400b7a:	bf00      	nop
  400b7c:	20000c18 	.word	0x20000c18
  400b80:	20000c1c 	.word	0x20000c1c

00400b84 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400b84:	b470      	push	{r4, r5, r6}
  400b86:	b083      	sub	sp, #12
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400b88:	f1c0 0011 	rsb	r0, r0, #17
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400b8c:	2810      	cmp	r0, #16
  400b8e:	bf34      	ite	cc
  400b90:	4606      	movcc	r6, r0
  400b92:	2610      	movcs	r6, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400b94:	2e00      	cmp	r6, #0
  400b96:	bf08      	it	eq
  400b98:	2601      	moveq	r6, #1

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400b9a:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400b9c:	4d0f      	ldr	r5, [pc, #60]	; (400bdc <aat31xx_set_backlight+0x58>)
  400b9e:	f44f 5400 	mov.w	r4, #8192	; 0x2000
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400ba2:	2018      	movs	r0, #24
  400ba4:	636c      	str	r4, [r5, #52]	; 0x34
  400ba6:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400ba8:	9b01      	ldr	r3, [sp, #4]
  400baa:	1e5a      	subs	r2, r3, #1
  400bac:	9201      	str	r2, [sp, #4]
  400bae:	2b00      	cmp	r3, #0
  400bb0:	d1fa      	bne.n	400ba8 <aat31xx_set_backlight+0x24>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400bb2:	632c      	str	r4, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400bb4:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400bb6:	9b01      	ldr	r3, [sp, #4]
  400bb8:	1e5a      	subs	r2, r3, #1
  400bba:	9201      	str	r2, [sp, #4]
  400bbc:	2b00      	cmp	r3, #0
  400bbe:	d1fa      	bne.n	400bb6 <aat31xx_set_backlight+0x32>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400bc0:	3101      	adds	r1, #1
  400bc2:	428e      	cmp	r6, r1
  400bc4:	d8ee      	bhi.n	400ba4 <aat31xx_set_backlight+0x20>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400bc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400bca:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400bcc:	9b01      	ldr	r3, [sp, #4]
  400bce:	1e5a      	subs	r2, r3, #1
  400bd0:	9201      	str	r2, [sp, #4]
  400bd2:	2b00      	cmp	r3, #0
  400bd4:	d1fa      	bne.n	400bcc <aat31xx_set_backlight+0x48>
	}
}
  400bd6:	b003      	add	sp, #12
  400bd8:	bc70      	pop	{r4, r5, r6}
  400bda:	4770      	bx	lr
  400bdc:	400e1200 	.word	0x400e1200

00400be0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400be0:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400be2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400be6:	4b06      	ldr	r3, [pc, #24]	; (400c00 <aat31xx_disable_backlight+0x20>)
  400be8:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400bea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400bee:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400bf0:	9b01      	ldr	r3, [sp, #4]
  400bf2:	1e5a      	subs	r2, r3, #1
  400bf4:	9201      	str	r2, [sp, #4]
  400bf6:	2b00      	cmp	r3, #0
  400bf8:	d1fa      	bne.n	400bf0 <aat31xx_disable_backlight+0x10>
	}
}
  400bfa:	b002      	add	sp, #8
  400bfc:	4770      	bx	lr
  400bfe:	bf00      	nop
  400c00:	400e1200 	.word	0x400e1200

00400c04 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  400c04:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400c06:	2300      	movs	r3, #0
  400c08:	9301      	str	r3, [sp, #4]
  400c0a:	9b01      	ldr	r3, [sp, #4]
  400c0c:	4298      	cmp	r0, r3
  400c0e:	d911      	bls.n	400c34 <ili9225_delay+0x30>
		for(i = 0; i < 100000; i++) {
  400c10:	2100      	movs	r1, #0
  400c12:	4a09      	ldr	r2, [pc, #36]	; (400c38 <ili9225_delay+0x34>)
  400c14:	9101      	str	r1, [sp, #4]
  400c16:	9b01      	ldr	r3, [sp, #4]
  400c18:	4293      	cmp	r3, r2
  400c1a:	d805      	bhi.n	400c28 <ili9225_delay+0x24>
  400c1c:	9b01      	ldr	r3, [sp, #4]
  400c1e:	3301      	adds	r3, #1
  400c20:	9301      	str	r3, [sp, #4]
  400c22:	9b01      	ldr	r3, [sp, #4]
  400c24:	4293      	cmp	r3, r2
  400c26:	d9f9      	bls.n	400c1c <ili9225_delay+0x18>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400c28:	9b01      	ldr	r3, [sp, #4]
  400c2a:	3301      	adds	r3, #1
  400c2c:	9301      	str	r3, [sp, #4]
  400c2e:	9b01      	ldr	r3, [sp, #4]
  400c30:	4283      	cmp	r3, r0
  400c32:	d3ef      	bcc.n	400c14 <ili9225_delay+0x10>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  400c34:	b002      	add	sp, #8
  400c36:	4770      	bx	lr
  400c38:	0001869f 	.word	0x0001869f

00400c3c <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400c3c:	b430      	push	{r4, r5}
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  400c3e:	6804      	ldr	r4, [r0, #0]
  400c40:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  400c42:	bf84      	itt	hi
  400c44:	24af      	movhi	r4, #175	; 0xaf
  400c46:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  400c48:	6814      	ldr	r4, [r2, #0]
  400c4a:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  400c4c:	bf84      	itt	hi
  400c4e:	24af      	movhi	r4, #175	; 0xaf
  400c50:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  400c52:	680c      	ldr	r4, [r1, #0]
  400c54:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  400c56:	bf84      	itt	hi
  400c58:	24db      	movhi	r4, #219	; 0xdb
  400c5a:	600c      	strhi	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  400c5c:	681c      	ldr	r4, [r3, #0]
  400c5e:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  400c60:	bf84      	itt	hi
  400c62:	24db      	movhi	r4, #219	; 0xdb
  400c64:	601c      	strhi	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400c66:	6804      	ldr	r4, [r0, #0]
  400c68:	6815      	ldr	r5, [r2, #0]
  400c6a:	42ac      	cmp	r4, r5
		ul = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400c6c:	bf84      	itt	hi
  400c6e:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = ul;
  400c70:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400c72:	680a      	ldr	r2, [r1, #0]
  400c74:	6818      	ldr	r0, [r3, #0]
  400c76:	4282      	cmp	r2, r0
		ul = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400c78:	bf84      	itt	hi
  400c7a:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = ul;
  400c7c:	601a      	strhi	r2, [r3, #0]
	}
}
  400c7e:	bc30      	pop	{r4, r5}
  400c80:	4770      	bx	lr
  400c82:	bf00      	nop

00400c84 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  400c84:	b570      	push	{r4, r5, r6, lr}
  400c86:	4606      	mov	r6, r0
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  400c88:	4c0b      	ldr	r4, [pc, #44]	; (400cb8 <ili9225_write_cmd+0x34>)
  400c8a:	4620      	mov	r0, r4
  400c8c:	2102      	movs	r1, #2
  400c8e:	2200      	movs	r2, #0
  400c90:	4d0a      	ldr	r5, [pc, #40]	; (400cbc <ili9225_write_cmd+0x38>)
  400c92:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400c94:	2301      	movs	r3, #1
  400c96:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  400c98:	201c      	movs	r0, #28
  400c9a:	4b09      	ldr	r3, [pc, #36]	; (400cc0 <ili9225_write_cmd+0x3c>)
  400c9c:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  400c9e:	4620      	mov	r0, r4
  400ca0:	4631      	mov	r1, r6
  400ca2:	2202      	movs	r2, #2
  400ca4:	2300      	movs	r3, #0
  400ca6:	4e07      	ldr	r6, [pc, #28]	; (400cc4 <ili9225_write_cmd+0x40>)
  400ca8:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400caa:	2102      	movs	r1, #2
  400cac:	6021      	str	r1, [r4, #0]

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  400cae:	4620      	mov	r0, r4
  400cb0:	2280      	movs	r2, #128	; 0x80
  400cb2:	47a8      	blx	r5
  400cb4:	bd70      	pop	{r4, r5, r6, pc}
  400cb6:	bf00      	nop
  400cb8:	40008000 	.word	0x40008000
  400cbc:	004003ad 	.word	0x004003ad
  400cc0:	00401469 	.word	0x00401469
  400cc4:	004002f1 	.word	0x004002f1

00400cc8 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  400cc8:	b538      	push	{r3, r4, r5, lr}
  400cca:	4605      	mov	r5, r0
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400ccc:	4c07      	ldr	r4, [pc, #28]	; (400cec <ili9225_write_ram+0x24>)
  400cce:	2301      	movs	r3, #1
  400cd0:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  400cd2:	201c      	movs	r0, #28
  400cd4:	4b06      	ldr	r3, [pc, #24]	; (400cf0 <ili9225_write_ram+0x28>)
  400cd6:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  400cd8:	4620      	mov	r0, r4
  400cda:	4629      	mov	r1, r5
  400cdc:	2202      	movs	r2, #2
  400cde:	2300      	movs	r3, #0
  400ce0:	4d04      	ldr	r5, [pc, #16]	; (400cf4 <ili9225_write_ram+0x2c>)
  400ce2:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400ce4:	2302      	movs	r3, #2
  400ce6:	6023      	str	r3, [r4, #0]
  400ce8:	bd38      	pop	{r3, r4, r5, pc}
  400cea:	bf00      	nop
  400cec:	40008000 	.word	0x40008000
  400cf0:	0040144d 	.word	0x0040144d
  400cf4:	004002f1 	.word	0x004002f1

00400cf8 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  400cf8:	b510      	push	{r4, lr}
  400cfa:	460c      	mov	r4, r1
	ili9225_write_cmd(uc_reg);
  400cfc:	4b02      	ldr	r3, [pc, #8]	; (400d08 <ili9225_write_register+0x10>)
  400cfe:	4798      	blx	r3
	ili9225_write_ram(us_data);
  400d00:	4620      	mov	r0, r4
  400d02:	4b02      	ldr	r3, [pc, #8]	; (400d0c <ili9225_write_register+0x14>)
  400d04:	4798      	blx	r3
  400d06:	bd10      	pop	{r4, pc}
  400d08:	00400c85 	.word	0x00400c85
  400d0c:	00400cc9 	.word	0x00400cc9

00400d10 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  400d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d14:	b082      	sub	sp, #8
  400d16:	4605      	mov	r5, r0
	volatile uint32_t i;
	if (ul_size == 0)
  400d18:	460c      	mov	r4, r1
  400d1a:	b1f1      	cbz	r1, 400d5a <ili9225_write_ram_buffer+0x4a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400d1c:	2201      	movs	r2, #1
  400d1e:	4b10      	ldr	r3, [pc, #64]	; (400d60 <ili9225_write_ram_buffer+0x50>)
  400d20:	601a      	str	r2, [r3, #0]

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  400d22:	201c      	movs	r0, #28
  400d24:	4b0f      	ldr	r3, [pc, #60]	; (400d64 <ili9225_write_ram_buffer+0x54>)
  400d26:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  400d28:	2300      	movs	r3, #0
  400d2a:	9301      	str	r3, [sp, #4]
  400d2c:	9b01      	ldr	r3, [sp, #4]
  400d2e:	429c      	cmp	r4, r3
  400d30:	d910      	bls.n	400d54 <ili9225_write_ram_buffer+0x44>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  400d32:	f8df 802c 	ldr.w	r8, [pc, #44]	; 400d60 <ili9225_write_ram_buffer+0x50>
  400d36:	2702      	movs	r7, #2
  400d38:	4e0b      	ldr	r6, [pc, #44]	; (400d68 <ili9225_write_ram_buffer+0x58>)
  400d3a:	9b01      	ldr	r3, [sp, #4]
  400d3c:	4640      	mov	r0, r8
  400d3e:	f835 1013 	ldrh.w	r1, [r5, r3, lsl #1]
  400d42:	463a      	mov	r2, r7
  400d44:	2300      	movs	r3, #0
  400d46:	47b0      	blx	r6
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  400d48:	9b01      	ldr	r3, [sp, #4]
  400d4a:	3301      	adds	r3, #1
  400d4c:	9301      	str	r3, [sp, #4]
  400d4e:	9b01      	ldr	r3, [sp, #4]
  400d50:	429c      	cmp	r4, r3
  400d52:	d8f2      	bhi.n	400d3a <ili9225_write_ram_buffer+0x2a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400d54:	2202      	movs	r2, #2
  400d56:	4b02      	ldr	r3, [pc, #8]	; (400d60 <ili9225_write_ram_buffer+0x50>)
  400d58:	601a      	str	r2, [r3, #0]
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  400d5a:	b002      	add	sp, #8
  400d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d60:	40008000 	.word	0x40008000
  400d64:	0040144d 	.word	0x0040144d
  400d68:	004002f1 	.word	0x004002f1

00400d6c <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  400d6c:	4b03      	ldr	r3, [pc, #12]	; (400d7c <ili9225_spi_handler+0x10>)
  400d6e:	69da      	ldr	r2, [r3, #28]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IDR = ul_sources;
  400d70:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  400d72:	2201      	movs	r2, #1
  400d74:	4b02      	ldr	r3, [pc, #8]	; (400d80 <ili9225_spi_handler+0x14>)
  400d76:	701a      	strb	r2, [r3, #0]
  400d78:	4770      	bx	lr
  400d7a:	bf00      	nop
  400d7c:	40008000 	.word	0x40008000
  400d80:	20000b38 	.word	0x20000b38

00400d84 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  400d84:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1,
  400d86:	2007      	movs	r0, #7
  400d88:	f241 0117 	movw	r1, #4119	; 0x1017
  400d8c:	4b01      	ldr	r3, [pc, #4]	; (400d94 <ili9225_display_on+0x10>)
  400d8e:	4798      	blx	r3
  400d90:	bd08      	pop	{r3, pc}
  400d92:	bf00      	nop
  400d94:	00400cf9 	.word	0x00400cf9

00400d98 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  400d98:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  400d9a:	2007      	movs	r0, #7
  400d9c:	2100      	movs	r1, #0
  400d9e:	4b01      	ldr	r3, [pc, #4]	; (400da4 <ili9225_display_off+0xc>)
  400da0:	4798      	blx	r3
  400da2:	bd08      	pop	{r3, pc}
  400da4:	00400cf9 	.word	0x00400cf9

00400da8 <ili9225_set_foreground_color>:
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
  400da8:	f400 417c 	and.w	r1, r0, #64512	; 0xfc00
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400dac:	f400 0378 	and.w	r3, r0, #16252928	; 0xf80000
  400db0:	0a1b      	lsrs	r3, r3, #8
  400db2:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  400db6:	f3c0 00c4 	ubfx	r0, r0, #3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400dba:	4301      	orrs	r1, r0
  400dbc:	4a04      	ldr	r2, [pc, #16]	; (400dd0 <ili9225_set_foreground_color+0x28>)
  400dbe:	1e93      	subs	r3, r2, #2
  400dc0:	f502 72af 	add.w	r2, r2, #350	; 0x15e
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = w_color;
  400dc4:	f823 1f02 	strh.w	r1, [r3, #2]!
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400dc8:	4293      	cmp	r3, r2
  400dca:	d1fb      	bne.n	400dc4 <ili9225_set_foreground_color+0x1c>
		g_ul_pixel_cache[i] = w_color;
	}
}
  400dcc:	4770      	bx	lr
  400dce:	bf00      	nop
  400dd0:	200009d8 	.word	0x200009d8

00400dd4 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400dd6:	4606      	mov	r6, r0
  400dd8:	460d      	mov	r5, r1
  400dda:	461f      	mov	r7, r3
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  400ddc:	3a01      	subs	r2, #1
  400dde:	1811      	adds	r1, r2, r0
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400de0:	2036      	movs	r0, #54	; 0x36
  400de2:	b2c9      	uxtb	r1, r1
  400de4:	4c06      	ldr	r4, [pc, #24]	; (400e00 <ili9225_set_window+0x2c>)
  400de6:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  400de8:	2037      	movs	r0, #55	; 0x37
  400dea:	b2f1      	uxtb	r1, r6
  400dec:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  400dee:	3f01      	subs	r7, #1
  400df0:	1979      	adds	r1, r7, r5
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400df2:	2038      	movs	r0, #56	; 0x38
  400df4:	b2c9      	uxtb	r1, r1
  400df6:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  400df8:	2039      	movs	r0, #57	; 0x39
  400dfa:	b2e9      	uxtb	r1, r5
  400dfc:	47a0      	blx	r4
  400dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e00:	00400cf9 	.word	0x00400cf9

00400e04 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  400e04:	b538      	push	{r3, r4, r5, lr}
  400e06:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  400e08:	b2c1      	uxtb	r1, r0
  400e0a:	2020      	movs	r0, #32
  400e0c:	4c02      	ldr	r4, [pc, #8]	; (400e18 <ili9225_set_cursor_position+0x14>)
  400e0e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  400e10:	2021      	movs	r0, #33	; 0x21
  400e12:	b2e9      	uxtb	r1, r5
  400e14:	47a0      	blx	r4
  400e16:	bd38      	pop	{r3, r4, r5, pc}
  400e18:	00400cf9 	.word	0x00400cf9

00400e1c <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  400e1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400e20:	b085      	sub	sp, #20
  400e22:	4681      	mov	r9, r0
	struct spi_device ILI9225_SPI_DEVICE = {
  400e24:	f04f 0802 	mov.w	r8, #2
  400e28:	af04      	add	r7, sp, #16
  400e2a:	f847 8d04 	str.w	r8, [r7, #-4]!
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400e2e:	201d      	movs	r0, #29
  400e30:	4c5e      	ldr	r4, [pc, #376]	; (400fac <ili9225_init+0x190>)
  400e32:	47a0      	blx	r4
	ili9225_delay(2); /* wait for at least 2ms */
  400e34:	4640      	mov	r0, r8
  400e36:	4e5e      	ldr	r6, [pc, #376]	; (400fb0 <ili9225_init+0x194>)
  400e38:	47b0      	blx	r6

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  400e3a:	201d      	movs	r0, #29
  400e3c:	4b5d      	ldr	r3, [pc, #372]	; (400fb4 <ili9225_init+0x198>)
  400e3e:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  400e40:	2014      	movs	r0, #20
  400e42:	47b0      	blx	r6

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400e44:	201d      	movs	r0, #29
  400e46:	47a0      	blx	r4
	ili9225_delay(50); /* wait for at least 50ms */
  400e48:	2032      	movs	r0, #50	; 0x32
  400e4a:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400e4c:	4c5a      	ldr	r4, [pc, #360]	; (400fb8 <ili9225_init+0x19c>)
  400e4e:	f8c4 8000 	str.w	r8, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400e52:	2380      	movs	r3, #128	; 0x80
  400e54:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  400e56:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400e5a:	6023      	str	r3, [r4, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400e5c:	4b57      	ldr	r3, [pc, #348]	; (400fbc <ili9225_init+0x1a0>)
  400e5e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400e62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400e66:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400e6a:	2500      	movs	r5, #0
  400e6c:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400e70:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  400e72:	4620      	mov	r0, r4
  400e74:	4b52      	ldr	r3, [pc, #328]	; (400fc0 <ili9225_init+0x1a4>)
  400e76:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  400e78:	9500      	str	r5, [sp, #0]
  400e7a:	4620      	mov	r0, r4
  400e7c:	4639      	mov	r1, r7
  400e7e:	462a      	mov	r2, r5
  400e80:	4b50      	ldr	r3, [pc, #320]	; (400fc4 <ili9225_init+0x1a8>)
  400e82:	f8df c15c 	ldr.w	ip, [pc, #348]	; 400fe0 <ili9225_init+0x1c4>
  400e86:	47e0      	blx	ip
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  400e88:	4620      	mov	r0, r4
  400e8a:	4639      	mov	r1, r7
  400e8c:	4b4e      	ldr	r3, [pc, #312]	; (400fc8 <ili9225_init+0x1ac>)
  400e8e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400e90:	2701      	movs	r7, #1
  400e92:	6027      	str	r7, [r4, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  400e94:	6167      	str	r7, [r4, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);

	/* Turn off LCD */
	ili9225_display_off();
  400e96:	4b4d      	ldr	r3, [pc, #308]	; (400fcc <ili9225_init+0x1b0>)
  400e98:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  400e9a:	4638      	mov	r0, r7
  400e9c:	f44f 718e 	mov.w	r1, #284	; 0x11c
  400ea0:	4c4b      	ldr	r4, [pc, #300]	; (400fd0 <ili9225_init+0x1b4>)
  400ea2:	47a0      	blx	r4
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  400ea4:	4640      	mov	r0, r8
  400ea6:	f44f 7180 	mov.w	r1, #256	; 0x100
  400eaa:	47a0      	blx	r4
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  400eac:	2003      	movs	r0, #3
  400eae:	f241 0130 	movw	r1, #4144	; 0x1030
  400eb2:	47a0      	blx	r4
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  400eb4:	2008      	movs	r0, #8
  400eb6:	f640 0108 	movw	r1, #2056	; 0x808
  400eba:	47a0      	blx	r4
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  400ebc:	200c      	movs	r0, #12
  400ebe:	4639      	mov	r1, r7
  400ec0:	47a0      	blx	r4
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  400ec2:	200f      	movs	r0, #15
  400ec4:	f640 2101 	movw	r1, #2561	; 0xa01
  400ec8:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  400eca:	2020      	movs	r0, #32
  400ecc:	21b0      	movs	r1, #176	; 0xb0
  400ece:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  400ed0:	2021      	movs	r0, #33	; 0x21
  400ed2:	21dc      	movs	r1, #220	; 0xdc
  400ed4:	47a0      	blx	r4

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  400ed6:	2010      	movs	r0, #16
  400ed8:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  400edc:	47a0      	blx	r4
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  400ede:	2011      	movs	r0, #17
  400ee0:	f241 0138 	movw	r1, #4152	; 0x1038
  400ee4:	47a0      	blx	r4
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  400ee6:	2032      	movs	r0, #50	; 0x32
  400ee8:	47b0      	blx	r6

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  400eea:	2012      	movs	r0, #18
  400eec:	f241 1121 	movw	r1, #4385	; 0x1121
  400ef0:	47a0      	blx	r4
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  400ef2:	2013      	movs	r0, #19
  400ef4:	214e      	movs	r1, #78	; 0x4e
  400ef6:	47a0      	blx	r4
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  400ef8:	2014      	movs	r0, #20
  400efa:	f246 716f 	movw	r1, #26479	; 0x676f
  400efe:	47a0      	blx	r4
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  400f00:	2030      	movs	r0, #48	; 0x30
  400f02:	4629      	mov	r1, r5
  400f04:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  400f06:	2031      	movs	r0, #49	; 0x31
  400f08:	21db      	movs	r1, #219	; 0xdb
  400f0a:	47a0      	blx	r4
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  400f0c:	2032      	movs	r0, #50	; 0x32
  400f0e:	4629      	mov	r1, r5
  400f10:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  400f12:	2033      	movs	r0, #51	; 0x33
  400f14:	4629      	mov	r1, r5
  400f16:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  400f18:	2034      	movs	r0, #52	; 0x34
  400f1a:	21db      	movs	r1, #219	; 0xdb
  400f1c:	47a0      	blx	r4
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  400f1e:	2035      	movs	r0, #53	; 0x35
  400f20:	4629      	mov	r1, r5
  400f22:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400f24:	2036      	movs	r0, #54	; 0x36
  400f26:	21b0      	movs	r1, #176	; 0xb0
  400f28:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  400f2a:	2037      	movs	r0, #55	; 0x37
  400f2c:	4629      	mov	r1, r5
  400f2e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400f30:	2038      	movs	r0, #56	; 0x38
  400f32:	21dc      	movs	r1, #220	; 0xdc
  400f34:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  400f36:	2039      	movs	r0, #57	; 0x39
  400f38:	4629      	mov	r1, r5
  400f3a:	47a0      	blx	r4

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  400f3c:	2050      	movs	r0, #80	; 0x50
  400f3e:	4629      	mov	r1, r5
  400f40:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  400f42:	2051      	movs	r0, #81	; 0x51
  400f44:	f240 610a 	movw	r1, #1546	; 0x60a
  400f48:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  400f4a:	2052      	movs	r0, #82	; 0x52
  400f4c:	f640 510a 	movw	r1, #3338	; 0xd0a
  400f50:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  400f52:	2053      	movs	r0, #83	; 0x53
  400f54:	f240 3103 	movw	r1, #771	; 0x303
  400f58:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  400f5a:	2054      	movs	r0, #84	; 0x54
  400f5c:	f640 210d 	movw	r1, #2573	; 0xa0d
  400f60:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  400f62:	2055      	movs	r0, #85	; 0x55
  400f64:	f640 2106 	movw	r1, #2566	; 0xa06
  400f68:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  400f6a:	2056      	movs	r0, #86	; 0x56
  400f6c:	4629      	mov	r1, r5
  400f6e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  400f70:	2057      	movs	r0, #87	; 0x57
  400f72:	f240 3103 	movw	r1, #771	; 0x303
  400f76:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  400f78:	2058      	movs	r0, #88	; 0x58
  400f7a:	4629      	mov	r1, r5
  400f7c:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  400f7e:	2059      	movs	r0, #89	; 0x59
  400f80:	4629      	mov	r1, r5
  400f82:	47a0      	blx	r4

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400f84:	4628      	mov	r0, r5
  400f86:	4629      	mov	r1, r5
  400f88:	f8d9 2000 	ldr.w	r2, [r9]
  400f8c:	f8d9 3004 	ldr.w	r3, [r9, #4]
  400f90:	4c10      	ldr	r4, [pc, #64]	; (400fd4 <ili9225_init+0x1b8>)
  400f92:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  400f94:	f8d9 0008 	ldr.w	r0, [r9, #8]
  400f98:	4b0f      	ldr	r3, [pc, #60]	; (400fd8 <ili9225_init+0x1bc>)
  400f9a:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  400f9c:	4628      	mov	r0, r5
  400f9e:	4629      	mov	r1, r5
  400fa0:	4b0e      	ldr	r3, [pc, #56]	; (400fdc <ili9225_init+0x1c0>)
  400fa2:	4798      	blx	r3
	return 0;
}
  400fa4:	4628      	mov	r0, r5
  400fa6:	b005      	add	sp, #20
  400fa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400fac:	0040144d 	.word	0x0040144d
  400fb0:	00400c05 	.word	0x00400c05
  400fb4:	00401469 	.word	0x00401469
  400fb8:	40008000 	.word	0x40008000
  400fbc:	e000e100 	.word	0xe000e100
  400fc0:	00400175 	.word	0x00400175
  400fc4:	00bebc20 	.word	0x00bebc20
  400fc8:	00400245 	.word	0x00400245
  400fcc:	00400d99 	.word	0x00400d99
  400fd0:	00400cf9 	.word	0x00400cf9
  400fd4:	00400dd5 	.word	0x00400dd5
  400fd8:	00400da9 	.word	0x00400da9
  400fdc:	00400e05 	.word	0x00400e05
  400fe0:	004001c9 	.word	0x004001c9

00400fe4 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400fe4:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  400fe6:	28af      	cmp	r0, #175	; 0xaf
  400fe8:	d80e      	bhi.n	401008 <ili9225_draw_pixel+0x24>
  400fea:	29db      	cmp	r1, #219	; 0xdb
  400fec:	d80e      	bhi.n	40100c <ili9225_draw_pixel+0x28>
		return 1;
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  400fee:	b280      	uxth	r0, r0
  400ff0:	b289      	uxth	r1, r1
  400ff2:	4b07      	ldr	r3, [pc, #28]	; (401010 <ili9225_draw_pixel+0x2c>)
  400ff4:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400ff6:	2022      	movs	r0, #34	; 0x22
  400ff8:	4b06      	ldr	r3, [pc, #24]	; (401014 <ili9225_draw_pixel+0x30>)
  400ffa:	4798      	blx	r3
	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
  400ffc:	4b06      	ldr	r3, [pc, #24]	; (401018 <ili9225_draw_pixel+0x34>)
  400ffe:	8818      	ldrh	r0, [r3, #0]
  401000:	4b06      	ldr	r3, [pc, #24]	; (40101c <ili9225_draw_pixel+0x38>)
  401002:	4798      	blx	r3
	return 0;
  401004:	2000      	movs	r0, #0
  401006:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
		return 1;
  401008:	2001      	movs	r0, #1
  40100a:	bd08      	pop	{r3, pc}
  40100c:	2001      	movs	r0, #1

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
	return 0;
}
  40100e:	bd08      	pop	{r3, pc}
  401010:	00400e05 	.word	0x00400e05
  401014:	00400c85 	.word	0x00400c85
  401018:	200009d8 	.word	0x200009d8
  40101c:	00400cc9 	.word	0x00400cc9

00401020 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  401020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401024:	b084      	sub	sp, #16
  401026:	9003      	str	r0, [sp, #12]
  401028:	9102      	str	r1, [sp, #8]
  40102a:	9201      	str	r2, [sp, #4]
  40102c:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40102e:	a803      	add	r0, sp, #12
  401030:	a902      	add	r1, sp, #8
  401032:	aa01      	add	r2, sp, #4
  401034:	466b      	mov	r3, sp
  401036:	4c21      	ldr	r4, [pc, #132]	; (4010bc <ili9225_draw_filled_rectangle+0x9c>)
  401038:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  40103a:	9a03      	ldr	r2, [sp, #12]
  40103c:	9b02      	ldr	r3, [sp, #8]
  40103e:	9901      	ldr	r1, [sp, #4]
  401040:	1c4d      	adds	r5, r1, #1
  401042:	9900      	ldr	r1, [sp, #0]
  401044:	1c4c      	adds	r4, r1, #1
  401046:	4610      	mov	r0, r2
  401048:	4619      	mov	r1, r3
  40104a:	1aaa      	subs	r2, r5, r2
  40104c:	1ae3      	subs	r3, r4, r3
  40104e:	4c1c      	ldr	r4, [pc, #112]	; (4010c0 <ili9225_draw_filled_rectangle+0xa0>)
  401050:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  401052:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  401056:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  40105a:	4b1a      	ldr	r3, [pc, #104]	; (4010c4 <ili9225_draw_filled_rectangle+0xa4>)
  40105c:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  40105e:	2022      	movs	r0, #34	; 0x22
  401060:	4b19      	ldr	r3, [pc, #100]	; (4010c8 <ili9225_draw_filled_rectangle+0xa8>)
  401062:	4798      	blx	r3
	ili9225_set_cursor_position(ul_x1, ul_y1);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  401064:	9b02      	ldr	r3, [sp, #8]
  401066:	9a00      	ldr	r2, [sp, #0]
  401068:	1ad2      	subs	r2, r2, r3
  40106a:	9b01      	ldr	r3, [sp, #4]
  40106c:	f103 0801 	add.w	r8, r3, #1
  401070:	9b03      	ldr	r3, [sp, #12]
  401072:	ebc3 0808 	rsb	r8, r3, r8
  401076:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40107a:	4c14      	ldr	r4, [pc, #80]	; (4010cc <ili9225_draw_filled_rectangle+0xac>)
  40107c:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  401080:	09e4      	lsrs	r4, r4, #7
  401082:	d007      	beq.n	401094 <ili9225_draw_filled_rectangle+0x74>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  401084:	4f12      	ldr	r7, [pc, #72]	; (4010d0 <ili9225_draw_filled_rectangle+0xb0>)
  401086:	26b0      	movs	r6, #176	; 0xb0
  401088:	4d12      	ldr	r5, [pc, #72]	; (4010d4 <ili9225_draw_filled_rectangle+0xb4>)
  40108a:	4638      	mov	r0, r7
  40108c:	4631      	mov	r1, r6
  40108e:	47a8      	blx	r5
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  401090:	3c01      	subs	r4, #1
  401092:	d1fa      	bne.n	40108a <ili9225_draw_filled_rectangle+0x6a>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  401094:	490d      	ldr	r1, [pc, #52]	; (4010cc <ili9225_draw_filled_rectangle+0xac>)
  401096:	fba1 3108 	umull	r3, r1, r1, r8
  40109a:	09c9      	lsrs	r1, r1, #7
  40109c:	24b0      	movs	r4, #176	; 0xb0
  40109e:	480c      	ldr	r0, [pc, #48]	; (4010d0 <ili9225_draw_filled_rectangle+0xb0>)
  4010a0:	fb04 8111 	mls	r1, r4, r1, r8
  4010a4:	4b0b      	ldr	r3, [pc, #44]	; (4010d4 <ili9225_draw_filled_rectangle+0xb4>)
  4010a6:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  4010a8:	2000      	movs	r0, #0
  4010aa:	4601      	mov	r1, r0
  4010ac:	4622      	mov	r2, r4
  4010ae:	23dc      	movs	r3, #220	; 0xdc
  4010b0:	4c03      	ldr	r4, [pc, #12]	; (4010c0 <ili9225_draw_filled_rectangle+0xa0>)
  4010b2:	47a0      	blx	r4
}
  4010b4:	b004      	add	sp, #16
  4010b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010ba:	bf00      	nop
  4010bc:	00400c3d 	.word	0x00400c3d
  4010c0:	00400dd5 	.word	0x00400dd5
  4010c4:	00400e05 	.word	0x00400e05
  4010c8:	00400c85 	.word	0x00400c85
  4010cc:	ba2e8ba3 	.word	0xba2e8ba3
  4010d0:	200009d8 	.word	0x200009d8
  4010d4:	00400d11 	.word	0x00400d11

004010d8 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  4010d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010dc:	b087      	sub	sp, #28
  4010de:	9004      	str	r0, [sp, #16]
  4010e0:	468b      	mov	fp, r1
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4010e2:	7813      	ldrb	r3, [r2, #0]
  4010e4:	2b00      	cmp	r3, #0
  4010e6:	d04a      	beq.n	40117e <ili9225_draw_string+0xa6>
  4010e8:	9203      	str	r2, [sp, #12]
  4010ea:	9002      	str	r0, [sp, #8]
  4010ec:	4a25      	ldr	r2, [pc, #148]	; (401184 <ili9225_draw_string+0xac>)
  4010ee:	f2a2 226b 	subw	r2, r2, #619	; 0x26b
  4010f2:	9205      	str	r2, [sp, #20]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  4010f4:	f8df 9090 	ldr.w	r9, [pc, #144]	; 401188 <ili9225_draw_string+0xb0>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4010f8:	2b0a      	cmp	r3, #10
  4010fa:	d104      	bne.n	401106 <ili9225_draw_string+0x2e>
			ul_y += gfont.height + 2;
  4010fc:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  401100:	9b04      	ldr	r3, [sp, #16]
  401102:	9302      	str	r3, [sp, #8]
  401104:	e035      	b.n	401172 <ili9225_draw_string+0x9a>
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  401106:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40110a:	009b      	lsls	r3, r3, #2
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  40110c:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  401110:	4a1c      	ldr	r2, [pc, #112]	; (401184 <ili9225_draw_string+0xac>)
  401112:	4416      	add	r6, r2
  401114:	9a05      	ldr	r2, [sp, #20]
  401116:	441a      	add	r2, r3
  401118:	9201      	str	r2, [sp, #4]
  40111a:	f8dd 8008 	ldr.w	r8, [sp, #8]
  40111e:	2407      	movs	r4, #7
  401120:	4637      	mov	r7, r6
  401122:	eb0b 0a04 	add.w	sl, fp, r4
  401126:	463d      	mov	r5, r7
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  401128:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  40112c:	4123      	asrs	r3, r4
  40112e:	f013 0f01 	tst.w	r3, #1
  401132:	d003      	beq.n	40113c <ili9225_draw_string+0x64>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  401134:	4640      	mov	r0, r8
  401136:	ebc4 010a 	rsb	r1, r4, sl
  40113a:	47c8      	blx	r9
  40113c:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  40113e:	f1b4 3fff 	cmp.w	r4, #4294967295
  401142:	d1f0      	bne.n	401126 <ili9225_draw_string+0x4e>
  401144:	2407      	movs	r4, #7
  401146:	f10b 070f 	add.w	r7, fp, #15
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  40114a:	782b      	ldrb	r3, [r5, #0]
  40114c:	4123      	asrs	r3, r4
  40114e:	f013 0f01 	tst.w	r3, #1
  401152:	d002      	beq.n	40115a <ili9225_draw_string+0x82>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  401154:	4640      	mov	r0, r8
  401156:	1b39      	subs	r1, r7, r4
  401158:	47c8      	blx	r9
  40115a:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40115c:	2c01      	cmp	r4, #1
  40115e:	d1f4      	bne.n	40114a <ili9225_draw_string+0x72>
  401160:	3602      	adds	r6, #2
  401162:	f108 0801 	add.w	r8, r8, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  401166:	9b01      	ldr	r3, [sp, #4]
  401168:	429e      	cmp	r6, r3
  40116a:	d1d8      	bne.n	40111e <ili9225_draw_string+0x46>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  40116c:	9a02      	ldr	r2, [sp, #8]
  40116e:	320c      	adds	r2, #12
  401170:	9202      	str	r2, [sp, #8]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  401172:	9a03      	ldr	r2, [sp, #12]
  401174:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  401178:	9203      	str	r2, [sp, #12]
  40117a:	2b00      	cmp	r3, #0
  40117c:	d1bc      	bne.n	4010f8 <ili9225_draw_string+0x20>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  40117e:	b007      	add	sp, #28
  401180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401184:	0040866c 	.word	0x0040866c
  401188:	00400fe5 	.word	0x00400fe5

0040118c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40118c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40118e:	23ac      	movs	r3, #172	; 0xac
  401190:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401192:	680a      	ldr	r2, [r1, #0]
  401194:	684b      	ldr	r3, [r1, #4]
  401196:	fbb2 f3f3 	udiv	r3, r2, r3
  40119a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40119c:	1e5c      	subs	r4, r3, #1
  40119e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4011a2:	4294      	cmp	r4, r2
  4011a4:	d80a      	bhi.n	4011bc <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  4011a6:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4011a8:	688b      	ldr	r3, [r1, #8]
  4011aa:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4011ac:	f240 2302 	movw	r3, #514	; 0x202
  4011b0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4011b4:	2350      	movs	r3, #80	; 0x50
  4011b6:	6003      	str	r3, [r0, #0]

	return 0;
  4011b8:	2000      	movs	r0, #0
  4011ba:	e000      	b.n	4011be <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4011bc:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4011be:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011c2:	4770      	bx	lr

004011c4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4011c4:	6943      	ldr	r3, [r0, #20]
  4011c6:	f013 0f02 	tst.w	r3, #2
  4011ca:	d002      	beq.n	4011d2 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4011cc:	61c1      	str	r1, [r0, #28]
	return 0;
  4011ce:	2000      	movs	r0, #0
  4011d0:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4011d2:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4011d4:	4770      	bx	lr
  4011d6:	bf00      	nop

004011d8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4011d8:	6943      	ldr	r3, [r0, #20]
  4011da:	f013 0f01 	tst.w	r3, #1
  4011de:	d003      	beq.n	4011e8 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4011e0:	6983      	ldr	r3, [r0, #24]
  4011e2:	700b      	strb	r3, [r1, #0]
	return 0;
  4011e4:	2000      	movs	r0, #0
  4011e6:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4011e8:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4011ea:	4770      	bx	lr

004011ec <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4011ec:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4011ee:	480e      	ldr	r0, [pc, #56]	; (401228 <sysclk_init+0x3c>)
  4011f0:	4b0e      	ldr	r3, [pc, #56]	; (40122c <sysclk_init+0x40>)
  4011f2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4011f4:	2000      	movs	r0, #0
  4011f6:	213e      	movs	r1, #62	; 0x3e
  4011f8:	4b0d      	ldr	r3, [pc, #52]	; (401230 <sysclk_init+0x44>)
  4011fa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4011fc:	4c0d      	ldr	r4, [pc, #52]	; (401234 <sysclk_init+0x48>)
  4011fe:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401200:	2800      	cmp	r0, #0
  401202:	d0fc      	beq.n	4011fe <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401204:	4b0c      	ldr	r3, [pc, #48]	; (401238 <sysclk_init+0x4c>)
  401206:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401208:	4a0c      	ldr	r2, [pc, #48]	; (40123c <sysclk_init+0x50>)
  40120a:	4b0d      	ldr	r3, [pc, #52]	; (401240 <sysclk_init+0x54>)
  40120c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40120e:	4c0d      	ldr	r4, [pc, #52]	; (401244 <sysclk_init+0x58>)
  401210:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401212:	2800      	cmp	r0, #0
  401214:	d0fc      	beq.n	401210 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401216:	2010      	movs	r0, #16
  401218:	4b0b      	ldr	r3, [pc, #44]	; (401248 <sysclk_init+0x5c>)
  40121a:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40121c:	4b0b      	ldr	r3, [pc, #44]	; (40124c <sysclk_init+0x60>)
  40121e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401220:	4801      	ldr	r0, [pc, #4]	; (401228 <sysclk_init+0x3c>)
  401222:	4b02      	ldr	r3, [pc, #8]	; (40122c <sysclk_init+0x40>)
  401224:	4798      	blx	r3
  401226:	bd10      	pop	{r4, pc}
  401228:	02dc6c00 	.word	0x02dc6c00
  40122c:	200000a1 	.word	0x200000a1
  401230:	004017a1 	.word	0x004017a1
  401234:	004017f5 	.word	0x004017f5
  401238:	00401805 	.word	0x00401805
  40123c:	20073f01 	.word	0x20073f01
  401240:	400e0400 	.word	0x400e0400
  401244:	00401815 	.word	0x00401815
  401248:	0040173d 	.word	0x0040173d
  40124c:	00401905 	.word	0x00401905

00401250 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  401250:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401252:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401256:	4b32      	ldr	r3, [pc, #200]	; (401320 <board_init+0xd0>)
  401258:	605a      	str	r2, [r3, #4]
  40125a:	200b      	movs	r0, #11
  40125c:	4c31      	ldr	r4, [pc, #196]	; (401324 <board_init+0xd4>)
  40125e:	47a0      	blx	r4
  401260:	200c      	movs	r0, #12
  401262:	47a0      	blx	r4
  401264:	200d      	movs	r0, #13
  401266:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  401268:	2017      	movs	r0, #23
  40126a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40126e:	4c2e      	ldr	r4, [pc, #184]	; (401328 <board_init+0xd8>)
  401270:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  401272:	202e      	movs	r0, #46	; 0x2e
  401274:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401278:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  40127a:	2019      	movs	r0, #25
  40127c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401280:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  401282:	200f      	movs	r0, #15
  401284:	4929      	ldr	r1, [pc, #164]	; (40132c <board_init+0xdc>)
  401286:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  401288:	2010      	movs	r0, #16
  40128a:	4929      	ldr	r1, [pc, #164]	; (401330 <board_init+0xe0>)
  40128c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40128e:	4829      	ldr	r0, [pc, #164]	; (401334 <board_init+0xe4>)
  401290:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  401294:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401298:	4b27      	ldr	r3, [pc, #156]	; (401338 <board_init+0xe8>)
  40129a:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  40129c:	2000      	movs	r0, #0
  40129e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012a2:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  4012a4:	2008      	movs	r0, #8
  4012a6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012aa:	47a0      	blx	r4
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  4012ac:	2003      	movs	r0, #3
  4012ae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012b2:	47a0      	blx	r4
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4012b4:	2004      	movs	r0, #4
  4012b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012ba:	47a0      	blx	r4
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4012bc:	200c      	movs	r0, #12
  4012be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012c2:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4012c4:	200d      	movs	r0, #13
  4012c6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012ca:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4012cc:	200e      	movs	r0, #14
  4012ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012d2:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  4012d4:	201f      	movs	r0, #31
  4012d6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012da:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4012dc:	201e      	movs	r0, #30
  4012de:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012e2:	47a0      	blx	r4
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4012e4:	200c      	movs	r0, #12
  4012e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012ea:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4012ec:	200d      	movs	r0, #13
  4012ee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012f2:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4012f4:	200e      	movs	r0, #14
  4012f6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012fa:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4012fc:	201e      	movs	r0, #30
  4012fe:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401302:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  401304:	201c      	movs	r0, #28
  401306:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40130a:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  40130c:	201d      	movs	r0, #29
  40130e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401312:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  401314:	204d      	movs	r0, #77	; 0x4d
  401316:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40131a:	47a0      	blx	r4
  40131c:	bd10      	pop	{r4, pc}
  40131e:	bf00      	nop
  401320:	400e1450 	.word	0x400e1450
  401324:	00401825 	.word	0x00401825
  401328:	004014a9 	.word	0x004014a9
  40132c:	28000079 	.word	0x28000079
  401330:	28000059 	.word	0x28000059
  401334:	400e0e00 	.word	0x400e0e00
  401338:	004015cd 	.word	0x004015cd

0040133c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40133c:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40133e:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401340:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401344:	d02e      	beq.n	4013a4 <pio_set_peripheral+0x68>
  401346:	d808      	bhi.n	40135a <pio_set_peripheral+0x1e>
  401348:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40134c:	d014      	beq.n	401378 <pio_set_peripheral+0x3c>
  40134e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401352:	d01d      	beq.n	401390 <pio_set_peripheral+0x54>
  401354:	2900      	cmp	r1, #0
  401356:	d135      	bne.n	4013c4 <pio_set_peripheral+0x88>
  401358:	e035      	b.n	4013c6 <pio_set_peripheral+0x8a>
  40135a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40135e:	d032      	beq.n	4013c6 <pio_set_peripheral+0x8a>
  401360:	d803      	bhi.n	40136a <pio_set_peripheral+0x2e>
  401362:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401366:	d027      	beq.n	4013b8 <pio_set_peripheral+0x7c>
  401368:	e02c      	b.n	4013c4 <pio_set_peripheral+0x88>
  40136a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40136e:	d02a      	beq.n	4013c6 <pio_set_peripheral+0x8a>
  401370:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401374:	d027      	beq.n	4013c6 <pio_set_peripheral+0x8a>
  401376:	e025      	b.n	4013c4 <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401378:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40137a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40137c:	43d3      	mvns	r3, r2
  40137e:	4021      	ands	r1, r4
  401380:	4019      	ands	r1, r3
  401382:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401384:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401386:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401388:	4021      	ands	r1, r4
  40138a:	400b      	ands	r3, r1
  40138c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40138e:	e019      	b.n	4013c4 <pio_set_peripheral+0x88>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401390:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401392:	4313      	orrs	r3, r2
  401394:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401396:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401398:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40139a:	400b      	ands	r3, r1
  40139c:	ea23 0302 	bic.w	r3, r3, r2
  4013a0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4013a2:	e00f      	b.n	4013c4 <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4013a4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4013a6:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4013a8:	400b      	ands	r3, r1
  4013aa:	ea23 0302 	bic.w	r3, r3, r2
  4013ae:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4013b0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4013b2:	4313      	orrs	r3, r2
  4013b4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4013b6:	e005      	b.n	4013c4 <pio_set_peripheral+0x88>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4013b8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4013ba:	4313      	orrs	r3, r2
  4013bc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4013be:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4013c0:	4313      	orrs	r3, r2
  4013c2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4013c4:	6042      	str	r2, [r0, #4]
}
  4013c6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4013ca:	4770      	bx	lr

004013cc <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4013cc:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4013ce:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4013d2:	bf14      	ite	ne
  4013d4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4013d6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4013d8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4013dc:	bf14      	ite	ne
  4013de:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4013e0:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4013e2:	f012 0f02 	tst.w	r2, #2
  4013e6:	d002      	beq.n	4013ee <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  4013e8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4013ec:	e004      	b.n	4013f8 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4013ee:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4013f2:	bf18      	it	ne
  4013f4:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4013f8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4013fa:	6001      	str	r1, [r0, #0]
  4013fc:	4770      	bx	lr
  4013fe:	bf00      	nop

00401400 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401400:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401402:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401404:	9c01      	ldr	r4, [sp, #4]
  401406:	b10c      	cbz	r4, 40140c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  401408:	6641      	str	r1, [r0, #100]	; 0x64
  40140a:	e000      	b.n	40140e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40140c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40140e:	b10b      	cbz	r3, 401414 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  401410:	6501      	str	r1, [r0, #80]	; 0x50
  401412:	e000      	b.n	401416 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401414:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401416:	b10a      	cbz	r2, 40141c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401418:	6301      	str	r1, [r0, #48]	; 0x30
  40141a:	e000      	b.n	40141e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40141c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40141e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401420:	6001      	str	r1, [r0, #0]
}
  401422:	f85d 4b04 	ldr.w	r4, [sp], #4
  401426:	4770      	bx	lr

00401428 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401428:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40142a:	4770      	bx	lr

0040142c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40142c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40142e:	4770      	bx	lr

00401430 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401430:	0943      	lsrs	r3, r0, #5
  401432:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401436:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40143a:	025b      	lsls	r3, r3, #9
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  40143c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40143e:	f000 001f 	and.w	r0, r0, #31
  401442:	fa23 f000 	lsr.w	r0, r3, r0
}
  401446:	f000 0001 	and.w	r0, r0, #1
  40144a:	4770      	bx	lr

0040144c <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40144c:	0943      	lsrs	r3, r0, #5
  40144e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401452:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401456:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401458:	f000 001f 	and.w	r0, r0, #31
  40145c:	2201      	movs	r2, #1
  40145e:	fa02 f000 	lsl.w	r0, r2, r0
  401462:	6318      	str	r0, [r3, #48]	; 0x30
  401464:	4770      	bx	lr
  401466:	bf00      	nop

00401468 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401468:	0943      	lsrs	r3, r0, #5
  40146a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40146e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401472:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401474:	f000 001f 	and.w	r0, r0, #31
  401478:	2201      	movs	r2, #1
  40147a:	fa02 f000 	lsl.w	r0, r2, r0
  40147e:	6358      	str	r0, [r3, #52]	; 0x34
  401480:	4770      	bx	lr
  401482:	bf00      	nop

00401484 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401484:	0943      	lsrs	r3, r0, #5
  401486:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40148a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40148e:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  401490:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401492:	f000 001f 	and.w	r0, r0, #31
  401496:	2101      	movs	r1, #1
  401498:	fa01 f000 	lsl.w	r0, r1, r0
  40149c:	4210      	tst	r0, r2
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40149e:	bf14      	ite	ne
  4014a0:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4014a2:	6318      	streq	r0, [r3, #48]	; 0x30
  4014a4:	4770      	bx	lr
  4014a6:	bf00      	nop

004014a8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4014a8:	b570      	push	{r4, r5, r6, lr}
  4014aa:	b082      	sub	sp, #8
  4014ac:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4014ae:	0944      	lsrs	r4, r0, #5
  4014b0:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  4014b4:	f204 7407 	addw	r4, r4, #1799	; 0x707
  4014b8:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4014ba:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  4014be:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4014c2:	d047      	beq.n	401554 <pio_configure_pin+0xac>
  4014c4:	d809      	bhi.n	4014da <pio_configure_pin+0x32>
  4014c6:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  4014ca:	d021      	beq.n	401510 <pio_configure_pin+0x68>
  4014cc:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  4014d0:	d02f      	beq.n	401532 <pio_configure_pin+0x8a>
  4014d2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  4014d6:	d16f      	bne.n	4015b8 <pio_configure_pin+0x110>
  4014d8:	e009      	b.n	4014ee <pio_configure_pin+0x46>
  4014da:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  4014de:	d055      	beq.n	40158c <pio_configure_pin+0xe4>
  4014e0:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  4014e4:	d052      	beq.n	40158c <pio_configure_pin+0xe4>
  4014e6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  4014ea:	d044      	beq.n	401576 <pio_configure_pin+0xce>
  4014ec:	e064      	b.n	4015b8 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4014ee:	f000 001f 	and.w	r0, r0, #31
  4014f2:	2401      	movs	r4, #1
  4014f4:	4084      	lsls	r4, r0
  4014f6:	4630      	mov	r0, r6
  4014f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4014fc:	4622      	mov	r2, r4
  4014fe:	4b30      	ldr	r3, [pc, #192]	; (4015c0 <pio_configure_pin+0x118>)
  401500:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401502:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401506:	bf14      	ite	ne
  401508:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40150a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40150c:	2001      	movs	r0, #1
  40150e:	e054      	b.n	4015ba <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401510:	f000 001f 	and.w	r0, r0, #31
  401514:	2401      	movs	r4, #1
  401516:	4084      	lsls	r4, r0
  401518:	4630      	mov	r0, r6
  40151a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40151e:	4622      	mov	r2, r4
  401520:	4b27      	ldr	r3, [pc, #156]	; (4015c0 <pio_configure_pin+0x118>)
  401522:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401524:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401528:	bf14      	ite	ne
  40152a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40152c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40152e:	2001      	movs	r0, #1
  401530:	e043      	b.n	4015ba <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401532:	f000 001f 	and.w	r0, r0, #31
  401536:	2401      	movs	r4, #1
  401538:	4084      	lsls	r4, r0
  40153a:	4630      	mov	r0, r6
  40153c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401540:	4622      	mov	r2, r4
  401542:	4b1f      	ldr	r3, [pc, #124]	; (4015c0 <pio_configure_pin+0x118>)
  401544:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401546:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40154a:	bf14      	ite	ne
  40154c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40154e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401550:	2001      	movs	r0, #1
  401552:	e032      	b.n	4015ba <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401554:	f000 001f 	and.w	r0, r0, #31
  401558:	2401      	movs	r4, #1
  40155a:	4084      	lsls	r4, r0
  40155c:	4630      	mov	r0, r6
  40155e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401562:	4622      	mov	r2, r4
  401564:	4b16      	ldr	r3, [pc, #88]	; (4015c0 <pio_configure_pin+0x118>)
  401566:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401568:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40156c:	bf14      	ite	ne
  40156e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401570:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401572:	2001      	movs	r0, #1
  401574:	e021      	b.n	4015ba <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401576:	f000 011f 	and.w	r1, r0, #31
  40157a:	2401      	movs	r4, #1
  40157c:	4630      	mov	r0, r6
  40157e:	fa04 f101 	lsl.w	r1, r4, r1
  401582:	462a      	mov	r2, r5
  401584:	4b0f      	ldr	r3, [pc, #60]	; (4015c4 <pio_configure_pin+0x11c>)
  401586:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401588:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40158a:	e016      	b.n	4015ba <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40158c:	f000 011f 	and.w	r1, r0, #31
  401590:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401592:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401596:	ea05 0304 	and.w	r3, r5, r4
  40159a:	9300      	str	r3, [sp, #0]
  40159c:	4630      	mov	r0, r6
  40159e:	fa04 f101 	lsl.w	r1, r4, r1
  4015a2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4015a6:	bf14      	ite	ne
  4015a8:	2200      	movne	r2, #0
  4015aa:	2201      	moveq	r2, #1
  4015ac:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4015b0:	4d05      	ldr	r5, [pc, #20]	; (4015c8 <pio_configure_pin+0x120>)
  4015b2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  4015b4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4015b6:	e000      	b.n	4015ba <pio_configure_pin+0x112>

	default:
		return 0;
  4015b8:	2000      	movs	r0, #0
	}

	return 1;
}
  4015ba:	b002      	add	sp, #8
  4015bc:	bd70      	pop	{r4, r5, r6, pc}
  4015be:	bf00      	nop
  4015c0:	0040133d 	.word	0x0040133d
  4015c4:	004013cd 	.word	0x004013cd
  4015c8:	00401401 	.word	0x00401401

004015cc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4015cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015ce:	b083      	sub	sp, #12
  4015d0:	4607      	mov	r7, r0
  4015d2:	460e      	mov	r6, r1
  4015d4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4015d6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  4015da:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4015de:	d038      	beq.n	401652 <pio_configure_pin_group+0x86>
  4015e0:	d809      	bhi.n	4015f6 <pio_configure_pin_group+0x2a>
  4015e2:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  4015e6:	d01c      	beq.n	401622 <pio_configure_pin_group+0x56>
  4015e8:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  4015ec:	d025      	beq.n	40163a <pio_configure_pin_group+0x6e>
  4015ee:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  4015f2:	d150      	bne.n	401696 <pio_configure_pin_group+0xca>
  4015f4:	e009      	b.n	40160a <pio_configure_pin_group+0x3e>
  4015f6:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  4015fa:	d03a      	beq.n	401672 <pio_configure_pin_group+0xa6>
  4015fc:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401600:	d037      	beq.n	401672 <pio_configure_pin_group+0xa6>
  401602:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401606:	d030      	beq.n	40166a <pio_configure_pin_group+0x9e>
  401608:	e045      	b.n	401696 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40160a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40160e:	4632      	mov	r2, r6
  401610:	4b22      	ldr	r3, [pc, #136]	; (40169c <pio_configure_pin_group+0xd0>)
  401612:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401614:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401618:	bf14      	ite	ne
  40161a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40161c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40161e:	2001      	movs	r0, #1
  401620:	e03a      	b.n	401698 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401622:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401626:	4632      	mov	r2, r6
  401628:	4b1c      	ldr	r3, [pc, #112]	; (40169c <pio_configure_pin_group+0xd0>)
  40162a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40162c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401630:	bf14      	ite	ne
  401632:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401634:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401636:	2001      	movs	r0, #1
  401638:	e02e      	b.n	401698 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40163a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40163e:	4632      	mov	r2, r6
  401640:	4b16      	ldr	r3, [pc, #88]	; (40169c <pio_configure_pin_group+0xd0>)
  401642:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401644:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401648:	bf14      	ite	ne
  40164a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40164c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40164e:	2001      	movs	r0, #1
  401650:	e022      	b.n	401698 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401652:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401656:	4632      	mov	r2, r6
  401658:	4b10      	ldr	r3, [pc, #64]	; (40169c <pio_configure_pin_group+0xd0>)
  40165a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40165c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401660:	bf14      	ite	ne
  401662:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401664:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401666:	2001      	movs	r0, #1
  401668:	e016      	b.n	401698 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40166a:	4b0d      	ldr	r3, [pc, #52]	; (4016a0 <pio_configure_pin_group+0xd4>)
  40166c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40166e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  401670:	e012      	b.n	401698 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401672:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401676:	f005 0301 	and.w	r3, r5, #1
  40167a:	9300      	str	r3, [sp, #0]
  40167c:	4638      	mov	r0, r7
  40167e:	4631      	mov	r1, r6
  401680:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401684:	bf14      	ite	ne
  401686:	2200      	movne	r2, #0
  401688:	2201      	moveq	r2, #1
  40168a:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40168e:	4c05      	ldr	r4, [pc, #20]	; (4016a4 <pio_configure_pin_group+0xd8>)
  401690:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  401692:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401694:	e000      	b.n	401698 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  401696:	2000      	movs	r0, #0
	}

	return 1;
}
  401698:	b003      	add	sp, #12
  40169a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40169c:	0040133d 	.word	0x0040133d
  4016a0:	004013cd 	.word	0x004013cd
  4016a4:	00401401 	.word	0x00401401

004016a8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4016a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4016ac:	4604      	mov	r4, r0
  4016ae:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4016b0:	4b10      	ldr	r3, [pc, #64]	; (4016f4 <pio_handler_process+0x4c>)
  4016b2:	4798      	blx	r3
  4016b4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4016b6:	4620      	mov	r0, r4
  4016b8:	4b0f      	ldr	r3, [pc, #60]	; (4016f8 <pio_handler_process+0x50>)
  4016ba:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4016bc:	4005      	ands	r5, r0
  4016be:	d017      	beq.n	4016f0 <pio_handler_process+0x48>
  4016c0:	4f0e      	ldr	r7, [pc, #56]	; (4016fc <pio_handler_process+0x54>)
  4016c2:	f107 040c 	add.w	r4, r7, #12
  4016c6:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4016c8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  4016cc:	42b3      	cmp	r3, r6
  4016ce:	d10a      	bne.n	4016e6 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4016d0:	f854 1c08 	ldr.w	r1, [r4, #-8]
  4016d4:	4229      	tst	r1, r5
  4016d6:	d006      	beq.n	4016e6 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4016d8:	6823      	ldr	r3, [r4, #0]
  4016da:	4630      	mov	r0, r6
  4016dc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4016de:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4016e2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4016e6:	42bc      	cmp	r4, r7
  4016e8:	d002      	beq.n	4016f0 <pio_handler_process+0x48>
  4016ea:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4016ec:	2d00      	cmp	r5, #0
  4016ee:	d1eb      	bne.n	4016c8 <pio_handler_process+0x20>
  4016f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016f4:	00401429 	.word	0x00401429
  4016f8:	0040142d 	.word	0x0040142d
  4016fc:	20000b3c 	.word	0x20000b3c

00401700 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401700:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401702:	4802      	ldr	r0, [pc, #8]	; (40170c <PIOA_Handler+0xc>)
  401704:	210b      	movs	r1, #11
  401706:	4b02      	ldr	r3, [pc, #8]	; (401710 <PIOA_Handler+0x10>)
  401708:	4798      	blx	r3
  40170a:	bd08      	pop	{r3, pc}
  40170c:	400e0e00 	.word	0x400e0e00
  401710:	004016a9 	.word	0x004016a9

00401714 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401714:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401716:	4802      	ldr	r0, [pc, #8]	; (401720 <PIOB_Handler+0xc>)
  401718:	210c      	movs	r1, #12
  40171a:	4b02      	ldr	r3, [pc, #8]	; (401724 <PIOB_Handler+0x10>)
  40171c:	4798      	blx	r3
  40171e:	bd08      	pop	{r3, pc}
  401720:	400e1000 	.word	0x400e1000
  401724:	004016a9 	.word	0x004016a9

00401728 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401728:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40172a:	4802      	ldr	r0, [pc, #8]	; (401734 <PIOC_Handler+0xc>)
  40172c:	210d      	movs	r1, #13
  40172e:	4b02      	ldr	r3, [pc, #8]	; (401738 <PIOC_Handler+0x10>)
  401730:	4798      	blx	r3
  401732:	bd08      	pop	{r3, pc}
  401734:	400e1200 	.word	0x400e1200
  401738:	004016a9 	.word	0x004016a9

0040173c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40173c:	4b17      	ldr	r3, [pc, #92]	; (40179c <pmc_switch_mck_to_pllack+0x60>)
  40173e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401740:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  401744:	4310      	orrs	r0, r2
  401746:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401748:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40174a:	f013 0f08 	tst.w	r3, #8
  40174e:	d109      	bne.n	401764 <pmc_switch_mck_to_pllack+0x28>
  401750:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401754:	4911      	ldr	r1, [pc, #68]	; (40179c <pmc_switch_mck_to_pllack+0x60>)
  401756:	e001      	b.n	40175c <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401758:	3b01      	subs	r3, #1
  40175a:	d019      	beq.n	401790 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40175c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40175e:	f012 0f08 	tst.w	r2, #8
  401762:	d0f9      	beq.n	401758 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401764:	4b0d      	ldr	r3, [pc, #52]	; (40179c <pmc_switch_mck_to_pllack+0x60>)
  401766:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401768:	f022 0203 	bic.w	r2, r2, #3
  40176c:	f042 0202 	orr.w	r2, r2, #2
  401770:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401772:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401774:	f010 0008 	ands.w	r0, r0, #8
  401778:	d10c      	bne.n	401794 <pmc_switch_mck_to_pllack+0x58>
  40177a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40177e:	4907      	ldr	r1, [pc, #28]	; (40179c <pmc_switch_mck_to_pllack+0x60>)
  401780:	e001      	b.n	401786 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401782:	3b01      	subs	r3, #1
  401784:	d008      	beq.n	401798 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401786:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401788:	f012 0f08 	tst.w	r2, #8
  40178c:	d0f9      	beq.n	401782 <pmc_switch_mck_to_pllack+0x46>
  40178e:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401790:	2001      	movs	r0, #1
  401792:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401794:	2000      	movs	r0, #0
  401796:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401798:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40179a:	4770      	bx	lr
  40179c:	400e0400 	.word	0x400e0400

004017a0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4017a0:	b138      	cbz	r0, 4017b2 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4017a2:	4911      	ldr	r1, [pc, #68]	; (4017e8 <pmc_switch_mainck_to_xtal+0x48>)
  4017a4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4017a6:	4a11      	ldr	r2, [pc, #68]	; (4017ec <pmc_switch_mainck_to_xtal+0x4c>)
  4017a8:	401a      	ands	r2, r3
  4017aa:	4b11      	ldr	r3, [pc, #68]	; (4017f0 <pmc_switch_mainck_to_xtal+0x50>)
  4017ac:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4017ae:	620b      	str	r3, [r1, #32]
  4017b0:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4017b2:	4a0d      	ldr	r2, [pc, #52]	; (4017e8 <pmc_switch_mainck_to_xtal+0x48>)
  4017b4:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4017b6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4017ba:	f023 0303 	bic.w	r3, r3, #3
  4017be:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4017c2:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4017c6:	0209      	lsls	r1, r1, #8
  4017c8:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4017ca:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4017cc:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4017ce:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4017d0:	f013 0f01 	tst.w	r3, #1
  4017d4:	d0fb      	beq.n	4017ce <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4017d6:	4a04      	ldr	r2, [pc, #16]	; (4017e8 <pmc_switch_mainck_to_xtal+0x48>)
  4017d8:	6a13      	ldr	r3, [r2, #32]
  4017da:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4017de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4017e2:	6213      	str	r3, [r2, #32]
  4017e4:	4770      	bx	lr
  4017e6:	bf00      	nop
  4017e8:	400e0400 	.word	0x400e0400
  4017ec:	fec8fffc 	.word	0xfec8fffc
  4017f0:	01370002 	.word	0x01370002

004017f4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4017f4:	4b02      	ldr	r3, [pc, #8]	; (401800 <pmc_osc_is_ready_mainck+0xc>)
  4017f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4017f8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4017fc:	4770      	bx	lr
  4017fe:	bf00      	nop
  401800:	400e0400 	.word	0x400e0400

00401804 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401804:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401808:	4b01      	ldr	r3, [pc, #4]	; (401810 <pmc_disable_pllack+0xc>)
  40180a:	629a      	str	r2, [r3, #40]	; 0x28
  40180c:	4770      	bx	lr
  40180e:	bf00      	nop
  401810:	400e0400 	.word	0x400e0400

00401814 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401814:	4b02      	ldr	r3, [pc, #8]	; (401820 <pmc_is_locked_pllack+0xc>)
  401816:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401818:	f000 0002 	and.w	r0, r0, #2
  40181c:	4770      	bx	lr
  40181e:	bf00      	nop
  401820:	400e0400 	.word	0x400e0400

00401824 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401824:	281f      	cmp	r0, #31
  401826:	d80d      	bhi.n	401844 <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401828:	4b08      	ldr	r3, [pc, #32]	; (40184c <pmc_enable_periph_clk+0x28>)
  40182a:	699a      	ldr	r2, [r3, #24]
  40182c:	2301      	movs	r3, #1
  40182e:	4083      	lsls	r3, r0
  401830:	401a      	ands	r2, r3
  401832:	4293      	cmp	r3, r2
  401834:	d008      	beq.n	401848 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  401836:	2301      	movs	r3, #1
  401838:	fa03 f000 	lsl.w	r0, r3, r0
  40183c:	4b03      	ldr	r3, [pc, #12]	; (40184c <pmc_enable_periph_clk+0x28>)
  40183e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401840:	2000      	movs	r0, #0
  401842:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401844:	2001      	movs	r0, #1
  401846:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401848:	2000      	movs	r0, #0
}
  40184a:	4770      	bx	lr
  40184c:	400e0400 	.word	0x400e0400

00401850 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401850:	e7fe      	b.n	401850 <Dummy_Handler>
  401852:	bf00      	nop

00401854 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401854:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  401856:	4b1e      	ldr	r3, [pc, #120]	; (4018d0 <Reset_Handler+0x7c>)
  401858:	4a1e      	ldr	r2, [pc, #120]	; (4018d4 <Reset_Handler+0x80>)
  40185a:	429a      	cmp	r2, r3
  40185c:	d003      	beq.n	401866 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  40185e:	4b1e      	ldr	r3, [pc, #120]	; (4018d8 <Reset_Handler+0x84>)
  401860:	4a1b      	ldr	r2, [pc, #108]	; (4018d0 <Reset_Handler+0x7c>)
  401862:	429a      	cmp	r2, r3
  401864:	d304      	bcc.n	401870 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401866:	4b1d      	ldr	r3, [pc, #116]	; (4018dc <Reset_Handler+0x88>)
  401868:	4a1d      	ldr	r2, [pc, #116]	; (4018e0 <Reset_Handler+0x8c>)
  40186a:	429a      	cmp	r2, r3
  40186c:	d30f      	bcc.n	40188e <Reset_Handler+0x3a>
  40186e:	e01a      	b.n	4018a6 <Reset_Handler+0x52>
  401870:	4b1c      	ldr	r3, [pc, #112]	; (4018e4 <Reset_Handler+0x90>)
  401872:	4c1d      	ldr	r4, [pc, #116]	; (4018e8 <Reset_Handler+0x94>)
  401874:	1ae4      	subs	r4, r4, r3
  401876:	f024 0403 	bic.w	r4, r4, #3
  40187a:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  40187c:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  40187e:	4814      	ldr	r0, [pc, #80]	; (4018d0 <Reset_Handler+0x7c>)
  401880:	4914      	ldr	r1, [pc, #80]	; (4018d4 <Reset_Handler+0x80>)
  401882:	585a      	ldr	r2, [r3, r1]
  401884:	501a      	str	r2, [r3, r0]
  401886:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401888:	42a3      	cmp	r3, r4
  40188a:	d1fa      	bne.n	401882 <Reset_Handler+0x2e>
  40188c:	e7eb      	b.n	401866 <Reset_Handler+0x12>
  40188e:	4b17      	ldr	r3, [pc, #92]	; (4018ec <Reset_Handler+0x98>)
  401890:	4917      	ldr	r1, [pc, #92]	; (4018f0 <Reset_Handler+0x9c>)
  401892:	1ac9      	subs	r1, r1, r3
  401894:	f021 0103 	bic.w	r1, r1, #3
  401898:	1d1a      	adds	r2, r3, #4
  40189a:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  40189c:	2200      	movs	r2, #0
  40189e:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4018a2:	428b      	cmp	r3, r1
  4018a4:	d1fb      	bne.n	40189e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4018a6:	4a13      	ldr	r2, [pc, #76]	; (4018f4 <Reset_Handler+0xa0>)
  4018a8:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  4018ac:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4018b0:	4911      	ldr	r1, [pc, #68]	; (4018f8 <Reset_Handler+0xa4>)
  4018b2:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  4018b4:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  4018b8:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  4018bc:	d203      	bcs.n	4018c6 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  4018be:	688a      	ldr	r2, [r1, #8]
  4018c0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  4018c4:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  4018c6:	4b0d      	ldr	r3, [pc, #52]	; (4018fc <Reset_Handler+0xa8>)
  4018c8:	4798      	blx	r3

	/* Branch to main function */
	main();
  4018ca:	4b0d      	ldr	r3, [pc, #52]	; (401900 <Reset_Handler+0xac>)
  4018cc:	4798      	blx	r3
  4018ce:	e7fe      	b.n	4018ce <Reset_Handler+0x7a>
  4018d0:	20000000 	.word	0x20000000
  4018d4:	0040909c 	.word	0x0040909c
  4018d8:	200009a8 	.word	0x200009a8
  4018dc:	20000c98 	.word	0x20000c98
  4018e0:	200009a8 	.word	0x200009a8
  4018e4:	20000004 	.word	0x20000004
  4018e8:	200009ab 	.word	0x200009ab
  4018ec:	200009a4 	.word	0x200009a4
  4018f0:	20000c93 	.word	0x20000c93
  4018f4:	00400000 	.word	0x00400000
  4018f8:	e000ed00 	.word	0xe000ed00
  4018fc:	00402f75 	.word	0x00402f75
  401900:	00401ca9 	.word	0x00401ca9

00401904 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  401904:	4b39      	ldr	r3, [pc, #228]	; (4019ec <SystemCoreClockUpdate+0xe8>)
  401906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401908:	f003 0303 	and.w	r3, r3, #3
  40190c:	2b01      	cmp	r3, #1
  40190e:	d00f      	beq.n	401930 <SystemCoreClockUpdate+0x2c>
  401910:	b113      	cbz	r3, 401918 <SystemCoreClockUpdate+0x14>
  401912:	2b02      	cmp	r3, #2
  401914:	d029      	beq.n	40196a <SystemCoreClockUpdate+0x66>
  401916:	e051      	b.n	4019bc <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401918:	4b35      	ldr	r3, [pc, #212]	; (4019f0 <SystemCoreClockUpdate+0xec>)
  40191a:	695b      	ldr	r3, [r3, #20]
  40191c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401920:	bf14      	ite	ne
  401922:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401926:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40192a:	4b32      	ldr	r3, [pc, #200]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
  40192c:	601a      	str	r2, [r3, #0]
  40192e:	e045      	b.n	4019bc <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401930:	4b2e      	ldr	r3, [pc, #184]	; (4019ec <SystemCoreClockUpdate+0xe8>)
  401932:	6a1b      	ldr	r3, [r3, #32]
  401934:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401938:	d003      	beq.n	401942 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40193a:	4a2f      	ldr	r2, [pc, #188]	; (4019f8 <SystemCoreClockUpdate+0xf4>)
  40193c:	4b2d      	ldr	r3, [pc, #180]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
  40193e:	601a      	str	r2, [r3, #0]
  401940:	e03c      	b.n	4019bc <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401942:	4a2e      	ldr	r2, [pc, #184]	; (4019fc <SystemCoreClockUpdate+0xf8>)
  401944:	4b2b      	ldr	r3, [pc, #172]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
  401946:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401948:	4b28      	ldr	r3, [pc, #160]	; (4019ec <SystemCoreClockUpdate+0xe8>)
  40194a:	6a1b      	ldr	r3, [r3, #32]
  40194c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401950:	2b10      	cmp	r3, #16
  401952:	d002      	beq.n	40195a <SystemCoreClockUpdate+0x56>
  401954:	2b20      	cmp	r3, #32
  401956:	d004      	beq.n	401962 <SystemCoreClockUpdate+0x5e>
  401958:	e030      	b.n	4019bc <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  40195a:	4a29      	ldr	r2, [pc, #164]	; (401a00 <SystemCoreClockUpdate+0xfc>)
  40195c:	4b25      	ldr	r3, [pc, #148]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
  40195e:	601a      	str	r2, [r3, #0]
				break;
  401960:	e02c      	b.n	4019bc <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401962:	4a25      	ldr	r2, [pc, #148]	; (4019f8 <SystemCoreClockUpdate+0xf4>)
  401964:	4b23      	ldr	r3, [pc, #140]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
  401966:	601a      	str	r2, [r3, #0]
				break;
  401968:	e028      	b.n	4019bc <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40196a:	4b20      	ldr	r3, [pc, #128]	; (4019ec <SystemCoreClockUpdate+0xe8>)
  40196c:	6a1b      	ldr	r3, [r3, #32]
  40196e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401972:	d003      	beq.n	40197c <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401974:	4a20      	ldr	r2, [pc, #128]	; (4019f8 <SystemCoreClockUpdate+0xf4>)
  401976:	4b1f      	ldr	r3, [pc, #124]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
  401978:	601a      	str	r2, [r3, #0]
  40197a:	e012      	b.n	4019a2 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40197c:	4a1f      	ldr	r2, [pc, #124]	; (4019fc <SystemCoreClockUpdate+0xf8>)
  40197e:	4b1d      	ldr	r3, [pc, #116]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
  401980:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401982:	4b1a      	ldr	r3, [pc, #104]	; (4019ec <SystemCoreClockUpdate+0xe8>)
  401984:	6a1b      	ldr	r3, [r3, #32]
  401986:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40198a:	2b10      	cmp	r3, #16
  40198c:	d002      	beq.n	401994 <SystemCoreClockUpdate+0x90>
  40198e:	2b20      	cmp	r3, #32
  401990:	d004      	beq.n	40199c <SystemCoreClockUpdate+0x98>
  401992:	e006      	b.n	4019a2 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401994:	4a1a      	ldr	r2, [pc, #104]	; (401a00 <SystemCoreClockUpdate+0xfc>)
  401996:	4b17      	ldr	r3, [pc, #92]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
  401998:	601a      	str	r2, [r3, #0]
				break;
  40199a:	e002      	b.n	4019a2 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  40199c:	4a16      	ldr	r2, [pc, #88]	; (4019f8 <SystemCoreClockUpdate+0xf4>)
  40199e:	4b15      	ldr	r3, [pc, #84]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
  4019a0:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4019a2:	4b12      	ldr	r3, [pc, #72]	; (4019ec <SystemCoreClockUpdate+0xe8>)
  4019a4:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4019a6:	6a99      	ldr	r1, [r3, #40]	; 0x28
  4019a8:	4b12      	ldr	r3, [pc, #72]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4019aa:	f3c0 400a 	ubfx	r0, r0, #16, #11
  4019ae:	681a      	ldr	r2, [r3, #0]
  4019b0:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4019b4:	b2c9      	uxtb	r1, r1
  4019b6:	fbb2 f2f1 	udiv	r2, r2, r1
  4019ba:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4019bc:	4b0b      	ldr	r3, [pc, #44]	; (4019ec <SystemCoreClockUpdate+0xe8>)
  4019be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4019c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4019c4:	2b70      	cmp	r3, #112	; 0x70
  4019c6:	d107      	bne.n	4019d8 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  4019c8:	4b0a      	ldr	r3, [pc, #40]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
  4019ca:	681a      	ldr	r2, [r3, #0]
  4019cc:	490d      	ldr	r1, [pc, #52]	; (401a04 <SystemCoreClockUpdate+0x100>)
  4019ce:	fba1 0202 	umull	r0, r2, r1, r2
  4019d2:	0852      	lsrs	r2, r2, #1
  4019d4:	601a      	str	r2, [r3, #0]
  4019d6:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  4019d8:	4b04      	ldr	r3, [pc, #16]	; (4019ec <SystemCoreClockUpdate+0xe8>)
  4019da:	6b19      	ldr	r1, [r3, #48]	; 0x30
  4019dc:	4b05      	ldr	r3, [pc, #20]	; (4019f4 <SystemCoreClockUpdate+0xf0>)
  4019de:	f3c1 1102 	ubfx	r1, r1, #4, #3
  4019e2:	681a      	ldr	r2, [r3, #0]
  4019e4:	40ca      	lsrs	r2, r1
  4019e6:	601a      	str	r2, [r3, #0]
  4019e8:	4770      	bx	lr
  4019ea:	bf00      	nop
  4019ec:	400e0400 	.word	0x400e0400
  4019f0:	400e1410 	.word	0x400e1410
  4019f4:	200000e4 	.word	0x200000e4
  4019f8:	00b71b00 	.word	0x00b71b00
  4019fc:	003d0900 	.word	0x003d0900
  401a00:	007a1200 	.word	0x007a1200
  401a04:	aaaaaaab 	.word	0xaaaaaaab

00401a08 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401a08:	4b09      	ldr	r3, [pc, #36]	; (401a30 <_sbrk+0x28>)
  401a0a:	681b      	ldr	r3, [r3, #0]
  401a0c:	b913      	cbnz	r3, 401a14 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401a0e:	4a09      	ldr	r2, [pc, #36]	; (401a34 <_sbrk+0x2c>)
  401a10:	4b07      	ldr	r3, [pc, #28]	; (401a30 <_sbrk+0x28>)
  401a12:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401a14:	4b06      	ldr	r3, [pc, #24]	; (401a30 <_sbrk+0x28>)
  401a16:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401a18:	181a      	adds	r2, r3, r0
  401a1a:	4907      	ldr	r1, [pc, #28]	; (401a38 <_sbrk+0x30>)
  401a1c:	4291      	cmp	r1, r2
  401a1e:	db04      	blt.n	401a2a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401a20:	4610      	mov	r0, r2
  401a22:	4a03      	ldr	r2, [pc, #12]	; (401a30 <_sbrk+0x28>)
  401a24:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401a26:	4618      	mov	r0, r3
  401a28:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401a2a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401a2e:	4770      	bx	lr
  401a30:	20000bac 	.word	0x20000bac
  401a34:	20001498 	.word	0x20001498
  401a38:	20005ffc 	.word	0x20005ffc

00401a3c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401a3c:	f04f 30ff 	mov.w	r0, #4294967295
  401a40:	4770      	bx	lr
  401a42:	bf00      	nop

00401a44 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401a44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401a48:	604b      	str	r3, [r1, #4]

	return 0;
}
  401a4a:	2000      	movs	r0, #0
  401a4c:	4770      	bx	lr
  401a4e:	bf00      	nop

00401a50 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401a50:	2001      	movs	r0, #1
  401a52:	4770      	bx	lr

00401a54 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401a54:	2000      	movs	r0, #0
  401a56:	4770      	bx	lr

00401a58 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401a58:	b5f0      	push	{r4, r5, r6, r7, lr}
  401a5a:	b083      	sub	sp, #12
  401a5c:	4605      	mov	r5, r0
  401a5e:	460c      	mov	r4, r1
	uint32_t val = 0;
  401a60:	2300      	movs	r3, #0
  401a62:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401a64:	4b18      	ldr	r3, [pc, #96]	; (401ac8 <usart_serial_getchar+0x70>)
  401a66:	4298      	cmp	r0, r3
  401a68:	d107      	bne.n	401a7a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  401a6a:	461f      	mov	r7, r3
  401a6c:	4e17      	ldr	r6, [pc, #92]	; (401acc <usart_serial_getchar+0x74>)
  401a6e:	4638      	mov	r0, r7
  401a70:	4621      	mov	r1, r4
  401a72:	47b0      	blx	r6
  401a74:	2800      	cmp	r0, #0
  401a76:	d1fa      	bne.n	401a6e <usart_serial_getchar+0x16>
  401a78:	e017      	b.n	401aaa <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401a7a:	4b15      	ldr	r3, [pc, #84]	; (401ad0 <usart_serial_getchar+0x78>)
  401a7c:	4298      	cmp	r0, r3
  401a7e:	d107      	bne.n	401a90 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401a80:	461e      	mov	r6, r3
  401a82:	4d12      	ldr	r5, [pc, #72]	; (401acc <usart_serial_getchar+0x74>)
  401a84:	4630      	mov	r0, r6
  401a86:	4621      	mov	r1, r4
  401a88:	47a8      	blx	r5
  401a8a:	2800      	cmp	r0, #0
  401a8c:	d1fa      	bne.n	401a84 <usart_serial_getchar+0x2c>
  401a8e:	e018      	b.n	401ac2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401a90:	4b10      	ldr	r3, [pc, #64]	; (401ad4 <usart_serial_getchar+0x7c>)
  401a92:	4298      	cmp	r0, r3
  401a94:	d109      	bne.n	401aaa <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  401a96:	461e      	mov	r6, r3
  401a98:	4d0f      	ldr	r5, [pc, #60]	; (401ad8 <usart_serial_getchar+0x80>)
  401a9a:	4630      	mov	r0, r6
  401a9c:	a901      	add	r1, sp, #4
  401a9e:	47a8      	blx	r5
  401aa0:	2800      	cmp	r0, #0
  401aa2:	d1fa      	bne.n	401a9a <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  401aa4:	9b01      	ldr	r3, [sp, #4]
  401aa6:	7023      	strb	r3, [r4, #0]
  401aa8:	e00b      	b.n	401ac2 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401aaa:	4b0c      	ldr	r3, [pc, #48]	; (401adc <usart_serial_getchar+0x84>)
  401aac:	429d      	cmp	r5, r3
  401aae:	d108      	bne.n	401ac2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  401ab0:	461e      	mov	r6, r3
  401ab2:	4d09      	ldr	r5, [pc, #36]	; (401ad8 <usart_serial_getchar+0x80>)
  401ab4:	4630      	mov	r0, r6
  401ab6:	a901      	add	r1, sp, #4
  401ab8:	47a8      	blx	r5
  401aba:	2800      	cmp	r0, #0
  401abc:	d1fa      	bne.n	401ab4 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  401abe:	9b01      	ldr	r3, [sp, #4]
  401ac0:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401ac2:	b003      	add	sp, #12
  401ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401ac6:	bf00      	nop
  401ac8:	400e0600 	.word	0x400e0600
  401acc:	004011d9 	.word	0x004011d9
  401ad0:	400e0800 	.word	0x400e0800
  401ad4:	40024000 	.word	0x40024000
  401ad8:	00400619 	.word	0x00400619
  401adc:	40028000 	.word	0x40028000

00401ae0 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401ae0:	b570      	push	{r4, r5, r6, lr}
  401ae2:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401ae4:	4b1a      	ldr	r3, [pc, #104]	; (401b50 <usart_serial_putchar+0x70>)
  401ae6:	4298      	cmp	r0, r3
  401ae8:	d107      	bne.n	401afa <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401aea:	461e      	mov	r6, r3
  401aec:	4d19      	ldr	r5, [pc, #100]	; (401b54 <usart_serial_putchar+0x74>)
  401aee:	4630      	mov	r0, r6
  401af0:	4621      	mov	r1, r4
  401af2:	47a8      	blx	r5
  401af4:	2800      	cmp	r0, #0
  401af6:	d1fa      	bne.n	401aee <usart_serial_putchar+0xe>
  401af8:	e020      	b.n	401b3c <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401afa:	4b17      	ldr	r3, [pc, #92]	; (401b58 <usart_serial_putchar+0x78>)
  401afc:	4298      	cmp	r0, r3
  401afe:	d107      	bne.n	401b10 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  401b00:	461e      	mov	r6, r3
  401b02:	4d14      	ldr	r5, [pc, #80]	; (401b54 <usart_serial_putchar+0x74>)
  401b04:	4630      	mov	r0, r6
  401b06:	4621      	mov	r1, r4
  401b08:	47a8      	blx	r5
  401b0a:	2800      	cmp	r0, #0
  401b0c:	d1fa      	bne.n	401b04 <usart_serial_putchar+0x24>
  401b0e:	e017      	b.n	401b40 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401b10:	4b12      	ldr	r3, [pc, #72]	; (401b5c <usart_serial_putchar+0x7c>)
  401b12:	4298      	cmp	r0, r3
  401b14:	d107      	bne.n	401b26 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  401b16:	461e      	mov	r6, r3
  401b18:	4d11      	ldr	r5, [pc, #68]	; (401b60 <usart_serial_putchar+0x80>)
  401b1a:	4630      	mov	r0, r6
  401b1c:	4621      	mov	r1, r4
  401b1e:	47a8      	blx	r5
  401b20:	2800      	cmp	r0, #0
  401b22:	d1fa      	bne.n	401b1a <usart_serial_putchar+0x3a>
  401b24:	e00e      	b.n	401b44 <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401b26:	4b0f      	ldr	r3, [pc, #60]	; (401b64 <usart_serial_putchar+0x84>)
  401b28:	4298      	cmp	r0, r3
  401b2a:	d10d      	bne.n	401b48 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  401b2c:	461e      	mov	r6, r3
  401b2e:	4d0c      	ldr	r5, [pc, #48]	; (401b60 <usart_serial_putchar+0x80>)
  401b30:	4630      	mov	r0, r6
  401b32:	4621      	mov	r1, r4
  401b34:	47a8      	blx	r5
  401b36:	2800      	cmp	r0, #0
  401b38:	d1fa      	bne.n	401b30 <usart_serial_putchar+0x50>
  401b3a:	e007      	b.n	401b4c <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  401b3c:	2001      	movs	r0, #1
  401b3e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  401b40:	2001      	movs	r0, #1
  401b42:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  401b44:	2001      	movs	r0, #1
  401b46:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401b48:	2000      	movs	r0, #0
  401b4a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  401b4c:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  401b4e:	bd70      	pop	{r4, r5, r6, pc}
  401b50:	400e0600 	.word	0x400e0600
  401b54:	004011c5 	.word	0x004011c5
  401b58:	400e0800 	.word	0x400e0800
  401b5c:	40024000 	.word	0x40024000
  401b60:	00400601 	.word	0x00400601
  401b64:	40028000 	.word	0x40028000

00401b68 <SysTick_Handler>:
 *
 *  Process System Tick Event
 *  increments the timestamp counter.
 */
void SysTick_Handler(void){
	g_ul_ms_ticks++;
  401b68:	4b08      	ldr	r3, [pc, #32]	; (401b8c <SysTick_Handler+0x24>)
  401b6a:	681a      	ldr	r2, [r3, #0]
  401b6c:	3201      	adds	r2, #1
  401b6e:	601a      	str	r2, [r3, #0]
	
	if ( (g_ul_ms_ticks - cont_ticks) >= TIMER_SAMPLE)
  401b70:	681a      	ldr	r2, [r3, #0]
  401b72:	4b07      	ldr	r3, [pc, #28]	; (401b90 <SysTick_Handler+0x28>)
  401b74:	681b      	ldr	r3, [r3, #0]
  401b76:	1ad3      	subs	r3, r2, r3
  401b78:	2b13      	cmp	r3, #19
  401b7a:	d906      	bls.n	401b8a <SysTick_Handler+0x22>
	{
		flag_tick = 1;
  401b7c:	2201      	movs	r2, #1
  401b7e:	4b05      	ldr	r3, [pc, #20]	; (401b94 <SysTick_Handler+0x2c>)
  401b80:	701a      	strb	r2, [r3, #0]
		cont_ticks = g_ul_ms_ticks;
  401b82:	4b02      	ldr	r3, [pc, #8]	; (401b8c <SysTick_Handler+0x24>)
  401b84:	681a      	ldr	r2, [r3, #0]
  401b86:	4b02      	ldr	r3, [pc, #8]	; (401b90 <SysTick_Handler+0x28>)
  401b88:	601a      	str	r2, [r3, #0]
  401b8a:	4770      	bx	lr
  401b8c:	20000bb8 	.word	0x20000bb8
  401b90:	20000bb4 	.word	0x20000bb4
  401b94:	20000bb0 	.word	0x20000bb0

00401b98 <SPI_Handler>:
}

/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void){
  401b98:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  401b9a:	4b01      	ldr	r3, [pc, #4]	; (401ba0 <SPI_Handler+0x8>)
  401b9c:	4798      	blx	r3
  401b9e:	bd08      	pop	{r3, pc}
  401ba0:	00400d6d 	.word	0x00400d6d

00401ba4 <config_lcd>:
}

void config_lcd(void){
  401ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  401ba8:	4c0f      	ldr	r4, [pc, #60]	; (401be8 <config_lcd+0x44>)
  401baa:	27b0      	movs	r7, #176	; 0xb0
  401bac:	6027      	str	r7, [r4, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  401bae:	26dc      	movs	r6, #220	; 0xdc
  401bb0:	6066      	str	r6, [r4, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  401bb2:	2500      	movs	r5, #0
  401bb4:	60a5      	str	r5, [r4, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  401bb6:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401bba:	f8c4 800c 	str.w	r8, [r4, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  401bbe:	4b0b      	ldr	r3, [pc, #44]	; (401bec <config_lcd+0x48>)
  401bc0:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  401bc2:	4620      	mov	r0, r4
  401bc4:	4b0a      	ldr	r3, [pc, #40]	; (401bf0 <config_lcd+0x4c>)
  401bc6:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401bc8:	2008      	movs	r0, #8
  401bca:	4b0a      	ldr	r3, [pc, #40]	; (401bf4 <config_lcd+0x50>)
  401bcc:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  401bce:	4b0a      	ldr	r3, [pc, #40]	; (401bf8 <config_lcd+0x54>)
  401bd0:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_set_foreground_color(COLOR_WHITE);
  401bd2:	4640      	mov	r0, r8
  401bd4:	4b09      	ldr	r3, [pc, #36]	; (401bfc <config_lcd+0x58>)
  401bd6:	4798      	blx	r3
	ili9225_draw_filled_rectangle(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  401bd8:	4628      	mov	r0, r5
  401bda:	4629      	mov	r1, r5
  401bdc:	463a      	mov	r2, r7
  401bde:	4633      	mov	r3, r6
  401be0:	4c07      	ldr	r4, [pc, #28]	; (401c00 <config_lcd+0x5c>)
  401be2:	47a0      	blx	r4
  401be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401be8:	20000c84 	.word	0x20000c84
  401bec:	00400be1 	.word	0x00400be1
  401bf0:	00400e1d 	.word	0x00400e1d
  401bf4:	00400b85 	.word	0x00400b85
  401bf8:	00400d85 	.word	0x00400d85
  401bfc:	00400da9 	.word	0x00400da9
  401c00:	00401021 	.word	0x00401021

00401c04 <button>:
	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);
}

void button(void){
  401c04:	b538      	push	{r3, r4, r5, lr}
	if (gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
  401c06:	2010      	movs	r0, #16
  401c08:	4b1d      	ldr	r3, [pc, #116]	; (401c80 <button+0x7c>)
  401c0a:	4798      	blx	r3
  401c0c:	2800      	cmp	r0, #0
  401c0e:	d135      	bne.n	401c7c <button+0x78>
 *  \param ul_dly_ticks  Delay to wait for, in milliseconds.
 */
static void mdelay(uint32_t ul_dly_ticks){
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  401c10:	4b1c      	ldr	r3, [pc, #112]	; (401c84 <button+0x80>)
  401c12:	6819      	ldr	r1, [r3, #0]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
  401c14:	461a      	mov	r2, r3
  401c16:	6813      	ldr	r3, [r2, #0]
  401c18:	1a5b      	subs	r3, r3, r1
  401c1a:	2b31      	cmp	r3, #49	; 0x31
  401c1c:	d9fb      	bls.n	401c16 <button+0x12>
}

void button(void){
	if (gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
		mdelay(50);
		if (!gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
  401c1e:	2010      	movs	r0, #16
  401c20:	4b17      	ldr	r3, [pc, #92]	; (401c80 <button+0x7c>)
  401c22:	4798      	blx	r3
  401c24:	2800      	cmp	r0, #0
  401c26:	d129      	bne.n	401c7c <button+0x78>
			return;
		}
		while(gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
  401c28:	4d15      	ldr	r5, [pc, #84]	; (401c80 <button+0x7c>)
 *  \param ul_dly_ticks  Delay to wait for, in milliseconds.
 */
static void mdelay(uint32_t ul_dly_ticks){
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  401c2a:	4c16      	ldr	r4, [pc, #88]	; (401c84 <button+0x80>)
  401c2c:	e004      	b.n	401c38 <button+0x34>
  401c2e:	6822      	ldr	r2, [r4, #0]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
  401c30:	6823      	ldr	r3, [r4, #0]
  401c32:	1a9b      	subs	r3, r3, r2
  401c34:	2b31      	cmp	r3, #49	; 0x31
  401c36:	d9fb      	bls.n	401c30 <button+0x2c>
	if (gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
		mdelay(50);
		if (!gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
			return;
		}
		while(gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
  401c38:	2010      	movs	r0, #16
  401c3a:	47a8      	blx	r5
  401c3c:	2800      	cmp	r0, #0
  401c3e:	d0f6      	beq.n	401c2e <button+0x2a>
			mdelay(50);
		}
		
		if (status_transfer == 0){
  401c40:	4b11      	ldr	r3, [pc, #68]	; (401c88 <button+0x84>)
  401c42:	681b      	ldr	r3, [r3, #0]
  401c44:	b94b      	cbnz	r3, 401c5a <button+0x56>
			//Start Matlab Receiver:
			/*snprintf(buf, sizeof(buf), "START\r\n");
			printf(buf);*/
			status_transfer = 1;
  401c46:	2201      	movs	r2, #1
  401c48:	4b0f      	ldr	r3, [pc, #60]	; (401c88 <button+0x84>)
  401c4a:	601a      	str	r2, [r3, #0]
			gpio_set_pin_low(LED1_GPIO);
  401c4c:	202e      	movs	r0, #46	; 0x2e
  401c4e:	4b0f      	ldr	r3, [pc, #60]	; (401c8c <button+0x88>)
  401c50:	4798      	blx	r3
			cont_time = 0;
  401c52:	2200      	movs	r2, #0
  401c54:	4b0e      	ldr	r3, [pc, #56]	; (401c90 <button+0x8c>)
  401c56:	601a      	str	r2, [r3, #0]
  401c58:	bd38      	pop	{r3, r4, r5, pc}
		}
		else{
			//Stop Matlab Receiver:
			snprintf(buf, sizeof(buf), "STOP\r\n");
  401c5a:	4b0e      	ldr	r3, [pc, #56]	; (401c94 <button+0x90>)
  401c5c:	4a0e      	ldr	r2, [pc, #56]	; (401c98 <button+0x94>)
  401c5e:	e892 0003 	ldmia.w	r2, {r0, r1}
  401c62:	6018      	str	r0, [r3, #0]
  401c64:	8099      	strh	r1, [r3, #4]
  401c66:	0c09      	lsrs	r1, r1, #16
  401c68:	7199      	strb	r1, [r3, #6]
			printf(buf);
  401c6a:	4618      	mov	r0, r3
  401c6c:	4b0b      	ldr	r3, [pc, #44]	; (401c9c <button+0x98>)
  401c6e:	4798      	blx	r3
			status_transfer = 0;
  401c70:	2200      	movs	r2, #0
  401c72:	4b05      	ldr	r3, [pc, #20]	; (401c88 <button+0x84>)
  401c74:	601a      	str	r2, [r3, #0]
			gpio_set_pin_high(LED1_GPIO);
  401c76:	202e      	movs	r0, #46	; 0x2e
  401c78:	4b09      	ldr	r3, [pc, #36]	; (401ca0 <button+0x9c>)
  401c7a:	4798      	blx	r3
  401c7c:	bd38      	pop	{r3, r4, r5, pc}
  401c7e:	bf00      	nop
  401c80:	00401431 	.word	0x00401431
  401c84:	20000bb8 	.word	0x20000bb8
  401c88:	20000bc0 	.word	0x20000bc0
  401c8c:	00401469 	.word	0x00401469
  401c90:	20000bbc 	.word	0x20000bbc
  401c94:	20000c20 	.word	0x20000c20
  401c98:	00408dec 	.word	0x00408dec
  401c9c:	00402fc1 	.word	0x00402fc1
  401ca0:	0040144d 	.word	0x0040144d
  401ca4:	00000000 	.word	0x00000000

00401ca8 <main>:
		
	}
}

int main (void)
{
  401ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401cac:	b094      	sub	sp, #80	; 0x50
	/* Insert system clock initialization code here (sysclk_init()). */
	
	sysclk_init();
  401cae:	4b78      	ldr	r3, [pc, #480]	; (401e90 <main+0x1e8>)
  401cb0:	4798      	blx	r3
	board_init();
  401cb2:	4b78      	ldr	r3, [pc, #480]	; (401e94 <main+0x1ec>)
  401cb4:	4798      	blx	r3
  401cb6:	2008      	movs	r0, #8
  401cb8:	4d77      	ldr	r5, [pc, #476]	; (401e98 <main+0x1f0>)
  401cba:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401cbc:	4c77      	ldr	r4, [pc, #476]	; (401e9c <main+0x1f4>)
  401cbe:	4b78      	ldr	r3, [pc, #480]	; (401ea0 <main+0x1f8>)
  401cc0:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401cc2:	4a78      	ldr	r2, [pc, #480]	; (401ea4 <main+0x1fc>)
  401cc4:	4b78      	ldr	r3, [pc, #480]	; (401ea8 <main+0x200>)
  401cc6:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401cc8:	4a78      	ldr	r2, [pc, #480]	; (401eac <main+0x204>)
  401cca:	4b79      	ldr	r3, [pc, #484]	; (401eb0 <main+0x208>)
  401ccc:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401cce:	4b79      	ldr	r3, [pc, #484]	; (401eb4 <main+0x20c>)
  401cd0:	9311      	str	r3, [sp, #68]	; 0x44
	uart_settings.ul_baudrate = opt->baudrate;
  401cd2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  401cd6:	9312      	str	r3, [sp, #72]	; 0x48
	uart_settings.ul_mode = opt->paritytype;
  401cd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401cdc:	9313      	str	r3, [sp, #76]	; 0x4c
  401cde:	2008      	movs	r0, #8
  401ce0:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401ce2:	4620      	mov	r0, r4
  401ce4:	a911      	add	r1, sp, #68	; 0x44
  401ce6:	4b74      	ldr	r3, [pc, #464]	; (401eb8 <main+0x210>)
  401ce8:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401cea:	4d74      	ldr	r5, [pc, #464]	; (401ebc <main+0x214>)
  401cec:	682b      	ldr	r3, [r5, #0]
  401cee:	6898      	ldr	r0, [r3, #8]
  401cf0:	2100      	movs	r1, #0
  401cf2:	4c73      	ldr	r4, [pc, #460]	; (401ec0 <main+0x218>)
  401cf4:	47a0      	blx	r4
	setbuf(stdin, NULL);
  401cf6:	682b      	ldr	r3, [r5, #0]
  401cf8:	6858      	ldr	r0, [r3, #4]
  401cfa:	2100      	movs	r1, #0
  401cfc:	47a0      	blx	r4

	/* Insert application code here, after the board has been initialized. */
	
	configure_console();
	config_lcd();
  401cfe:	4b71      	ldr	r3, [pc, #452]	; (401ec4 <main+0x21c>)
  401d00:	4798      	blx	r3
	ili9225_set_foreground_color(COLOR_BLACK);
  401d02:	2000      	movs	r0, #0
  401d04:	4b70      	ldr	r3, [pc, #448]	; (401ec8 <main+0x220>)
  401d06:	4798      	blx	r3
	ili9225_draw_string(10,10, (uint8_t *)"TWI Both IMU");
  401d08:	200a      	movs	r0, #10
  401d0a:	4601      	mov	r1, r0
  401d0c:	4a6f      	ldr	r2, [pc, #444]	; (401ecc <main+0x224>)
  401d0e:	4b70      	ldr	r3, [pc, #448]	; (401ed0 <main+0x228>)
  401d10:	4798      	blx	r3
	/*TWI0:
	- Clock:	PA4 (Laranja)
	- Data:		PA3 (Cinza)
	- Terra:	GND (Preta)
	- VCC:		3V3 (Branco)*/
	uint8_t twi_status = twi_init();
  401d12:	4b70      	ldr	r3, [pc, #448]	; (401ed4 <main+0x22c>)
  401d14:	4798      	blx	r3
	if (twi_status == TWI_SUCCESS)
  401d16:	b9d0      	cbnz	r0, 401d4e <main+0xa6>
	{
		adxl_init();
  401d18:	4b6f      	ldr	r3, [pc, #444]	; (401ed8 <main+0x230>)
  401d1a:	4798      	blx	r3
		itg_init();
  401d1c:	4b6f      	ldr	r3, [pc, #444]	; (401edc <main+0x234>)
  401d1e:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  401d20:	4b6f      	ldr	r3, [pc, #444]	; (401ee0 <main+0x238>)
  401d22:	f64b 327f 	movw	r2, #47999	; 0xbb7f
  401d26:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401d28:	21f0      	movs	r1, #240	; 0xf0
  401d2a:	4a6e      	ldr	r2, [pc, #440]	; (401ee4 <main+0x23c>)
  401d2c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401d30:	2600      	movs	r6, #0
  401d32:	609e      	str	r6, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401d34:	2207      	movs	r2, #7
  401d36:	601a      	str	r2, [r3, #0]
			gpio_set_pin_low(LED2_GPIO);
		}
	}
	
	uint32_t cont = 0;
	cont_ticks = g_ul_ms_ticks;
  401d38:	4b6b      	ldr	r3, [pc, #428]	; (401ee8 <main+0x240>)
  401d3a:	681a      	ldr	r2, [r3, #0]
  401d3c:	4b6b      	ldr	r3, [pc, #428]	; (401eec <main+0x244>)
  401d3e:	601a      	str	r2, [r3, #0]
	
	while(1){
		
		if ( flag_tick ){
  401d40:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 401f40 <main+0x298>
			flag_tick = 0;
			get_all_acel_value(&acel_adxl, ADXL_ADDR_HIGH);
  401d44:	4f6a      	ldr	r7, [pc, #424]	; (401ef0 <main+0x248>)
			acel_adxl[0] = acel_adxl[0] ;//- 400.0;
			acel_adxl[1] = acel_adxl[1] ;//+ 500.0;
			acel_adxl[2] = acel_adxl[2] ;//- 5000.0;
			angle = atanf(acel_adxl[0]/acel_adxl[1]) * (180.0/PI);
  401d46:	a550      	add	r5, pc, #320	; (adr r5, 401e88 <main+0x1e0>)
  401d48:	e9d5 4500 	ldrd	r4, r5, [r5]
  401d4c:	e007      	b.n	401d5e <main+0xb6>
	if (twi_status == TWI_SUCCESS)
	{
		adxl_init();
		itg_init();
	} else {
		printf("Erro TWI");
  401d4e:	4869      	ldr	r0, [pc, #420]	; (401ef4 <main+0x24c>)
  401d50:	4b69      	ldr	r3, [pc, #420]	; (401ef8 <main+0x250>)
  401d52:	4798      	blx	r3
		while(1){
			gpio_set_pin_low(LED2_GPIO);
  401d54:	2519      	movs	r5, #25
  401d56:	4c69      	ldr	r4, [pc, #420]	; (401efc <main+0x254>)
  401d58:	4628      	mov	r0, r5
  401d5a:	47a0      	blx	r4
  401d5c:	e7fc      	b.n	401d58 <main+0xb0>
	uint32_t cont = 0;
	cont_ticks = g_ul_ms_ticks;
	
	while(1){
		
		if ( flag_tick ){
  401d5e:	f898 3000 	ldrb.w	r3, [r8]
  401d62:	2b00      	cmp	r3, #0
  401d64:	d043      	beq.n	401dee <main+0x146>
			flag_tick = 0;
  401d66:	2300      	movs	r3, #0
  401d68:	f888 3000 	strb.w	r3, [r8]
			get_all_acel_value(&acel_adxl, ADXL_ADDR_HIGH);
  401d6c:	4638      	mov	r0, r7
  401d6e:	211d      	movs	r1, #29
  401d70:	4b63      	ldr	r3, [pc, #396]	; (401f00 <main+0x258>)
  401d72:	4798      	blx	r3
			acel_adxl[0] = acel_adxl[0] ;//- 400.0;
			acel_adxl[1] = acel_adxl[1] ;//+ 500.0;
			acel_adxl[2] = acel_adxl[2] ;//- 5000.0;
			angle = atanf(acel_adxl[0]/acel_adxl[1]) * (180.0/PI);
  401d74:	6838      	ldr	r0, [r7, #0]
  401d76:	6879      	ldr	r1, [r7, #4]
  401d78:	4b62      	ldr	r3, [pc, #392]	; (401f04 <main+0x25c>)
  401d7a:	4798      	blx	r3
  401d7c:	4b62      	ldr	r3, [pc, #392]	; (401f08 <main+0x260>)
  401d7e:	4798      	blx	r3
  401d80:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 401f24 <main+0x27c>
  401d84:	4b61      	ldr	r3, [pc, #388]	; (401f0c <main+0x264>)
  401d86:	4798      	blx	r3
  401d88:	4622      	mov	r2, r4
  401d8a:	462b      	mov	r3, r5
  401d8c:	f8df c1b4 	ldr.w	ip, [pc, #436]	; 401f44 <main+0x29c>
  401d90:	47e0      	blx	ip
  401d92:	4b5f      	ldr	r3, [pc, #380]	; (401f10 <main+0x268>)
  401d94:	4798      	blx	r3
  401d96:	f8c9 0000 	str.w	r0, [r9]
			uint8_t test = angleXY(&angle,ADXL_ADDR_HIGH);
  401d9a:	4648      	mov	r0, r9
  401d9c:	211d      	movs	r1, #29
  401d9e:	4b5d      	ldr	r3, [pc, #372]	; (401f14 <main+0x26c>)
  401da0:	4798      	blx	r3
			if (test != TWI_SUCCESS){
  401da2:	b110      	cbz	r0, 401daa <main+0x102>
				gpio_set_pin_low(LED2_GPIO);
  401da4:	2019      	movs	r0, #25
  401da6:	4b55      	ldr	r3, [pc, #340]	; (401efc <main+0x254>)
  401da8:	4798      	blx	r3
			}
			get_all_gyro_value(&gyro_itg, ITG_ADDR_HIGH);
  401daa:	485b      	ldr	r0, [pc, #364]	; (401f18 <main+0x270>)
  401dac:	2169      	movs	r1, #105	; 0x69
  401dae:	4b5b      	ldr	r3, [pc, #364]	; (401f1c <main+0x274>)
  401db0:	4798      	blx	r3
			if (status_transfer)
  401db2:	4b5b      	ldr	r3, [pc, #364]	; (401f20 <main+0x278>)
  401db4:	681b      	ldr	r3, [r3, #0]
  401db6:	b1cb      	cbz	r3, 401dec <main+0x144>
			{
				snprintf(buf, sizeof(buf),"%.3f %.3f\r\n",angle,gyro_itg[2]);
  401db8:	f8df 918c 	ldr.w	r9, [pc, #396]	; 401f48 <main+0x2a0>
  401dbc:	f8df a14c 	ldr.w	sl, [pc, #332]	; 401f0c <main+0x264>
  401dc0:	4b58      	ldr	r3, [pc, #352]	; (401f24 <main+0x27c>)
  401dc2:	6818      	ldr	r0, [r3, #0]
  401dc4:	47d0      	blx	sl
  401dc6:	e9cd 0100 	strd	r0, r1, [sp]
  401dca:	4b53      	ldr	r3, [pc, #332]	; (401f18 <main+0x270>)
  401dcc:	6898      	ldr	r0, [r3, #8]
  401dce:	47d0      	blx	sl
  401dd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401dd4:	4648      	mov	r0, r9
  401dd6:	2164      	movs	r1, #100	; 0x64
  401dd8:	4a53      	ldr	r2, [pc, #332]	; (401f28 <main+0x280>)
  401dda:	4b54      	ldr	r3, [pc, #336]	; (401f2c <main+0x284>)
  401ddc:	4798      	blx	r3
				printf(buf);
  401dde:	4648      	mov	r0, r9
  401de0:	4b45      	ldr	r3, [pc, #276]	; (401ef8 <main+0x250>)
  401de2:	4798      	blx	r3
				cont_time++;
  401de4:	4b52      	ldr	r3, [pc, #328]	; (401f30 <main+0x288>)
  401de6:	681a      	ldr	r2, [r3, #0]
  401de8:	3201      	adds	r2, #1
  401dea:	601a      	str	r2, [r3, #0]
			}
			cont++;
  401dec:	3601      	adds	r6, #1
		}
		
		if (cont >= 50){
  401dee:	2e31      	cmp	r6, #49	; 0x31
  401df0:	d945      	bls.n	401e7e <main+0x1d6>
			gpio_toggle_pin(LED0_GPIO);
  401df2:	2017      	movs	r0, #23
  401df4:	4b4f      	ldr	r3, [pc, #316]	; (401f34 <main+0x28c>)
  401df6:	4798      	blx	r3
			cont = 0;
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\nYX = %.3f\n\nGyro(Graus/s):\nx=%.1f\ny=%.1f\nz=%.1f\nTime = %u ms"
  401df8:	f8df a14c 	ldr.w	sl, [pc, #332]	; 401f48 <main+0x2a0>
  401dfc:	4e43      	ldr	r6, [pc, #268]	; (401f0c <main+0x264>)
  401dfe:	6838      	ldr	r0, [r7, #0]
  401e00:	47b0      	blx	r6
  401e02:	e9cd 0100 	strd	r0, r1, [sp]
  401e06:	6878      	ldr	r0, [r7, #4]
  401e08:	47b0      	blx	r6
  401e0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401e0e:	68b8      	ldr	r0, [r7, #8]
  401e10:	47b0      	blx	r6
  401e12:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401e16:	4b43      	ldr	r3, [pc, #268]	; (401f24 <main+0x27c>)
  401e18:	6818      	ldr	r0, [r3, #0]
  401e1a:	47b0      	blx	r6
  401e1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], angle, gyro_itg[0], gyro_itg[1], gyro_itg[2], (cont_time*20) );
  401e20:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 401f18 <main+0x270>
		}
		
		if (cont >= 50){
			gpio_toggle_pin(LED0_GPIO);
			cont = 0;
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\nYX = %.3f\n\nGyro(Graus/s):\nx=%.1f\ny=%.1f\nz=%.1f\nTime = %u ms"
  401e24:	f8d9 0000 	ldr.w	r0, [r9]
  401e28:	47b0      	blx	r6
  401e2a:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401e2e:	f8d9 0004 	ldr.w	r0, [r9, #4]
  401e32:	47b0      	blx	r6
  401e34:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401e38:	f8d9 0008 	ldr.w	r0, [r9, #8]
  401e3c:	47b0      	blx	r6
  401e3e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  401e42:	4b3b      	ldr	r3, [pc, #236]	; (401f30 <main+0x288>)
  401e44:	681b      	ldr	r3, [r3, #0]
  401e46:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401e4a:	009b      	lsls	r3, r3, #2
  401e4c:	930e      	str	r3, [sp, #56]	; 0x38
  401e4e:	4650      	mov	r0, sl
  401e50:	2164      	movs	r1, #100	; 0x64
  401e52:	4a39      	ldr	r2, [pc, #228]	; (401f38 <main+0x290>)
  401e54:	4b35      	ldr	r3, [pc, #212]	; (401f2c <main+0x284>)
  401e56:	4798      	blx	r3
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], angle, gyro_itg[0], gyro_itg[1], gyro_itg[2], (cont_time*20) );
			/*snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\n\nGyro(/s):\nx=%.1f\ny=%.1f\nz=%.1f\n\nTicks=%1u ms"
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], gyro_itg[0], gyro_itg[1], gyro_itg[2], (g_ul_ms_ticks - cont_ticks));*/
			ili9225_set_foreground_color(COLOR_WHITE);
  401e58:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401e5c:	4e1a      	ldr	r6, [pc, #104]	; (401ec8 <main+0x220>)
  401e5e:	47b0      	blx	r6
			ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  401e60:	2000      	movs	r0, #0
  401e62:	211e      	movs	r1, #30
  401e64:	22b0      	movs	r2, #176	; 0xb0
  401e66:	23dc      	movs	r3, #220	; 0xdc
  401e68:	f8df c0e0 	ldr.w	ip, [pc, #224]	; 401f4c <main+0x2a4>
  401e6c:	47e0      	blx	ip
			ili9225_set_foreground_color(COLOR_BLACK);
  401e6e:	2000      	movs	r0, #0
  401e70:	47b0      	blx	r6
			ili9225_draw_string(10, 30, (uint8_t*) buf);
  401e72:	200a      	movs	r0, #10
  401e74:	211e      	movs	r1, #30
  401e76:	4652      	mov	r2, sl
  401e78:	4b15      	ldr	r3, [pc, #84]	; (401ed0 <main+0x228>)
  401e7a:	4798      	blx	r3
			cont++;
		}
		
		if (cont >= 50){
			gpio_toggle_pin(LED0_GPIO);
			cont = 0;
  401e7c:	2600      	movs	r6, #0
			ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
			ili9225_set_foreground_color(COLOR_BLACK);
			ili9225_draw_string(10, 30, (uint8_t*) buf);
		}
		
		button();
  401e7e:	4b2f      	ldr	r3, [pc, #188]	; (401f3c <main+0x294>)
  401e80:	4798      	blx	r3
		
	}
  401e82:	e76c      	b.n	401d5e <main+0xb6>
  401e84:	f3af 8000 	nop.w
  401e88:	1a53b118 	.word	0x1a53b118
  401e8c:	404ca5dc 	.word	0x404ca5dc
  401e90:	004011ed 	.word	0x004011ed
  401e94:	00401251 	.word	0x00401251
  401e98:	00401825 	.word	0x00401825
  401e9c:	400e0600 	.word	0x400e0600
  401ea0:	20000c1c 	.word	0x20000c1c
  401ea4:	00401ae1 	.word	0x00401ae1
  401ea8:	20000c18 	.word	0x20000c18
  401eac:	00401a59 	.word	0x00401a59
  401eb0:	20000c14 	.word	0x20000c14
  401eb4:	02dc6c00 	.word	0x02dc6c00
  401eb8:	0040118d 	.word	0x0040118d
  401ebc:	200000e8 	.word	0x200000e8
  401ec0:	00403011 	.word	0x00403011
  401ec4:	00401ba5 	.word	0x00401ba5
  401ec8:	00400da9 	.word	0x00400da9
  401ecc:	00408df4 	.word	0x00408df4
  401ed0:	004010d9 	.word	0x004010d9
  401ed4:	00400631 	.word	0x00400631
  401ed8:	004006a1 	.word	0x004006a1
  401edc:	00400715 	.word	0x00400715
  401ee0:	e000e010 	.word	0xe000e010
  401ee4:	e000ed00 	.word	0xe000ed00
  401ee8:	20000bb8 	.word	0x20000bb8
  401eec:	20000bb4 	.word	0x20000bb4
  401ef0:	20000bc4 	.word	0x20000bc4
  401ef4:	00408e04 	.word	0x00408e04
  401ef8:	00402fc1 	.word	0x00402fc1
  401efc:	00401469 	.word	0x00401469
  401f00:	004009f9 	.word	0x004009f9
  401f04:	00402d51 	.word	0x00402d51
  401f08:	00401f51 	.word	0x00401f51
  401f0c:	00402461 	.word	0x00402461
  401f10:	0040292d 	.word	0x0040292d
  401f14:	00400899 	.word	0x00400899
  401f18:	20000bd0 	.word	0x20000bd0
  401f1c:	004007b9 	.word	0x004007b9
  401f20:	20000bc0 	.word	0x20000bc0
  401f24:	20000bdc 	.word	0x20000bdc
  401f28:	00408e10 	.word	0x00408e10
  401f2c:	00403165 	.word	0x00403165
  401f30:	20000bbc 	.word	0x20000bbc
  401f34:	00401485 	.word	0x00401485
  401f38:	00408e1c 	.word	0x00408e1c
  401f3c:	00401c05 	.word	0x00401c05
  401f40:	20000bb0 	.word	0x20000bb0
  401f44:	00402509 	.word	0x00402509
  401f48:	20000c20 	.word	0x20000c20
  401f4c:	00401021 	.word	0x00401021

00401f50 <atanf>:
  401f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401f54:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  401f58:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  401f5c:	4604      	mov	r4, r0
  401f5e:	4607      	mov	r7, r0
  401f60:	db0d      	blt.n	401f7e <atanf+0x2e>
  401f62:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  401f66:	dd04      	ble.n	401f72 <atanf+0x22>
  401f68:	4601      	mov	r1, r0
  401f6a:	f000 fd35 	bl	4029d8 <__addsf3>
  401f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401f72:	2800      	cmp	r0, #0
  401f74:	f340 80df 	ble.w	402136 <atanf+0x1e6>
  401f78:	4872      	ldr	r0, [pc, #456]	; (402144 <atanf+0x1f4>)
  401f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401f7e:	4b72      	ldr	r3, [pc, #456]	; (402148 <atanf+0x1f8>)
  401f80:	429d      	cmp	r5, r3
  401f82:	dc0d      	bgt.n	401fa0 <atanf+0x50>
  401f84:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  401f88:	da58      	bge.n	40203c <atanf+0xec>
  401f8a:	4970      	ldr	r1, [pc, #448]	; (40214c <atanf+0x1fc>)
  401f8c:	f000 fd24 	bl	4029d8 <__addsf3>
  401f90:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401f94:	f000 ffe4 	bl	402f60 <__aeabi_fcmpgt>
  401f98:	2800      	cmp	r0, #0
  401f9a:	f040 80cf 	bne.w	40213c <atanf+0x1ec>
  401f9e:	e04d      	b.n	40203c <atanf+0xec>
  401fa0:	f000 f8f6 	bl	402190 <fabsf>
  401fa4:	4b6a      	ldr	r3, [pc, #424]	; (402150 <atanf+0x200>)
  401fa6:	4604      	mov	r4, r0
  401fa8:	429d      	cmp	r5, r3
  401faa:	dc28      	bgt.n	401ffe <atanf+0xae>
  401fac:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  401fb0:	429d      	cmp	r5, r3
  401fb2:	dc13      	bgt.n	401fdc <atanf+0x8c>
  401fb4:	4601      	mov	r1, r0
  401fb6:	f000 fd0f 	bl	4029d8 <__addsf3>
  401fba:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401fbe:	f000 fd09 	bl	4029d4 <__aeabi_fsub>
  401fc2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401fc6:	4605      	mov	r5, r0
  401fc8:	4620      	mov	r0, r4
  401fca:	f000 fd05 	bl	4029d8 <__addsf3>
  401fce:	4601      	mov	r1, r0
  401fd0:	4628      	mov	r0, r5
  401fd2:	f000 febd 	bl	402d50 <__aeabi_fdiv>
  401fd6:	2600      	movs	r6, #0
  401fd8:	4604      	mov	r4, r0
  401fda:	e031      	b.n	402040 <atanf+0xf0>
  401fdc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401fe0:	f000 fcf8 	bl	4029d4 <__aeabi_fsub>
  401fe4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401fe8:	4605      	mov	r5, r0
  401fea:	4620      	mov	r0, r4
  401fec:	f000 fcf4 	bl	4029d8 <__addsf3>
  401ff0:	4601      	mov	r1, r0
  401ff2:	4628      	mov	r0, r5
  401ff4:	f000 feac 	bl	402d50 <__aeabi_fdiv>
  401ff8:	2601      	movs	r6, #1
  401ffa:	4604      	mov	r4, r0
  401ffc:	e020      	b.n	402040 <atanf+0xf0>
  401ffe:	4b55      	ldr	r3, [pc, #340]	; (402154 <atanf+0x204>)
  402000:	429d      	cmp	r5, r3
  402002:	dc14      	bgt.n	40202e <atanf+0xde>
  402004:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  402008:	f000 fce4 	bl	4029d4 <__aeabi_fsub>
  40200c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  402010:	4605      	mov	r5, r0
  402012:	4620      	mov	r0, r4
  402014:	f000 fde8 	bl	402be8 <__aeabi_fmul>
  402018:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40201c:	f000 fcdc 	bl	4029d8 <__addsf3>
  402020:	4601      	mov	r1, r0
  402022:	4628      	mov	r0, r5
  402024:	f000 fe94 	bl	402d50 <__aeabi_fdiv>
  402028:	2602      	movs	r6, #2
  40202a:	4604      	mov	r4, r0
  40202c:	e008      	b.n	402040 <atanf+0xf0>
  40202e:	4621      	mov	r1, r4
  402030:	4849      	ldr	r0, [pc, #292]	; (402158 <atanf+0x208>)
  402032:	f000 fe8d 	bl	402d50 <__aeabi_fdiv>
  402036:	2603      	movs	r6, #3
  402038:	4604      	mov	r4, r0
  40203a:	e001      	b.n	402040 <atanf+0xf0>
  40203c:	f04f 36ff 	mov.w	r6, #4294967295
  402040:	4621      	mov	r1, r4
  402042:	4620      	mov	r0, r4
  402044:	f000 fdd0 	bl	402be8 <__aeabi_fmul>
  402048:	4601      	mov	r1, r0
  40204a:	4680      	mov	r8, r0
  40204c:	f000 fdcc 	bl	402be8 <__aeabi_fmul>
  402050:	4942      	ldr	r1, [pc, #264]	; (40215c <atanf+0x20c>)
  402052:	4605      	mov	r5, r0
  402054:	f000 fdc8 	bl	402be8 <__aeabi_fmul>
  402058:	4941      	ldr	r1, [pc, #260]	; (402160 <atanf+0x210>)
  40205a:	f000 fcbd 	bl	4029d8 <__addsf3>
  40205e:	4601      	mov	r1, r0
  402060:	4628      	mov	r0, r5
  402062:	f000 fdc1 	bl	402be8 <__aeabi_fmul>
  402066:	493f      	ldr	r1, [pc, #252]	; (402164 <atanf+0x214>)
  402068:	f000 fcb6 	bl	4029d8 <__addsf3>
  40206c:	4601      	mov	r1, r0
  40206e:	4628      	mov	r0, r5
  402070:	f000 fdba 	bl	402be8 <__aeabi_fmul>
  402074:	493c      	ldr	r1, [pc, #240]	; (402168 <atanf+0x218>)
  402076:	f000 fcaf 	bl	4029d8 <__addsf3>
  40207a:	4601      	mov	r1, r0
  40207c:	4628      	mov	r0, r5
  40207e:	f000 fdb3 	bl	402be8 <__aeabi_fmul>
  402082:	493a      	ldr	r1, [pc, #232]	; (40216c <atanf+0x21c>)
  402084:	f000 fca8 	bl	4029d8 <__addsf3>
  402088:	4601      	mov	r1, r0
  40208a:	4628      	mov	r0, r5
  40208c:	f000 fdac 	bl	402be8 <__aeabi_fmul>
  402090:	4937      	ldr	r1, [pc, #220]	; (402170 <atanf+0x220>)
  402092:	f000 fca1 	bl	4029d8 <__addsf3>
  402096:	4601      	mov	r1, r0
  402098:	4640      	mov	r0, r8
  40209a:	f000 fda5 	bl	402be8 <__aeabi_fmul>
  40209e:	4935      	ldr	r1, [pc, #212]	; (402174 <atanf+0x224>)
  4020a0:	4680      	mov	r8, r0
  4020a2:	4628      	mov	r0, r5
  4020a4:	f000 fda0 	bl	402be8 <__aeabi_fmul>
  4020a8:	4933      	ldr	r1, [pc, #204]	; (402178 <atanf+0x228>)
  4020aa:	f000 fc93 	bl	4029d4 <__aeabi_fsub>
  4020ae:	4601      	mov	r1, r0
  4020b0:	4628      	mov	r0, r5
  4020b2:	f000 fd99 	bl	402be8 <__aeabi_fmul>
  4020b6:	4931      	ldr	r1, [pc, #196]	; (40217c <atanf+0x22c>)
  4020b8:	f000 fc8c 	bl	4029d4 <__aeabi_fsub>
  4020bc:	4601      	mov	r1, r0
  4020be:	4628      	mov	r0, r5
  4020c0:	f000 fd92 	bl	402be8 <__aeabi_fmul>
  4020c4:	492e      	ldr	r1, [pc, #184]	; (402180 <atanf+0x230>)
  4020c6:	f000 fc85 	bl	4029d4 <__aeabi_fsub>
  4020ca:	4601      	mov	r1, r0
  4020cc:	4628      	mov	r0, r5
  4020ce:	f000 fd8b 	bl	402be8 <__aeabi_fmul>
  4020d2:	492c      	ldr	r1, [pc, #176]	; (402184 <atanf+0x234>)
  4020d4:	f000 fc7e 	bl	4029d4 <__aeabi_fsub>
  4020d8:	4601      	mov	r1, r0
  4020da:	4628      	mov	r0, r5
  4020dc:	f000 fd84 	bl	402be8 <__aeabi_fmul>
  4020e0:	1c73      	adds	r3, r6, #1
  4020e2:	4601      	mov	r1, r0
  4020e4:	d10c      	bne.n	402100 <atanf+0x1b0>
  4020e6:	4640      	mov	r0, r8
  4020e8:	f000 fc76 	bl	4029d8 <__addsf3>
  4020ec:	4601      	mov	r1, r0
  4020ee:	4620      	mov	r0, r4
  4020f0:	f000 fd7a 	bl	402be8 <__aeabi_fmul>
  4020f4:	4601      	mov	r1, r0
  4020f6:	4620      	mov	r0, r4
  4020f8:	f000 fc6c 	bl	4029d4 <__aeabi_fsub>
  4020fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402100:	4640      	mov	r0, r8
  402102:	f000 fc69 	bl	4029d8 <__addsf3>
  402106:	4d20      	ldr	r5, [pc, #128]	; (402188 <atanf+0x238>)
  402108:	4601      	mov	r1, r0
  40210a:	4620      	mov	r0, r4
  40210c:	f000 fd6c 	bl	402be8 <__aeabi_fmul>
  402110:	eb05 0386 	add.w	r3, r5, r6, lsl #2
  402114:	6919      	ldr	r1, [r3, #16]
  402116:	f000 fc5d 	bl	4029d4 <__aeabi_fsub>
  40211a:	4621      	mov	r1, r4
  40211c:	f000 fc5a 	bl	4029d4 <__aeabi_fsub>
  402120:	4601      	mov	r1, r0
  402122:	f855 0026 	ldr.w	r0, [r5, r6, lsl #2]
  402126:	f000 fc55 	bl	4029d4 <__aeabi_fsub>
  40212a:	2f00      	cmp	r7, #0
  40212c:	da07      	bge.n	40213e <atanf+0x1ee>
  40212e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  402132:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402136:	4815      	ldr	r0, [pc, #84]	; (40218c <atanf+0x23c>)
  402138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40213c:	4620      	mov	r0, r4
  40213e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402142:	bf00      	nop
  402144:	3fc90fdb 	.word	0x3fc90fdb
  402148:	3edfffff 	.word	0x3edfffff
  40214c:	7149f2ca 	.word	0x7149f2ca
  402150:	3f97ffff 	.word	0x3f97ffff
  402154:	401bffff 	.word	0x401bffff
  402158:	bf800000 	.word	0xbf800000
  40215c:	3c8569d7 	.word	0x3c8569d7
  402160:	3d4bda59 	.word	0x3d4bda59
  402164:	3d886b35 	.word	0x3d886b35
  402168:	3dba2e6e 	.word	0x3dba2e6e
  40216c:	3e124925 	.word	0x3e124925
  402170:	3eaaaaab 	.word	0x3eaaaaab
  402174:	bd15a221 	.word	0xbd15a221
  402178:	3d6ef16b 	.word	0x3d6ef16b
  40217c:	3d9d8795 	.word	0x3d9d8795
  402180:	3de38e38 	.word	0x3de38e38
  402184:	3e4ccccd 	.word	0x3e4ccccd
  402188:	00408e78 	.word	0x00408e78
  40218c:	bfc90fdb 	.word	0xbfc90fdb

00402190 <fabsf>:
  402190:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  402194:	4770      	bx	lr
	...

00402198 <__aeabi_drsub>:
  402198:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40219c:	e002      	b.n	4021a4 <__adddf3>
  40219e:	bf00      	nop

004021a0 <__aeabi_dsub>:
  4021a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004021a4 <__adddf3>:
  4021a4:	b530      	push	{r4, r5, lr}
  4021a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4021aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4021ae:	ea94 0f05 	teq	r4, r5
  4021b2:	bf08      	it	eq
  4021b4:	ea90 0f02 	teqeq	r0, r2
  4021b8:	bf1f      	itttt	ne
  4021ba:	ea54 0c00 	orrsne.w	ip, r4, r0
  4021be:	ea55 0c02 	orrsne.w	ip, r5, r2
  4021c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4021c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4021ca:	f000 80e2 	beq.w	402392 <__adddf3+0x1ee>
  4021ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4021d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4021d6:	bfb8      	it	lt
  4021d8:	426d      	neglt	r5, r5
  4021da:	dd0c      	ble.n	4021f6 <__adddf3+0x52>
  4021dc:	442c      	add	r4, r5
  4021de:	ea80 0202 	eor.w	r2, r0, r2
  4021e2:	ea81 0303 	eor.w	r3, r1, r3
  4021e6:	ea82 0000 	eor.w	r0, r2, r0
  4021ea:	ea83 0101 	eor.w	r1, r3, r1
  4021ee:	ea80 0202 	eor.w	r2, r0, r2
  4021f2:	ea81 0303 	eor.w	r3, r1, r3
  4021f6:	2d36      	cmp	r5, #54	; 0x36
  4021f8:	bf88      	it	hi
  4021fa:	bd30      	pophi	{r4, r5, pc}
  4021fc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402200:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402204:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402208:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40220c:	d002      	beq.n	402214 <__adddf3+0x70>
  40220e:	4240      	negs	r0, r0
  402210:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402214:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402218:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40221c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402220:	d002      	beq.n	402228 <__adddf3+0x84>
  402222:	4252      	negs	r2, r2
  402224:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402228:	ea94 0f05 	teq	r4, r5
  40222c:	f000 80a7 	beq.w	40237e <__adddf3+0x1da>
  402230:	f1a4 0401 	sub.w	r4, r4, #1
  402234:	f1d5 0e20 	rsbs	lr, r5, #32
  402238:	db0d      	blt.n	402256 <__adddf3+0xb2>
  40223a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40223e:	fa22 f205 	lsr.w	r2, r2, r5
  402242:	1880      	adds	r0, r0, r2
  402244:	f141 0100 	adc.w	r1, r1, #0
  402248:	fa03 f20e 	lsl.w	r2, r3, lr
  40224c:	1880      	adds	r0, r0, r2
  40224e:	fa43 f305 	asr.w	r3, r3, r5
  402252:	4159      	adcs	r1, r3
  402254:	e00e      	b.n	402274 <__adddf3+0xd0>
  402256:	f1a5 0520 	sub.w	r5, r5, #32
  40225a:	f10e 0e20 	add.w	lr, lr, #32
  40225e:	2a01      	cmp	r2, #1
  402260:	fa03 fc0e 	lsl.w	ip, r3, lr
  402264:	bf28      	it	cs
  402266:	f04c 0c02 	orrcs.w	ip, ip, #2
  40226a:	fa43 f305 	asr.w	r3, r3, r5
  40226e:	18c0      	adds	r0, r0, r3
  402270:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402274:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402278:	d507      	bpl.n	40228a <__adddf3+0xe6>
  40227a:	f04f 0e00 	mov.w	lr, #0
  40227e:	f1dc 0c00 	rsbs	ip, ip, #0
  402282:	eb7e 0000 	sbcs.w	r0, lr, r0
  402286:	eb6e 0101 	sbc.w	r1, lr, r1
  40228a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40228e:	d31b      	bcc.n	4022c8 <__adddf3+0x124>
  402290:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402294:	d30c      	bcc.n	4022b0 <__adddf3+0x10c>
  402296:	0849      	lsrs	r1, r1, #1
  402298:	ea5f 0030 	movs.w	r0, r0, rrx
  40229c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4022a0:	f104 0401 	add.w	r4, r4, #1
  4022a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4022a8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4022ac:	f080 809a 	bcs.w	4023e4 <__adddf3+0x240>
  4022b0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4022b4:	bf08      	it	eq
  4022b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4022ba:	f150 0000 	adcs.w	r0, r0, #0
  4022be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4022c2:	ea41 0105 	orr.w	r1, r1, r5
  4022c6:	bd30      	pop	{r4, r5, pc}
  4022c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4022cc:	4140      	adcs	r0, r0
  4022ce:	eb41 0101 	adc.w	r1, r1, r1
  4022d2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4022d6:	f1a4 0401 	sub.w	r4, r4, #1
  4022da:	d1e9      	bne.n	4022b0 <__adddf3+0x10c>
  4022dc:	f091 0f00 	teq	r1, #0
  4022e0:	bf04      	itt	eq
  4022e2:	4601      	moveq	r1, r0
  4022e4:	2000      	moveq	r0, #0
  4022e6:	fab1 f381 	clz	r3, r1
  4022ea:	bf08      	it	eq
  4022ec:	3320      	addeq	r3, #32
  4022ee:	f1a3 030b 	sub.w	r3, r3, #11
  4022f2:	f1b3 0220 	subs.w	r2, r3, #32
  4022f6:	da0c      	bge.n	402312 <__adddf3+0x16e>
  4022f8:	320c      	adds	r2, #12
  4022fa:	dd08      	ble.n	40230e <__adddf3+0x16a>
  4022fc:	f102 0c14 	add.w	ip, r2, #20
  402300:	f1c2 020c 	rsb	r2, r2, #12
  402304:	fa01 f00c 	lsl.w	r0, r1, ip
  402308:	fa21 f102 	lsr.w	r1, r1, r2
  40230c:	e00c      	b.n	402328 <__adddf3+0x184>
  40230e:	f102 0214 	add.w	r2, r2, #20
  402312:	bfd8      	it	le
  402314:	f1c2 0c20 	rsble	ip, r2, #32
  402318:	fa01 f102 	lsl.w	r1, r1, r2
  40231c:	fa20 fc0c 	lsr.w	ip, r0, ip
  402320:	bfdc      	itt	le
  402322:	ea41 010c 	orrle.w	r1, r1, ip
  402326:	4090      	lslle	r0, r2
  402328:	1ae4      	subs	r4, r4, r3
  40232a:	bfa2      	ittt	ge
  40232c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402330:	4329      	orrge	r1, r5
  402332:	bd30      	popge	{r4, r5, pc}
  402334:	ea6f 0404 	mvn.w	r4, r4
  402338:	3c1f      	subs	r4, #31
  40233a:	da1c      	bge.n	402376 <__adddf3+0x1d2>
  40233c:	340c      	adds	r4, #12
  40233e:	dc0e      	bgt.n	40235e <__adddf3+0x1ba>
  402340:	f104 0414 	add.w	r4, r4, #20
  402344:	f1c4 0220 	rsb	r2, r4, #32
  402348:	fa20 f004 	lsr.w	r0, r0, r4
  40234c:	fa01 f302 	lsl.w	r3, r1, r2
  402350:	ea40 0003 	orr.w	r0, r0, r3
  402354:	fa21 f304 	lsr.w	r3, r1, r4
  402358:	ea45 0103 	orr.w	r1, r5, r3
  40235c:	bd30      	pop	{r4, r5, pc}
  40235e:	f1c4 040c 	rsb	r4, r4, #12
  402362:	f1c4 0220 	rsb	r2, r4, #32
  402366:	fa20 f002 	lsr.w	r0, r0, r2
  40236a:	fa01 f304 	lsl.w	r3, r1, r4
  40236e:	ea40 0003 	orr.w	r0, r0, r3
  402372:	4629      	mov	r1, r5
  402374:	bd30      	pop	{r4, r5, pc}
  402376:	fa21 f004 	lsr.w	r0, r1, r4
  40237a:	4629      	mov	r1, r5
  40237c:	bd30      	pop	{r4, r5, pc}
  40237e:	f094 0f00 	teq	r4, #0
  402382:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402386:	bf06      	itte	eq
  402388:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40238c:	3401      	addeq	r4, #1
  40238e:	3d01      	subne	r5, #1
  402390:	e74e      	b.n	402230 <__adddf3+0x8c>
  402392:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402396:	bf18      	it	ne
  402398:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40239c:	d029      	beq.n	4023f2 <__adddf3+0x24e>
  40239e:	ea94 0f05 	teq	r4, r5
  4023a2:	bf08      	it	eq
  4023a4:	ea90 0f02 	teqeq	r0, r2
  4023a8:	d005      	beq.n	4023b6 <__adddf3+0x212>
  4023aa:	ea54 0c00 	orrs.w	ip, r4, r0
  4023ae:	bf04      	itt	eq
  4023b0:	4619      	moveq	r1, r3
  4023b2:	4610      	moveq	r0, r2
  4023b4:	bd30      	pop	{r4, r5, pc}
  4023b6:	ea91 0f03 	teq	r1, r3
  4023ba:	bf1e      	ittt	ne
  4023bc:	2100      	movne	r1, #0
  4023be:	2000      	movne	r0, #0
  4023c0:	bd30      	popne	{r4, r5, pc}
  4023c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4023c6:	d105      	bne.n	4023d4 <__adddf3+0x230>
  4023c8:	0040      	lsls	r0, r0, #1
  4023ca:	4149      	adcs	r1, r1
  4023cc:	bf28      	it	cs
  4023ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4023d2:	bd30      	pop	{r4, r5, pc}
  4023d4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4023d8:	bf3c      	itt	cc
  4023da:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4023de:	bd30      	popcc	{r4, r5, pc}
  4023e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4023e4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4023e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4023ec:	f04f 0000 	mov.w	r0, #0
  4023f0:	bd30      	pop	{r4, r5, pc}
  4023f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4023f6:	bf1a      	itte	ne
  4023f8:	4619      	movne	r1, r3
  4023fa:	4610      	movne	r0, r2
  4023fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402400:	bf1c      	itt	ne
  402402:	460b      	movne	r3, r1
  402404:	4602      	movne	r2, r0
  402406:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40240a:	bf06      	itte	eq
  40240c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402410:	ea91 0f03 	teqeq	r1, r3
  402414:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402418:	bd30      	pop	{r4, r5, pc}
  40241a:	bf00      	nop

0040241c <__aeabi_ui2d>:
  40241c:	f090 0f00 	teq	r0, #0
  402420:	bf04      	itt	eq
  402422:	2100      	moveq	r1, #0
  402424:	4770      	bxeq	lr
  402426:	b530      	push	{r4, r5, lr}
  402428:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40242c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402430:	f04f 0500 	mov.w	r5, #0
  402434:	f04f 0100 	mov.w	r1, #0
  402438:	e750      	b.n	4022dc <__adddf3+0x138>
  40243a:	bf00      	nop

0040243c <__aeabi_i2d>:
  40243c:	f090 0f00 	teq	r0, #0
  402440:	bf04      	itt	eq
  402442:	2100      	moveq	r1, #0
  402444:	4770      	bxeq	lr
  402446:	b530      	push	{r4, r5, lr}
  402448:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40244c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402450:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402454:	bf48      	it	mi
  402456:	4240      	negmi	r0, r0
  402458:	f04f 0100 	mov.w	r1, #0
  40245c:	e73e      	b.n	4022dc <__adddf3+0x138>
  40245e:	bf00      	nop

00402460 <__aeabi_f2d>:
  402460:	0042      	lsls	r2, r0, #1
  402462:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402466:	ea4f 0131 	mov.w	r1, r1, rrx
  40246a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40246e:	bf1f      	itttt	ne
  402470:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402474:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402478:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40247c:	4770      	bxne	lr
  40247e:	f092 0f00 	teq	r2, #0
  402482:	bf14      	ite	ne
  402484:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402488:	4770      	bxeq	lr
  40248a:	b530      	push	{r4, r5, lr}
  40248c:	f44f 7460 	mov.w	r4, #896	; 0x380
  402490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402498:	e720      	b.n	4022dc <__adddf3+0x138>
  40249a:	bf00      	nop

0040249c <__aeabi_ul2d>:
  40249c:	ea50 0201 	orrs.w	r2, r0, r1
  4024a0:	bf08      	it	eq
  4024a2:	4770      	bxeq	lr
  4024a4:	b530      	push	{r4, r5, lr}
  4024a6:	f04f 0500 	mov.w	r5, #0
  4024aa:	e00a      	b.n	4024c2 <__aeabi_l2d+0x16>

004024ac <__aeabi_l2d>:
  4024ac:	ea50 0201 	orrs.w	r2, r0, r1
  4024b0:	bf08      	it	eq
  4024b2:	4770      	bxeq	lr
  4024b4:	b530      	push	{r4, r5, lr}
  4024b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4024ba:	d502      	bpl.n	4024c2 <__aeabi_l2d+0x16>
  4024bc:	4240      	negs	r0, r0
  4024be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4024c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4024c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4024ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4024ce:	f43f aedc 	beq.w	40228a <__adddf3+0xe6>
  4024d2:	f04f 0203 	mov.w	r2, #3
  4024d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4024da:	bf18      	it	ne
  4024dc:	3203      	addne	r2, #3
  4024de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4024e2:	bf18      	it	ne
  4024e4:	3203      	addne	r2, #3
  4024e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4024ea:	f1c2 0320 	rsb	r3, r2, #32
  4024ee:	fa00 fc03 	lsl.w	ip, r0, r3
  4024f2:	fa20 f002 	lsr.w	r0, r0, r2
  4024f6:	fa01 fe03 	lsl.w	lr, r1, r3
  4024fa:	ea40 000e 	orr.w	r0, r0, lr
  4024fe:	fa21 f102 	lsr.w	r1, r1, r2
  402502:	4414      	add	r4, r2
  402504:	e6c1      	b.n	40228a <__adddf3+0xe6>
  402506:	bf00      	nop

00402508 <__aeabi_dmul>:
  402508:	b570      	push	{r4, r5, r6, lr}
  40250a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40250e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402516:	bf1d      	ittte	ne
  402518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40251c:	ea94 0f0c 	teqne	r4, ip
  402520:	ea95 0f0c 	teqne	r5, ip
  402524:	f000 f8de 	bleq	4026e4 <__aeabi_dmul+0x1dc>
  402528:	442c      	add	r4, r5
  40252a:	ea81 0603 	eor.w	r6, r1, r3
  40252e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40253a:	bf18      	it	ne
  40253c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402548:	d038      	beq.n	4025bc <__aeabi_dmul+0xb4>
  40254a:	fba0 ce02 	umull	ip, lr, r0, r2
  40254e:	f04f 0500 	mov.w	r5, #0
  402552:	fbe1 e502 	umlal	lr, r5, r1, r2
  402556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40255a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40255e:	f04f 0600 	mov.w	r6, #0
  402562:	fbe1 5603 	umlal	r5, r6, r1, r3
  402566:	f09c 0f00 	teq	ip, #0
  40256a:	bf18      	it	ne
  40256c:	f04e 0e01 	orrne.w	lr, lr, #1
  402570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40257c:	d204      	bcs.n	402588 <__aeabi_dmul+0x80>
  40257e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402582:	416d      	adcs	r5, r5
  402584:	eb46 0606 	adc.w	r6, r6, r6
  402588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40258c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40259c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4025a0:	bf88      	it	hi
  4025a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4025a6:	d81e      	bhi.n	4025e6 <__aeabi_dmul+0xde>
  4025a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4025ac:	bf08      	it	eq
  4025ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4025b2:	f150 0000 	adcs.w	r0, r0, #0
  4025b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4025ba:	bd70      	pop	{r4, r5, r6, pc}
  4025bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4025c0:	ea46 0101 	orr.w	r1, r6, r1
  4025c4:	ea40 0002 	orr.w	r0, r0, r2
  4025c8:	ea81 0103 	eor.w	r1, r1, r3
  4025cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4025d0:	bfc2      	ittt	gt
  4025d2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4025d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4025da:	bd70      	popgt	{r4, r5, r6, pc}
  4025dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4025e0:	f04f 0e00 	mov.w	lr, #0
  4025e4:	3c01      	subs	r4, #1
  4025e6:	f300 80ab 	bgt.w	402740 <__aeabi_dmul+0x238>
  4025ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4025ee:	bfde      	ittt	le
  4025f0:	2000      	movle	r0, #0
  4025f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4025f6:	bd70      	pople	{r4, r5, r6, pc}
  4025f8:	f1c4 0400 	rsb	r4, r4, #0
  4025fc:	3c20      	subs	r4, #32
  4025fe:	da35      	bge.n	40266c <__aeabi_dmul+0x164>
  402600:	340c      	adds	r4, #12
  402602:	dc1b      	bgt.n	40263c <__aeabi_dmul+0x134>
  402604:	f104 0414 	add.w	r4, r4, #20
  402608:	f1c4 0520 	rsb	r5, r4, #32
  40260c:	fa00 f305 	lsl.w	r3, r0, r5
  402610:	fa20 f004 	lsr.w	r0, r0, r4
  402614:	fa01 f205 	lsl.w	r2, r1, r5
  402618:	ea40 0002 	orr.w	r0, r0, r2
  40261c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402628:	fa21 f604 	lsr.w	r6, r1, r4
  40262c:	eb42 0106 	adc.w	r1, r2, r6
  402630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402634:	bf08      	it	eq
  402636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40263a:	bd70      	pop	{r4, r5, r6, pc}
  40263c:	f1c4 040c 	rsb	r4, r4, #12
  402640:	f1c4 0520 	rsb	r5, r4, #32
  402644:	fa00 f304 	lsl.w	r3, r0, r4
  402648:	fa20 f005 	lsr.w	r0, r0, r5
  40264c:	fa01 f204 	lsl.w	r2, r1, r4
  402650:	ea40 0002 	orr.w	r0, r0, r2
  402654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40265c:	f141 0100 	adc.w	r1, r1, #0
  402660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402664:	bf08      	it	eq
  402666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40266a:	bd70      	pop	{r4, r5, r6, pc}
  40266c:	f1c4 0520 	rsb	r5, r4, #32
  402670:	fa00 f205 	lsl.w	r2, r0, r5
  402674:	ea4e 0e02 	orr.w	lr, lr, r2
  402678:	fa20 f304 	lsr.w	r3, r0, r4
  40267c:	fa01 f205 	lsl.w	r2, r1, r5
  402680:	ea43 0302 	orr.w	r3, r3, r2
  402684:	fa21 f004 	lsr.w	r0, r1, r4
  402688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40268c:	fa21 f204 	lsr.w	r2, r1, r4
  402690:	ea20 0002 	bic.w	r0, r0, r2
  402694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40269c:	bf08      	it	eq
  40269e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4026a2:	bd70      	pop	{r4, r5, r6, pc}
  4026a4:	f094 0f00 	teq	r4, #0
  4026a8:	d10f      	bne.n	4026ca <__aeabi_dmul+0x1c2>
  4026aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4026ae:	0040      	lsls	r0, r0, #1
  4026b0:	eb41 0101 	adc.w	r1, r1, r1
  4026b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4026b8:	bf08      	it	eq
  4026ba:	3c01      	subeq	r4, #1
  4026bc:	d0f7      	beq.n	4026ae <__aeabi_dmul+0x1a6>
  4026be:	ea41 0106 	orr.w	r1, r1, r6
  4026c2:	f095 0f00 	teq	r5, #0
  4026c6:	bf18      	it	ne
  4026c8:	4770      	bxne	lr
  4026ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4026ce:	0052      	lsls	r2, r2, #1
  4026d0:	eb43 0303 	adc.w	r3, r3, r3
  4026d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4026d8:	bf08      	it	eq
  4026da:	3d01      	subeq	r5, #1
  4026dc:	d0f7      	beq.n	4026ce <__aeabi_dmul+0x1c6>
  4026de:	ea43 0306 	orr.w	r3, r3, r6
  4026e2:	4770      	bx	lr
  4026e4:	ea94 0f0c 	teq	r4, ip
  4026e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4026ec:	bf18      	it	ne
  4026ee:	ea95 0f0c 	teqne	r5, ip
  4026f2:	d00c      	beq.n	40270e <__aeabi_dmul+0x206>
  4026f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4026f8:	bf18      	it	ne
  4026fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4026fe:	d1d1      	bne.n	4026a4 <__aeabi_dmul+0x19c>
  402700:	ea81 0103 	eor.w	r1, r1, r3
  402704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402708:	f04f 0000 	mov.w	r0, #0
  40270c:	bd70      	pop	{r4, r5, r6, pc}
  40270e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402712:	bf06      	itte	eq
  402714:	4610      	moveq	r0, r2
  402716:	4619      	moveq	r1, r3
  402718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40271c:	d019      	beq.n	402752 <__aeabi_dmul+0x24a>
  40271e:	ea94 0f0c 	teq	r4, ip
  402722:	d102      	bne.n	40272a <__aeabi_dmul+0x222>
  402724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402728:	d113      	bne.n	402752 <__aeabi_dmul+0x24a>
  40272a:	ea95 0f0c 	teq	r5, ip
  40272e:	d105      	bne.n	40273c <__aeabi_dmul+0x234>
  402730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402734:	bf1c      	itt	ne
  402736:	4610      	movne	r0, r2
  402738:	4619      	movne	r1, r3
  40273a:	d10a      	bne.n	402752 <__aeabi_dmul+0x24a>
  40273c:	ea81 0103 	eor.w	r1, r1, r3
  402740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40274c:	f04f 0000 	mov.w	r0, #0
  402750:	bd70      	pop	{r4, r5, r6, pc}
  402752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40275a:	bd70      	pop	{r4, r5, r6, pc}

0040275c <__aeabi_ddiv>:
  40275c:	b570      	push	{r4, r5, r6, lr}
  40275e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40276a:	bf1d      	ittte	ne
  40276c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402770:	ea94 0f0c 	teqne	r4, ip
  402774:	ea95 0f0c 	teqne	r5, ip
  402778:	f000 f8a7 	bleq	4028ca <__aeabi_ddiv+0x16e>
  40277c:	eba4 0405 	sub.w	r4, r4, r5
  402780:	ea81 0e03 	eor.w	lr, r1, r3
  402784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402788:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40278c:	f000 8088 	beq.w	4028a0 <__aeabi_ddiv+0x144>
  402790:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40279c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4027a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4027a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4027a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4027ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4027b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4027b4:	429d      	cmp	r5, r3
  4027b6:	bf08      	it	eq
  4027b8:	4296      	cmpeq	r6, r2
  4027ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4027be:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4027c2:	d202      	bcs.n	4027ca <__aeabi_ddiv+0x6e>
  4027c4:	085b      	lsrs	r3, r3, #1
  4027c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4027ca:	1ab6      	subs	r6, r6, r2
  4027cc:	eb65 0503 	sbc.w	r5, r5, r3
  4027d0:	085b      	lsrs	r3, r3, #1
  4027d2:	ea4f 0232 	mov.w	r2, r2, rrx
  4027d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4027da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4027de:	ebb6 0e02 	subs.w	lr, r6, r2
  4027e2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4027e6:	bf22      	ittt	cs
  4027e8:	1ab6      	subcs	r6, r6, r2
  4027ea:	4675      	movcs	r5, lr
  4027ec:	ea40 000c 	orrcs.w	r0, r0, ip
  4027f0:	085b      	lsrs	r3, r3, #1
  4027f2:	ea4f 0232 	mov.w	r2, r2, rrx
  4027f6:	ebb6 0e02 	subs.w	lr, r6, r2
  4027fa:	eb75 0e03 	sbcs.w	lr, r5, r3
  4027fe:	bf22      	ittt	cs
  402800:	1ab6      	subcs	r6, r6, r2
  402802:	4675      	movcs	r5, lr
  402804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402808:	085b      	lsrs	r3, r3, #1
  40280a:	ea4f 0232 	mov.w	r2, r2, rrx
  40280e:	ebb6 0e02 	subs.w	lr, r6, r2
  402812:	eb75 0e03 	sbcs.w	lr, r5, r3
  402816:	bf22      	ittt	cs
  402818:	1ab6      	subcs	r6, r6, r2
  40281a:	4675      	movcs	r5, lr
  40281c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402820:	085b      	lsrs	r3, r3, #1
  402822:	ea4f 0232 	mov.w	r2, r2, rrx
  402826:	ebb6 0e02 	subs.w	lr, r6, r2
  40282a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40282e:	bf22      	ittt	cs
  402830:	1ab6      	subcs	r6, r6, r2
  402832:	4675      	movcs	r5, lr
  402834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402838:	ea55 0e06 	orrs.w	lr, r5, r6
  40283c:	d018      	beq.n	402870 <__aeabi_ddiv+0x114>
  40283e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402846:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40284a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40284e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40285a:	d1c0      	bne.n	4027de <__aeabi_ddiv+0x82>
  40285c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402860:	d10b      	bne.n	40287a <__aeabi_ddiv+0x11e>
  402862:	ea41 0100 	orr.w	r1, r1, r0
  402866:	f04f 0000 	mov.w	r0, #0
  40286a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40286e:	e7b6      	b.n	4027de <__aeabi_ddiv+0x82>
  402870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402874:	bf04      	itt	eq
  402876:	4301      	orreq	r1, r0
  402878:	2000      	moveq	r0, #0
  40287a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40287e:	bf88      	it	hi
  402880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402884:	f63f aeaf 	bhi.w	4025e6 <__aeabi_dmul+0xde>
  402888:	ebb5 0c03 	subs.w	ip, r5, r3
  40288c:	bf04      	itt	eq
  40288e:	ebb6 0c02 	subseq.w	ip, r6, r2
  402892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402896:	f150 0000 	adcs.w	r0, r0, #0
  40289a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40289e:	bd70      	pop	{r4, r5, r6, pc}
  4028a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4028a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4028a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4028ac:	bfc2      	ittt	gt
  4028ae:	ebd4 050c 	rsbsgt	r5, r4, ip
  4028b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4028b6:	bd70      	popgt	{r4, r5, r6, pc}
  4028b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4028bc:	f04f 0e00 	mov.w	lr, #0
  4028c0:	3c01      	subs	r4, #1
  4028c2:	e690      	b.n	4025e6 <__aeabi_dmul+0xde>
  4028c4:	ea45 0e06 	orr.w	lr, r5, r6
  4028c8:	e68d      	b.n	4025e6 <__aeabi_dmul+0xde>
  4028ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4028ce:	ea94 0f0c 	teq	r4, ip
  4028d2:	bf08      	it	eq
  4028d4:	ea95 0f0c 	teqeq	r5, ip
  4028d8:	f43f af3b 	beq.w	402752 <__aeabi_dmul+0x24a>
  4028dc:	ea94 0f0c 	teq	r4, ip
  4028e0:	d10a      	bne.n	4028f8 <__aeabi_ddiv+0x19c>
  4028e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4028e6:	f47f af34 	bne.w	402752 <__aeabi_dmul+0x24a>
  4028ea:	ea95 0f0c 	teq	r5, ip
  4028ee:	f47f af25 	bne.w	40273c <__aeabi_dmul+0x234>
  4028f2:	4610      	mov	r0, r2
  4028f4:	4619      	mov	r1, r3
  4028f6:	e72c      	b.n	402752 <__aeabi_dmul+0x24a>
  4028f8:	ea95 0f0c 	teq	r5, ip
  4028fc:	d106      	bne.n	40290c <__aeabi_ddiv+0x1b0>
  4028fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402902:	f43f aefd 	beq.w	402700 <__aeabi_dmul+0x1f8>
  402906:	4610      	mov	r0, r2
  402908:	4619      	mov	r1, r3
  40290a:	e722      	b.n	402752 <__aeabi_dmul+0x24a>
  40290c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402910:	bf18      	it	ne
  402912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402916:	f47f aec5 	bne.w	4026a4 <__aeabi_dmul+0x19c>
  40291a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40291e:	f47f af0d 	bne.w	40273c <__aeabi_dmul+0x234>
  402922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402926:	f47f aeeb 	bne.w	402700 <__aeabi_dmul+0x1f8>
  40292a:	e712      	b.n	402752 <__aeabi_dmul+0x24a>

0040292c <__aeabi_d2f>:
  40292c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402930:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402934:	bf24      	itt	cs
  402936:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40293a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40293e:	d90d      	bls.n	40295c <__aeabi_d2f+0x30>
  402940:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402944:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402948:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40294c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  402950:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402954:	bf08      	it	eq
  402956:	f020 0001 	biceq.w	r0, r0, #1
  40295a:	4770      	bx	lr
  40295c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  402960:	d121      	bne.n	4029a6 <__aeabi_d2f+0x7a>
  402962:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402966:	bfbc      	itt	lt
  402968:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40296c:	4770      	bxlt	lr
  40296e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402972:	ea4f 5252 	mov.w	r2, r2, lsr #21
  402976:	f1c2 0218 	rsb	r2, r2, #24
  40297a:	f1c2 0c20 	rsb	ip, r2, #32
  40297e:	fa10 f30c 	lsls.w	r3, r0, ip
  402982:	fa20 f002 	lsr.w	r0, r0, r2
  402986:	bf18      	it	ne
  402988:	f040 0001 	orrne.w	r0, r0, #1
  40298c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402990:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402994:	fa03 fc0c 	lsl.w	ip, r3, ip
  402998:	ea40 000c 	orr.w	r0, r0, ip
  40299c:	fa23 f302 	lsr.w	r3, r3, r2
  4029a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4029a4:	e7cc      	b.n	402940 <__aeabi_d2f+0x14>
  4029a6:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4029aa:	d107      	bne.n	4029bc <__aeabi_d2f+0x90>
  4029ac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4029b0:	bf1e      	ittt	ne
  4029b2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4029b6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4029ba:	4770      	bxne	lr
  4029bc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4029c0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4029c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4029c8:	4770      	bx	lr
  4029ca:	bf00      	nop

004029cc <__aeabi_frsub>:
  4029cc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  4029d0:	e002      	b.n	4029d8 <__addsf3>
  4029d2:	bf00      	nop

004029d4 <__aeabi_fsub>:
  4029d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

004029d8 <__addsf3>:
  4029d8:	0042      	lsls	r2, r0, #1
  4029da:	bf1f      	itttt	ne
  4029dc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  4029e0:	ea92 0f03 	teqne	r2, r3
  4029e4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  4029e8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4029ec:	d06a      	beq.n	402ac4 <__addsf3+0xec>
  4029ee:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4029f2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4029f6:	bfc1      	itttt	gt
  4029f8:	18d2      	addgt	r2, r2, r3
  4029fa:	4041      	eorgt	r1, r0
  4029fc:	4048      	eorgt	r0, r1
  4029fe:	4041      	eorgt	r1, r0
  402a00:	bfb8      	it	lt
  402a02:	425b      	neglt	r3, r3
  402a04:	2b19      	cmp	r3, #25
  402a06:	bf88      	it	hi
  402a08:	4770      	bxhi	lr
  402a0a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402a0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402a12:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402a16:	bf18      	it	ne
  402a18:	4240      	negne	r0, r0
  402a1a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402a1e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  402a22:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402a26:	bf18      	it	ne
  402a28:	4249      	negne	r1, r1
  402a2a:	ea92 0f03 	teq	r2, r3
  402a2e:	d03f      	beq.n	402ab0 <__addsf3+0xd8>
  402a30:	f1a2 0201 	sub.w	r2, r2, #1
  402a34:	fa41 fc03 	asr.w	ip, r1, r3
  402a38:	eb10 000c 	adds.w	r0, r0, ip
  402a3c:	f1c3 0320 	rsb	r3, r3, #32
  402a40:	fa01 f103 	lsl.w	r1, r1, r3
  402a44:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402a48:	d502      	bpl.n	402a50 <__addsf3+0x78>
  402a4a:	4249      	negs	r1, r1
  402a4c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  402a50:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  402a54:	d313      	bcc.n	402a7e <__addsf3+0xa6>
  402a56:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  402a5a:	d306      	bcc.n	402a6a <__addsf3+0x92>
  402a5c:	0840      	lsrs	r0, r0, #1
  402a5e:	ea4f 0131 	mov.w	r1, r1, rrx
  402a62:	f102 0201 	add.w	r2, r2, #1
  402a66:	2afe      	cmp	r2, #254	; 0xfe
  402a68:	d251      	bcs.n	402b0e <__addsf3+0x136>
  402a6a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  402a6e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402a72:	bf08      	it	eq
  402a74:	f020 0001 	biceq.w	r0, r0, #1
  402a78:	ea40 0003 	orr.w	r0, r0, r3
  402a7c:	4770      	bx	lr
  402a7e:	0049      	lsls	r1, r1, #1
  402a80:	eb40 0000 	adc.w	r0, r0, r0
  402a84:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  402a88:	f1a2 0201 	sub.w	r2, r2, #1
  402a8c:	d1ed      	bne.n	402a6a <__addsf3+0x92>
  402a8e:	fab0 fc80 	clz	ip, r0
  402a92:	f1ac 0c08 	sub.w	ip, ip, #8
  402a96:	ebb2 020c 	subs.w	r2, r2, ip
  402a9a:	fa00 f00c 	lsl.w	r0, r0, ip
  402a9e:	bfaa      	itet	ge
  402aa0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402aa4:	4252      	neglt	r2, r2
  402aa6:	4318      	orrge	r0, r3
  402aa8:	bfbc      	itt	lt
  402aaa:	40d0      	lsrlt	r0, r2
  402aac:	4318      	orrlt	r0, r3
  402aae:	4770      	bx	lr
  402ab0:	f092 0f00 	teq	r2, #0
  402ab4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402ab8:	bf06      	itte	eq
  402aba:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402abe:	3201      	addeq	r2, #1
  402ac0:	3b01      	subne	r3, #1
  402ac2:	e7b5      	b.n	402a30 <__addsf3+0x58>
  402ac4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402ac8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402acc:	bf18      	it	ne
  402ace:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402ad2:	d021      	beq.n	402b18 <__addsf3+0x140>
  402ad4:	ea92 0f03 	teq	r2, r3
  402ad8:	d004      	beq.n	402ae4 <__addsf3+0x10c>
  402ada:	f092 0f00 	teq	r2, #0
  402ade:	bf08      	it	eq
  402ae0:	4608      	moveq	r0, r1
  402ae2:	4770      	bx	lr
  402ae4:	ea90 0f01 	teq	r0, r1
  402ae8:	bf1c      	itt	ne
  402aea:	2000      	movne	r0, #0
  402aec:	4770      	bxne	lr
  402aee:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402af2:	d104      	bne.n	402afe <__addsf3+0x126>
  402af4:	0040      	lsls	r0, r0, #1
  402af6:	bf28      	it	cs
  402af8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402afc:	4770      	bx	lr
  402afe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402b02:	bf3c      	itt	cc
  402b04:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402b08:	4770      	bxcc	lr
  402b0a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402b0e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  402b12:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402b16:	4770      	bx	lr
  402b18:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402b1c:	bf16      	itet	ne
  402b1e:	4608      	movne	r0, r1
  402b20:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402b24:	4601      	movne	r1, r0
  402b26:	0242      	lsls	r2, r0, #9
  402b28:	bf06      	itte	eq
  402b2a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  402b2e:	ea90 0f01 	teqeq	r0, r1
  402b32:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  402b36:	4770      	bx	lr

00402b38 <__aeabi_ui2f>:
  402b38:	f04f 0300 	mov.w	r3, #0
  402b3c:	e004      	b.n	402b48 <__aeabi_i2f+0x8>
  402b3e:	bf00      	nop

00402b40 <__aeabi_i2f>:
  402b40:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402b44:	bf48      	it	mi
  402b46:	4240      	negmi	r0, r0
  402b48:	ea5f 0c00 	movs.w	ip, r0
  402b4c:	bf08      	it	eq
  402b4e:	4770      	bxeq	lr
  402b50:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  402b54:	4601      	mov	r1, r0
  402b56:	f04f 0000 	mov.w	r0, #0
  402b5a:	e01c      	b.n	402b96 <__aeabi_l2f+0x2a>

00402b5c <__aeabi_ul2f>:
  402b5c:	ea50 0201 	orrs.w	r2, r0, r1
  402b60:	bf08      	it	eq
  402b62:	4770      	bxeq	lr
  402b64:	f04f 0300 	mov.w	r3, #0
  402b68:	e00a      	b.n	402b80 <__aeabi_l2f+0x14>
  402b6a:	bf00      	nop

00402b6c <__aeabi_l2f>:
  402b6c:	ea50 0201 	orrs.w	r2, r0, r1
  402b70:	bf08      	it	eq
  402b72:	4770      	bxeq	lr
  402b74:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  402b78:	d502      	bpl.n	402b80 <__aeabi_l2f+0x14>
  402b7a:	4240      	negs	r0, r0
  402b7c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402b80:	ea5f 0c01 	movs.w	ip, r1
  402b84:	bf02      	ittt	eq
  402b86:	4684      	moveq	ip, r0
  402b88:	4601      	moveq	r1, r0
  402b8a:	2000      	moveq	r0, #0
  402b8c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402b90:	bf08      	it	eq
  402b92:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402b96:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  402b9a:	fabc f28c 	clz	r2, ip
  402b9e:	3a08      	subs	r2, #8
  402ba0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402ba4:	db10      	blt.n	402bc8 <__aeabi_l2f+0x5c>
  402ba6:	fa01 fc02 	lsl.w	ip, r1, r2
  402baa:	4463      	add	r3, ip
  402bac:	fa00 fc02 	lsl.w	ip, r0, r2
  402bb0:	f1c2 0220 	rsb	r2, r2, #32
  402bb4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402bb8:	fa20 f202 	lsr.w	r2, r0, r2
  402bbc:	eb43 0002 	adc.w	r0, r3, r2
  402bc0:	bf08      	it	eq
  402bc2:	f020 0001 	biceq.w	r0, r0, #1
  402bc6:	4770      	bx	lr
  402bc8:	f102 0220 	add.w	r2, r2, #32
  402bcc:	fa01 fc02 	lsl.w	ip, r1, r2
  402bd0:	f1c2 0220 	rsb	r2, r2, #32
  402bd4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402bd8:	fa21 f202 	lsr.w	r2, r1, r2
  402bdc:	eb43 0002 	adc.w	r0, r3, r2
  402be0:	bf08      	it	eq
  402be2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402be6:	4770      	bx	lr

00402be8 <__aeabi_fmul>:
  402be8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402bec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402bf0:	bf1e      	ittt	ne
  402bf2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402bf6:	ea92 0f0c 	teqne	r2, ip
  402bfa:	ea93 0f0c 	teqne	r3, ip
  402bfe:	d06f      	beq.n	402ce0 <__aeabi_fmul+0xf8>
  402c00:	441a      	add	r2, r3
  402c02:	ea80 0c01 	eor.w	ip, r0, r1
  402c06:	0240      	lsls	r0, r0, #9
  402c08:	bf18      	it	ne
  402c0a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  402c0e:	d01e      	beq.n	402c4e <__aeabi_fmul+0x66>
  402c10:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  402c14:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  402c18:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  402c1c:	fba0 3101 	umull	r3, r1, r0, r1
  402c20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402c24:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  402c28:	bf3e      	ittt	cc
  402c2a:	0049      	lslcc	r1, r1, #1
  402c2c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  402c30:	005b      	lslcc	r3, r3, #1
  402c32:	ea40 0001 	orr.w	r0, r0, r1
  402c36:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  402c3a:	2afd      	cmp	r2, #253	; 0xfd
  402c3c:	d81d      	bhi.n	402c7a <__aeabi_fmul+0x92>
  402c3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  402c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402c46:	bf08      	it	eq
  402c48:	f020 0001 	biceq.w	r0, r0, #1
  402c4c:	4770      	bx	lr
  402c4e:	f090 0f00 	teq	r0, #0
  402c52:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402c56:	bf08      	it	eq
  402c58:	0249      	lsleq	r1, r1, #9
  402c5a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402c5e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  402c62:	3a7f      	subs	r2, #127	; 0x7f
  402c64:	bfc2      	ittt	gt
  402c66:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402c6a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402c6e:	4770      	bxgt	lr
  402c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402c74:	f04f 0300 	mov.w	r3, #0
  402c78:	3a01      	subs	r2, #1
  402c7a:	dc5d      	bgt.n	402d38 <__aeabi_fmul+0x150>
  402c7c:	f112 0f19 	cmn.w	r2, #25
  402c80:	bfdc      	itt	le
  402c82:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  402c86:	4770      	bxle	lr
  402c88:	f1c2 0200 	rsb	r2, r2, #0
  402c8c:	0041      	lsls	r1, r0, #1
  402c8e:	fa21 f102 	lsr.w	r1, r1, r2
  402c92:	f1c2 0220 	rsb	r2, r2, #32
  402c96:	fa00 fc02 	lsl.w	ip, r0, r2
  402c9a:	ea5f 0031 	movs.w	r0, r1, rrx
  402c9e:	f140 0000 	adc.w	r0, r0, #0
  402ca2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  402ca6:	bf08      	it	eq
  402ca8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402cac:	4770      	bx	lr
  402cae:	f092 0f00 	teq	r2, #0
  402cb2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402cb6:	bf02      	ittt	eq
  402cb8:	0040      	lsleq	r0, r0, #1
  402cba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402cbe:	3a01      	subeq	r2, #1
  402cc0:	d0f9      	beq.n	402cb6 <__aeabi_fmul+0xce>
  402cc2:	ea40 000c 	orr.w	r0, r0, ip
  402cc6:	f093 0f00 	teq	r3, #0
  402cca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402cce:	bf02      	ittt	eq
  402cd0:	0049      	lsleq	r1, r1, #1
  402cd2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402cd6:	3b01      	subeq	r3, #1
  402cd8:	d0f9      	beq.n	402cce <__aeabi_fmul+0xe6>
  402cda:	ea41 010c 	orr.w	r1, r1, ip
  402cde:	e78f      	b.n	402c00 <__aeabi_fmul+0x18>
  402ce0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402ce4:	ea92 0f0c 	teq	r2, ip
  402ce8:	bf18      	it	ne
  402cea:	ea93 0f0c 	teqne	r3, ip
  402cee:	d00a      	beq.n	402d06 <__aeabi_fmul+0x11e>
  402cf0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402cf4:	bf18      	it	ne
  402cf6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402cfa:	d1d8      	bne.n	402cae <__aeabi_fmul+0xc6>
  402cfc:	ea80 0001 	eor.w	r0, r0, r1
  402d00:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402d04:	4770      	bx	lr
  402d06:	f090 0f00 	teq	r0, #0
  402d0a:	bf17      	itett	ne
  402d0c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  402d10:	4608      	moveq	r0, r1
  402d12:	f091 0f00 	teqne	r1, #0
  402d16:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  402d1a:	d014      	beq.n	402d46 <__aeabi_fmul+0x15e>
  402d1c:	ea92 0f0c 	teq	r2, ip
  402d20:	d101      	bne.n	402d26 <__aeabi_fmul+0x13e>
  402d22:	0242      	lsls	r2, r0, #9
  402d24:	d10f      	bne.n	402d46 <__aeabi_fmul+0x15e>
  402d26:	ea93 0f0c 	teq	r3, ip
  402d2a:	d103      	bne.n	402d34 <__aeabi_fmul+0x14c>
  402d2c:	024b      	lsls	r3, r1, #9
  402d2e:	bf18      	it	ne
  402d30:	4608      	movne	r0, r1
  402d32:	d108      	bne.n	402d46 <__aeabi_fmul+0x15e>
  402d34:	ea80 0001 	eor.w	r0, r0, r1
  402d38:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402d3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402d40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402d44:	4770      	bx	lr
  402d46:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402d4a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  402d4e:	4770      	bx	lr

00402d50 <__aeabi_fdiv>:
  402d50:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402d54:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402d58:	bf1e      	ittt	ne
  402d5a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402d5e:	ea92 0f0c 	teqne	r2, ip
  402d62:	ea93 0f0c 	teqne	r3, ip
  402d66:	d069      	beq.n	402e3c <__aeabi_fdiv+0xec>
  402d68:	eba2 0203 	sub.w	r2, r2, r3
  402d6c:	ea80 0c01 	eor.w	ip, r0, r1
  402d70:	0249      	lsls	r1, r1, #9
  402d72:	ea4f 2040 	mov.w	r0, r0, lsl #9
  402d76:	d037      	beq.n	402de8 <__aeabi_fdiv+0x98>
  402d78:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402d7c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  402d80:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  402d84:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402d88:	428b      	cmp	r3, r1
  402d8a:	bf38      	it	cc
  402d8c:	005b      	lslcc	r3, r3, #1
  402d8e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  402d92:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  402d96:	428b      	cmp	r3, r1
  402d98:	bf24      	itt	cs
  402d9a:	1a5b      	subcs	r3, r3, r1
  402d9c:	ea40 000c 	orrcs.w	r0, r0, ip
  402da0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  402da4:	bf24      	itt	cs
  402da6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  402daa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402dae:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  402db2:	bf24      	itt	cs
  402db4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  402db8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402dbc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  402dc0:	bf24      	itt	cs
  402dc2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  402dc6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402dca:	011b      	lsls	r3, r3, #4
  402dcc:	bf18      	it	ne
  402dce:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  402dd2:	d1e0      	bne.n	402d96 <__aeabi_fdiv+0x46>
  402dd4:	2afd      	cmp	r2, #253	; 0xfd
  402dd6:	f63f af50 	bhi.w	402c7a <__aeabi_fmul+0x92>
  402dda:	428b      	cmp	r3, r1
  402ddc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402de0:	bf08      	it	eq
  402de2:	f020 0001 	biceq.w	r0, r0, #1
  402de6:	4770      	bx	lr
  402de8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402dec:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402df0:	327f      	adds	r2, #127	; 0x7f
  402df2:	bfc2      	ittt	gt
  402df4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402df8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402dfc:	4770      	bxgt	lr
  402dfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402e02:	f04f 0300 	mov.w	r3, #0
  402e06:	3a01      	subs	r2, #1
  402e08:	e737      	b.n	402c7a <__aeabi_fmul+0x92>
  402e0a:	f092 0f00 	teq	r2, #0
  402e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402e12:	bf02      	ittt	eq
  402e14:	0040      	lsleq	r0, r0, #1
  402e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402e1a:	3a01      	subeq	r2, #1
  402e1c:	d0f9      	beq.n	402e12 <__aeabi_fdiv+0xc2>
  402e1e:	ea40 000c 	orr.w	r0, r0, ip
  402e22:	f093 0f00 	teq	r3, #0
  402e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402e2a:	bf02      	ittt	eq
  402e2c:	0049      	lsleq	r1, r1, #1
  402e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402e32:	3b01      	subeq	r3, #1
  402e34:	d0f9      	beq.n	402e2a <__aeabi_fdiv+0xda>
  402e36:	ea41 010c 	orr.w	r1, r1, ip
  402e3a:	e795      	b.n	402d68 <__aeabi_fdiv+0x18>
  402e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402e40:	ea92 0f0c 	teq	r2, ip
  402e44:	d108      	bne.n	402e58 <__aeabi_fdiv+0x108>
  402e46:	0242      	lsls	r2, r0, #9
  402e48:	f47f af7d 	bne.w	402d46 <__aeabi_fmul+0x15e>
  402e4c:	ea93 0f0c 	teq	r3, ip
  402e50:	f47f af70 	bne.w	402d34 <__aeabi_fmul+0x14c>
  402e54:	4608      	mov	r0, r1
  402e56:	e776      	b.n	402d46 <__aeabi_fmul+0x15e>
  402e58:	ea93 0f0c 	teq	r3, ip
  402e5c:	d104      	bne.n	402e68 <__aeabi_fdiv+0x118>
  402e5e:	024b      	lsls	r3, r1, #9
  402e60:	f43f af4c 	beq.w	402cfc <__aeabi_fmul+0x114>
  402e64:	4608      	mov	r0, r1
  402e66:	e76e      	b.n	402d46 <__aeabi_fmul+0x15e>
  402e68:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402e6c:	bf18      	it	ne
  402e6e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402e72:	d1ca      	bne.n	402e0a <__aeabi_fdiv+0xba>
  402e74:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  402e78:	f47f af5c 	bne.w	402d34 <__aeabi_fmul+0x14c>
  402e7c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  402e80:	f47f af3c 	bne.w	402cfc <__aeabi_fmul+0x114>
  402e84:	e75f      	b.n	402d46 <__aeabi_fmul+0x15e>
  402e86:	bf00      	nop

00402e88 <__gesf2>:
  402e88:	f04f 3cff 	mov.w	ip, #4294967295
  402e8c:	e006      	b.n	402e9c <__cmpsf2+0x4>
  402e8e:	bf00      	nop

00402e90 <__lesf2>:
  402e90:	f04f 0c01 	mov.w	ip, #1
  402e94:	e002      	b.n	402e9c <__cmpsf2+0x4>
  402e96:	bf00      	nop

00402e98 <__cmpsf2>:
  402e98:	f04f 0c01 	mov.w	ip, #1
  402e9c:	f84d cd04 	str.w	ip, [sp, #-4]!
  402ea0:	ea4f 0240 	mov.w	r2, r0, lsl #1
  402ea4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402ea8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402eac:	bf18      	it	ne
  402eae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402eb2:	d011      	beq.n	402ed8 <__cmpsf2+0x40>
  402eb4:	b001      	add	sp, #4
  402eb6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  402eba:	bf18      	it	ne
  402ebc:	ea90 0f01 	teqne	r0, r1
  402ec0:	bf58      	it	pl
  402ec2:	ebb2 0003 	subspl.w	r0, r2, r3
  402ec6:	bf88      	it	hi
  402ec8:	17c8      	asrhi	r0, r1, #31
  402eca:	bf38      	it	cc
  402ecc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  402ed0:	bf18      	it	ne
  402ed2:	f040 0001 	orrne.w	r0, r0, #1
  402ed6:	4770      	bx	lr
  402ed8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402edc:	d102      	bne.n	402ee4 <__cmpsf2+0x4c>
  402ede:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  402ee2:	d105      	bne.n	402ef0 <__cmpsf2+0x58>
  402ee4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  402ee8:	d1e4      	bne.n	402eb4 <__cmpsf2+0x1c>
  402eea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  402eee:	d0e1      	beq.n	402eb4 <__cmpsf2+0x1c>
  402ef0:	f85d 0b04 	ldr.w	r0, [sp], #4
  402ef4:	4770      	bx	lr
  402ef6:	bf00      	nop

00402ef8 <__aeabi_cfrcmple>:
  402ef8:	4684      	mov	ip, r0
  402efa:	4608      	mov	r0, r1
  402efc:	4661      	mov	r1, ip
  402efe:	e7ff      	b.n	402f00 <__aeabi_cfcmpeq>

00402f00 <__aeabi_cfcmpeq>:
  402f00:	b50f      	push	{r0, r1, r2, r3, lr}
  402f02:	f7ff ffc9 	bl	402e98 <__cmpsf2>
  402f06:	2800      	cmp	r0, #0
  402f08:	bf48      	it	mi
  402f0a:	f110 0f00 	cmnmi.w	r0, #0
  402f0e:	bd0f      	pop	{r0, r1, r2, r3, pc}

00402f10 <__aeabi_fcmpeq>:
  402f10:	f84d ed08 	str.w	lr, [sp, #-8]!
  402f14:	f7ff fff4 	bl	402f00 <__aeabi_cfcmpeq>
  402f18:	bf0c      	ite	eq
  402f1a:	2001      	moveq	r0, #1
  402f1c:	2000      	movne	r0, #0
  402f1e:	f85d fb08 	ldr.w	pc, [sp], #8
  402f22:	bf00      	nop

00402f24 <__aeabi_fcmplt>:
  402f24:	f84d ed08 	str.w	lr, [sp, #-8]!
  402f28:	f7ff ffea 	bl	402f00 <__aeabi_cfcmpeq>
  402f2c:	bf34      	ite	cc
  402f2e:	2001      	movcc	r0, #1
  402f30:	2000      	movcs	r0, #0
  402f32:	f85d fb08 	ldr.w	pc, [sp], #8
  402f36:	bf00      	nop

00402f38 <__aeabi_fcmple>:
  402f38:	f84d ed08 	str.w	lr, [sp, #-8]!
  402f3c:	f7ff ffe0 	bl	402f00 <__aeabi_cfcmpeq>
  402f40:	bf94      	ite	ls
  402f42:	2001      	movls	r0, #1
  402f44:	2000      	movhi	r0, #0
  402f46:	f85d fb08 	ldr.w	pc, [sp], #8
  402f4a:	bf00      	nop

00402f4c <__aeabi_fcmpge>:
  402f4c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402f50:	f7ff ffd2 	bl	402ef8 <__aeabi_cfrcmple>
  402f54:	bf94      	ite	ls
  402f56:	2001      	movls	r0, #1
  402f58:	2000      	movhi	r0, #0
  402f5a:	f85d fb08 	ldr.w	pc, [sp], #8
  402f5e:	bf00      	nop

00402f60 <__aeabi_fcmpgt>:
  402f60:	f84d ed08 	str.w	lr, [sp, #-8]!
  402f64:	f7ff ffc8 	bl	402ef8 <__aeabi_cfrcmple>
  402f68:	bf34      	ite	cc
  402f6a:	2001      	movcc	r0, #1
  402f6c:	2000      	movcs	r0, #0
  402f6e:	f85d fb08 	ldr.w	pc, [sp], #8
  402f72:	bf00      	nop

00402f74 <__libc_init_array>:
  402f74:	b570      	push	{r4, r5, r6, lr}
  402f76:	4b0e      	ldr	r3, [pc, #56]	; (402fb0 <__libc_init_array+0x3c>)
  402f78:	4d0e      	ldr	r5, [pc, #56]	; (402fb4 <__libc_init_array+0x40>)
  402f7a:	2400      	movs	r4, #0
  402f7c:	1aed      	subs	r5, r5, r3
  402f7e:	10ad      	asrs	r5, r5, #2
  402f80:	461e      	mov	r6, r3
  402f82:	42ac      	cmp	r4, r5
  402f84:	d004      	beq.n	402f90 <__libc_init_array+0x1c>
  402f86:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  402f8a:	4790      	blx	r2
  402f8c:	3401      	adds	r4, #1
  402f8e:	e7f8      	b.n	402f82 <__libc_init_array+0xe>
  402f90:	f006 f86e 	bl	409070 <_init>
  402f94:	4d08      	ldr	r5, [pc, #32]	; (402fb8 <__libc_init_array+0x44>)
  402f96:	4b09      	ldr	r3, [pc, #36]	; (402fbc <__libc_init_array+0x48>)
  402f98:	2400      	movs	r4, #0
  402f9a:	1aed      	subs	r5, r5, r3
  402f9c:	10ad      	asrs	r5, r5, #2
  402f9e:	461e      	mov	r6, r3
  402fa0:	42ac      	cmp	r4, r5
  402fa2:	d004      	beq.n	402fae <__libc_init_array+0x3a>
  402fa4:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  402fa8:	4790      	blx	r2
  402faa:	3401      	adds	r4, #1
  402fac:	e7f8      	b.n	402fa0 <__libc_init_array+0x2c>
  402fae:	bd70      	pop	{r4, r5, r6, pc}
  402fb0:	0040907c 	.word	0x0040907c
  402fb4:	0040907c 	.word	0x0040907c
  402fb8:	00409084 	.word	0x00409084
  402fbc:	0040907c 	.word	0x0040907c

00402fc0 <iprintf>:
  402fc0:	b40f      	push	{r0, r1, r2, r3}
  402fc2:	b507      	push	{r0, r1, r2, lr}
  402fc4:	4906      	ldr	r1, [pc, #24]	; (402fe0 <iprintf+0x20>)
  402fc6:	ab04      	add	r3, sp, #16
  402fc8:	6808      	ldr	r0, [r1, #0]
  402fca:	f853 2b04 	ldr.w	r2, [r3], #4
  402fce:	6881      	ldr	r1, [r0, #8]
  402fd0:	9301      	str	r3, [sp, #4]
  402fd2:	f001 f8c4 	bl	40415e <_vfiprintf_r>
  402fd6:	b003      	add	sp, #12
  402fd8:	f85d eb04 	ldr.w	lr, [sp], #4
  402fdc:	b004      	add	sp, #16
  402fde:	4770      	bx	lr
  402fe0:	200000e8 	.word	0x200000e8

00402fe4 <_iprintf_r>:
  402fe4:	b40e      	push	{r1, r2, r3}
  402fe6:	b503      	push	{r0, r1, lr}
  402fe8:	ab03      	add	r3, sp, #12
  402fea:	f853 2b04 	ldr.w	r2, [r3], #4
  402fee:	6881      	ldr	r1, [r0, #8]
  402ff0:	9301      	str	r3, [sp, #4]
  402ff2:	f001 f8b4 	bl	40415e <_vfiprintf_r>
  402ff6:	b002      	add	sp, #8
  402ff8:	f85d eb04 	ldr.w	lr, [sp], #4
  402ffc:	b003      	add	sp, #12
  402ffe:	4770      	bx	lr

00403000 <memset>:
  403000:	4402      	add	r2, r0
  403002:	4603      	mov	r3, r0
  403004:	4293      	cmp	r3, r2
  403006:	d002      	beq.n	40300e <memset+0xe>
  403008:	f803 1b01 	strb.w	r1, [r3], #1
  40300c:	e7fa      	b.n	403004 <memset+0x4>
  40300e:	4770      	bx	lr

00403010 <setbuf>:
  403010:	2900      	cmp	r1, #0
  403012:	bf0c      	ite	eq
  403014:	2202      	moveq	r2, #2
  403016:	2200      	movne	r2, #0
  403018:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40301c:	f000 b800 	b.w	403020 <setvbuf>

00403020 <setvbuf>:
  403020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403024:	461d      	mov	r5, r3
  403026:	4b36      	ldr	r3, [pc, #216]	; (403100 <setvbuf+0xe0>)
  403028:	4604      	mov	r4, r0
  40302a:	681f      	ldr	r7, [r3, #0]
  40302c:	460e      	mov	r6, r1
  40302e:	4690      	mov	r8, r2
  403030:	b127      	cbz	r7, 40303c <setvbuf+0x1c>
  403032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  403034:	b913      	cbnz	r3, 40303c <setvbuf+0x1c>
  403036:	4638      	mov	r0, r7
  403038:	f002 fc62 	bl	405900 <__sinit>
  40303c:	f1b8 0f02 	cmp.w	r8, #2
  403040:	d859      	bhi.n	4030f6 <setvbuf+0xd6>
  403042:	2d00      	cmp	r5, #0
  403044:	db57      	blt.n	4030f6 <setvbuf+0xd6>
  403046:	4638      	mov	r0, r7
  403048:	4621      	mov	r1, r4
  40304a:	f002 fc10 	bl	40586e <_fflush_r>
  40304e:	2300      	movs	r3, #0
  403050:	6063      	str	r3, [r4, #4]
  403052:	61a3      	str	r3, [r4, #24]
  403054:	89a3      	ldrh	r3, [r4, #12]
  403056:	061b      	lsls	r3, r3, #24
  403058:	d503      	bpl.n	403062 <setvbuf+0x42>
  40305a:	4638      	mov	r0, r7
  40305c:	6921      	ldr	r1, [r4, #16]
  40305e:	f002 fde9 	bl	405c34 <_free_r>
  403062:	89a3      	ldrh	r3, [r4, #12]
  403064:	f1b8 0f02 	cmp.w	r8, #2
  403068:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40306c:	81a3      	strh	r3, [r4, #12]
  40306e:	d012      	beq.n	403096 <setvbuf+0x76>
  403070:	bb36      	cbnz	r6, 4030c0 <setvbuf+0xa0>
  403072:	2d00      	cmp	r5, #0
  403074:	bf08      	it	eq
  403076:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  40307a:	4628      	mov	r0, r5
  40307c:	f003 f8be 	bl	4061fc <malloc>
  403080:	4606      	mov	r6, r0
  403082:	b9c8      	cbnz	r0, 4030b8 <setvbuf+0x98>
  403084:	f44f 6080 	mov.w	r0, #1024	; 0x400
  403088:	f003 f8b8 	bl	4061fc <malloc>
  40308c:	4606      	mov	r6, r0
  40308e:	b988      	cbnz	r0, 4030b4 <setvbuf+0x94>
  403090:	f04f 30ff 	mov.w	r0, #4294967295
  403094:	e000      	b.n	403098 <setvbuf+0x78>
  403096:	2000      	movs	r0, #0
  403098:	89a3      	ldrh	r3, [r4, #12]
  40309a:	f043 0302 	orr.w	r3, r3, #2
  40309e:	81a3      	strh	r3, [r4, #12]
  4030a0:	2300      	movs	r3, #0
  4030a2:	60a3      	str	r3, [r4, #8]
  4030a4:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4030a8:	6023      	str	r3, [r4, #0]
  4030aa:	6123      	str	r3, [r4, #16]
  4030ac:	2301      	movs	r3, #1
  4030ae:	6163      	str	r3, [r4, #20]
  4030b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4030b4:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4030b8:	89a3      	ldrh	r3, [r4, #12]
  4030ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4030be:	81a3      	strh	r3, [r4, #12]
  4030c0:	f1b8 0f01 	cmp.w	r8, #1
  4030c4:	d105      	bne.n	4030d2 <setvbuf+0xb2>
  4030c6:	89a3      	ldrh	r3, [r4, #12]
  4030c8:	f043 0301 	orr.w	r3, r3, #1
  4030cc:	81a3      	strh	r3, [r4, #12]
  4030ce:	426b      	negs	r3, r5
  4030d0:	61a3      	str	r3, [r4, #24]
  4030d2:	4b0c      	ldr	r3, [pc, #48]	; (403104 <setvbuf+0xe4>)
  4030d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  4030d6:	89a3      	ldrh	r3, [r4, #12]
  4030d8:	6026      	str	r6, [r4, #0]
  4030da:	f003 0008 	and.w	r0, r3, #8
  4030de:	b280      	uxth	r0, r0
  4030e0:	6126      	str	r6, [r4, #16]
  4030e2:	6165      	str	r5, [r4, #20]
  4030e4:	b148      	cbz	r0, 4030fa <setvbuf+0xda>
  4030e6:	f013 0f03 	tst.w	r3, #3
  4030ea:	bf18      	it	ne
  4030ec:	2500      	movne	r5, #0
  4030ee:	60a5      	str	r5, [r4, #8]
  4030f0:	2000      	movs	r0, #0
  4030f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4030f6:	f04f 30ff 	mov.w	r0, #4294967295
  4030fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4030fe:	bf00      	nop
  403100:	200000e8 	.word	0x200000e8
  403104:	004058bd 	.word	0x004058bd

00403108 <_snprintf_r>:
  403108:	b408      	push	{r3}
  40310a:	b530      	push	{r4, r5, lr}
  40310c:	1e14      	subs	r4, r2, #0
  40310e:	b09c      	sub	sp, #112	; 0x70
  403110:	4605      	mov	r5, r0
  403112:	da04      	bge.n	40311e <_snprintf_r+0x16>
  403114:	238b      	movs	r3, #139	; 0x8b
  403116:	6003      	str	r3, [r0, #0]
  403118:	f04f 30ff 	mov.w	r0, #4294967295
  40311c:	e01d      	b.n	40315a <_snprintf_r+0x52>
  40311e:	f44f 7302 	mov.w	r3, #520	; 0x208
  403122:	f8ad 3014 	strh.w	r3, [sp, #20]
  403126:	bf14      	ite	ne
  403128:	f104 33ff 	addne.w	r3, r4, #4294967295
  40312c:	4623      	moveq	r3, r4
  40312e:	9304      	str	r3, [sp, #16]
  403130:	9307      	str	r3, [sp, #28]
  403132:	f64f 73ff 	movw	r3, #65535	; 0xffff
  403136:	9102      	str	r1, [sp, #8]
  403138:	9106      	str	r1, [sp, #24]
  40313a:	f8ad 3016 	strh.w	r3, [sp, #22]
  40313e:	a902      	add	r1, sp, #8
  403140:	ab20      	add	r3, sp, #128	; 0x80
  403142:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403144:	9301      	str	r3, [sp, #4]
  403146:	f000 f83f 	bl	4031c8 <_svfprintf_r>
  40314a:	1c43      	adds	r3, r0, #1
  40314c:	bfbc      	itt	lt
  40314e:	238b      	movlt	r3, #139	; 0x8b
  403150:	602b      	strlt	r3, [r5, #0]
  403152:	b114      	cbz	r4, 40315a <_snprintf_r+0x52>
  403154:	9b02      	ldr	r3, [sp, #8]
  403156:	2200      	movs	r2, #0
  403158:	701a      	strb	r2, [r3, #0]
  40315a:	b01c      	add	sp, #112	; 0x70
  40315c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  403160:	b001      	add	sp, #4
  403162:	4770      	bx	lr

00403164 <snprintf>:
  403164:	b40c      	push	{r2, r3}
  403166:	b530      	push	{r4, r5, lr}
  403168:	4b16      	ldr	r3, [pc, #88]	; (4031c4 <snprintf+0x60>)
  40316a:	1e0c      	subs	r4, r1, #0
  40316c:	b09d      	sub	sp, #116	; 0x74
  40316e:	681d      	ldr	r5, [r3, #0]
  403170:	da04      	bge.n	40317c <snprintf+0x18>
  403172:	238b      	movs	r3, #139	; 0x8b
  403174:	602b      	str	r3, [r5, #0]
  403176:	f04f 30ff 	mov.w	r0, #4294967295
  40317a:	e01e      	b.n	4031ba <snprintf+0x56>
  40317c:	f44f 7302 	mov.w	r3, #520	; 0x208
  403180:	f8ad 3014 	strh.w	r3, [sp, #20]
  403184:	bf14      	ite	ne
  403186:	f104 33ff 	addne.w	r3, r4, #4294967295
  40318a:	4623      	moveq	r3, r4
  40318c:	9304      	str	r3, [sp, #16]
  40318e:	9307      	str	r3, [sp, #28]
  403190:	f64f 73ff 	movw	r3, #65535	; 0xffff
  403194:	9002      	str	r0, [sp, #8]
  403196:	9006      	str	r0, [sp, #24]
  403198:	f8ad 3016 	strh.w	r3, [sp, #22]
  40319c:	4628      	mov	r0, r5
  40319e:	ab21      	add	r3, sp, #132	; 0x84
  4031a0:	a902      	add	r1, sp, #8
  4031a2:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4031a4:	9301      	str	r3, [sp, #4]
  4031a6:	f000 f80f 	bl	4031c8 <_svfprintf_r>
  4031aa:	1c43      	adds	r3, r0, #1
  4031ac:	bfbc      	itt	lt
  4031ae:	238b      	movlt	r3, #139	; 0x8b
  4031b0:	602b      	strlt	r3, [r5, #0]
  4031b2:	b114      	cbz	r4, 4031ba <snprintf+0x56>
  4031b4:	9b02      	ldr	r3, [sp, #8]
  4031b6:	2200      	movs	r2, #0
  4031b8:	701a      	strb	r2, [r3, #0]
  4031ba:	b01d      	add	sp, #116	; 0x74
  4031bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  4031c0:	b002      	add	sp, #8
  4031c2:	4770      	bx	lr
  4031c4:	200000e8 	.word	0x200000e8

004031c8 <_svfprintf_r>:
  4031c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4031cc:	b0c3      	sub	sp, #268	; 0x10c
  4031ce:	468b      	mov	fp, r1
  4031d0:	4698      	mov	r8, r3
  4031d2:	920b      	str	r2, [sp, #44]	; 0x2c
  4031d4:	4682      	mov	sl, r0
  4031d6:	f002 ff9b 	bl	406110 <_localeconv_r>
  4031da:	6800      	ldr	r0, [r0, #0]
  4031dc:	9018      	str	r0, [sp, #96]	; 0x60
  4031de:	f004 f86e 	bl	4072be <strlen>
  4031e2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4031e6:	9010      	str	r0, [sp, #64]	; 0x40
  4031e8:	0619      	lsls	r1, r3, #24
  4031ea:	d515      	bpl.n	403218 <_svfprintf_r+0x50>
  4031ec:	f8db 3010 	ldr.w	r3, [fp, #16]
  4031f0:	b993      	cbnz	r3, 403218 <_svfprintf_r+0x50>
  4031f2:	4650      	mov	r0, sl
  4031f4:	2140      	movs	r1, #64	; 0x40
  4031f6:	f003 f811 	bl	40621c <_malloc_r>
  4031fa:	f8cb 0000 	str.w	r0, [fp]
  4031fe:	f8cb 0010 	str.w	r0, [fp, #16]
  403202:	b930      	cbnz	r0, 403212 <_svfprintf_r+0x4a>
  403204:	230c      	movs	r3, #12
  403206:	f8ca 3000 	str.w	r3, [sl]
  40320a:	f04f 30ff 	mov.w	r0, #4294967295
  40320e:	f000 bf6e 	b.w	4040ee <_svfprintf_r+0xf26>
  403212:	2340      	movs	r3, #64	; 0x40
  403214:	f8cb 3014 	str.w	r3, [fp, #20]
  403218:	2400      	movs	r4, #0
  40321a:	2500      	movs	r5, #0
  40321c:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  403220:	2300      	movs	r3, #0
  403222:	ae32      	add	r6, sp, #200	; 0xc8
  403224:	9625      	str	r6, [sp, #148]	; 0x94
  403226:	9327      	str	r3, [sp, #156]	; 0x9c
  403228:	9326      	str	r3, [sp, #152]	; 0x98
  40322a:	9309      	str	r3, [sp, #36]	; 0x24
  40322c:	931b      	str	r3, [sp, #108]	; 0x6c
  40322e:	931a      	str	r3, [sp, #104]	; 0x68
  403230:	930f      	str	r3, [sp, #60]	; 0x3c
  403232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403234:	461c      	mov	r4, r3
  403236:	f813 2b01 	ldrb.w	r2, [r3], #1
  40323a:	b91a      	cbnz	r2, 403244 <_svfprintf_r+0x7c>
  40323c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40323e:	1a25      	subs	r5, r4, r0
  403240:	d103      	bne.n	40324a <_svfprintf_r+0x82>
  403242:	e01b      	b.n	40327c <_svfprintf_r+0xb4>
  403244:	2a25      	cmp	r2, #37	; 0x25
  403246:	d1f5      	bne.n	403234 <_svfprintf_r+0x6c>
  403248:	e7f8      	b.n	40323c <_svfprintf_r+0x74>
  40324a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40324c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40324e:	442b      	add	r3, r5
  403250:	9327      	str	r3, [sp, #156]	; 0x9c
  403252:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403254:	e886 0022 	stmia.w	r6, {r1, r5}
  403258:	3301      	adds	r3, #1
  40325a:	2b07      	cmp	r3, #7
  40325c:	9326      	str	r3, [sp, #152]	; 0x98
  40325e:	dc01      	bgt.n	403264 <_svfprintf_r+0x9c>
  403260:	3608      	adds	r6, #8
  403262:	e008      	b.n	403276 <_svfprintf_r+0xae>
  403264:	4650      	mov	r0, sl
  403266:	4659      	mov	r1, fp
  403268:	aa25      	add	r2, sp, #148	; 0x94
  40326a:	f004 f831 	bl	4072d0 <__ssprint_r>
  40326e:	2800      	cmp	r0, #0
  403270:	f040 8735 	bne.w	4040de <_svfprintf_r+0xf16>
  403274:	ae32      	add	r6, sp, #200	; 0xc8
  403276:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403278:	442a      	add	r2, r5
  40327a:	920f      	str	r2, [sp, #60]	; 0x3c
  40327c:	7823      	ldrb	r3, [r4, #0]
  40327e:	2b00      	cmp	r3, #0
  403280:	f000 8726 	beq.w	4040d0 <_svfprintf_r+0xf08>
  403284:	2300      	movs	r3, #0
  403286:	3401      	adds	r4, #1
  403288:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40328c:	f04f 39ff 	mov.w	r9, #4294967295
  403290:	930e      	str	r3, [sp, #56]	; 0x38
  403292:	461f      	mov	r7, r3
  403294:	1c65      	adds	r5, r4, #1
  403296:	7824      	ldrb	r4, [r4, #0]
  403298:	950b      	str	r5, [sp, #44]	; 0x2c
  40329a:	9408      	str	r4, [sp, #32]
  40329c:	9c08      	ldr	r4, [sp, #32]
  40329e:	f1a4 0220 	sub.w	r2, r4, #32
  4032a2:	2a58      	cmp	r2, #88	; 0x58
  4032a4:	f200 8385 	bhi.w	4039b2 <_svfprintf_r+0x7ea>
  4032a8:	e8df f012 	tbh	[pc, r2, lsl #1]
  4032ac:	0383006d 	.word	0x0383006d
  4032b0:	00710383 	.word	0x00710383
  4032b4:	03830383 	.word	0x03830383
  4032b8:	03830383 	.word	0x03830383
  4032bc:	03830383 	.word	0x03830383
  4032c0:	0059005b 	.word	0x0059005b
  4032c4:	00770383 	.word	0x00770383
  4032c8:	0383007a 	.word	0x0383007a
  4032cc:	00a2009f 	.word	0x00a2009f
  4032d0:	00a200a2 	.word	0x00a200a2
  4032d4:	00a200a2 	.word	0x00a200a2
  4032d8:	00a200a2 	.word	0x00a200a2
  4032dc:	00a200a2 	.word	0x00a200a2
  4032e0:	03830383 	.word	0x03830383
  4032e4:	03830383 	.word	0x03830383
  4032e8:	03830383 	.word	0x03830383
  4032ec:	03830383 	.word	0x03830383
  4032f0:	03830383 	.word	0x03830383
  4032f4:	00fe00d3 	.word	0x00fe00d3
  4032f8:	00fe0383 	.word	0x00fe0383
  4032fc:	03830383 	.word	0x03830383
  403300:	03830383 	.word	0x03830383
  403304:	038300b6 	.word	0x038300b6
  403308:	026b0383 	.word	0x026b0383
  40330c:	03830383 	.word	0x03830383
  403310:	03830383 	.word	0x03830383
  403314:	02bb0383 	.word	0x02bb0383
  403318:	03830383 	.word	0x03830383
  40331c:	03830068 	.word	0x03830068
  403320:	03830383 	.word	0x03830383
  403324:	03830383 	.word	0x03830383
  403328:	03830383 	.word	0x03830383
  40332c:	03830383 	.word	0x03830383
  403330:	00c90383 	.word	0x00c90383
  403334:	00fe0065 	.word	0x00fe0065
  403338:	00fe00fe 	.word	0x00fe00fe
  40333c:	006500b9 	.word	0x006500b9
  403340:	03830383 	.word	0x03830383
  403344:	038300bc 	.word	0x038300bc
  403348:	026d024c 	.word	0x026d024c
  40334c:	00c6028c 	.word	0x00c6028c
  403350:	029e0383 	.word	0x029e0383
  403354:	02bd0383 	.word	0x02bd0383
  403358:	03830383 	.word	0x03830383
  40335c:	02d8      	.short	0x02d8
  40335e:	232b      	movs	r3, #43	; 0x2b
  403360:	e007      	b.n	403372 <_svfprintf_r+0x1aa>
  403362:	f8d8 5000 	ldr.w	r5, [r8]
  403366:	f108 0204 	add.w	r2, r8, #4
  40336a:	2d00      	cmp	r5, #0
  40336c:	950e      	str	r5, [sp, #56]	; 0x38
  40336e:	db11      	blt.n	403394 <_svfprintf_r+0x1cc>
  403370:	4690      	mov	r8, r2
  403372:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403374:	e78e      	b.n	403294 <_svfprintf_r+0xcc>
  403376:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40337a:	e06e      	b.n	40345a <_svfprintf_r+0x292>
  40337c:	4cab      	ldr	r4, [pc, #684]	; (40362c <_svfprintf_r+0x464>)
  40337e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403382:	941b      	str	r4, [sp, #108]	; 0x6c
  403384:	e26e      	b.n	403864 <_svfprintf_r+0x69c>
  403386:	2b00      	cmp	r3, #0
  403388:	bf08      	it	eq
  40338a:	2320      	moveq	r3, #32
  40338c:	e7f1      	b.n	403372 <_svfprintf_r+0x1aa>
  40338e:	f047 0701 	orr.w	r7, r7, #1
  403392:	e7ee      	b.n	403372 <_svfprintf_r+0x1aa>
  403394:	426d      	negs	r5, r5
  403396:	950e      	str	r5, [sp, #56]	; 0x38
  403398:	4690      	mov	r8, r2
  40339a:	f047 0704 	orr.w	r7, r7, #4
  40339e:	e7e8      	b.n	403372 <_svfprintf_r+0x1aa>
  4033a0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4033a2:	7825      	ldrb	r5, [r4, #0]
  4033a4:	1c62      	adds	r2, r4, #1
  4033a6:	2d2a      	cmp	r5, #42	; 0x2a
  4033a8:	9508      	str	r5, [sp, #32]
  4033aa:	d002      	beq.n	4033b2 <_svfprintf_r+0x1ea>
  4033ac:	f04f 0900 	mov.w	r9, #0
  4033b0:	e00b      	b.n	4033ca <_svfprintf_r+0x202>
  4033b2:	f8d8 9000 	ldr.w	r9, [r8]
  4033b6:	f108 0104 	add.w	r1, r8, #4
  4033ba:	f1b9 0f00 	cmp.w	r9, #0
  4033be:	4688      	mov	r8, r1
  4033c0:	920b      	str	r2, [sp, #44]	; 0x2c
  4033c2:	dad6      	bge.n	403372 <_svfprintf_r+0x1aa>
  4033c4:	f04f 39ff 	mov.w	r9, #4294967295
  4033c8:	e7d3      	b.n	403372 <_svfprintf_r+0x1aa>
  4033ca:	9d08      	ldr	r5, [sp, #32]
  4033cc:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  4033d0:	2909      	cmp	r1, #9
  4033d2:	d806      	bhi.n	4033e2 <_svfprintf_r+0x21a>
  4033d4:	f812 4b01 	ldrb.w	r4, [r2], #1
  4033d8:	200a      	movs	r0, #10
  4033da:	fb00 1909 	mla	r9, r0, r9, r1
  4033de:	9408      	str	r4, [sp, #32]
  4033e0:	e7f3      	b.n	4033ca <_svfprintf_r+0x202>
  4033e2:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
  4033e6:	920b      	str	r2, [sp, #44]	; 0x2c
  4033e8:	e758      	b.n	40329c <_svfprintf_r+0xd4>
  4033ea:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  4033ee:	e7c0      	b.n	403372 <_svfprintf_r+0x1aa>
  4033f0:	2400      	movs	r4, #0
  4033f2:	940e      	str	r4, [sp, #56]	; 0x38
  4033f4:	9d08      	ldr	r5, [sp, #32]
  4033f6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4033f8:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
  4033fc:	210a      	movs	r1, #10
  4033fe:	fb01 2404 	mla	r4, r1, r4, r2
  403402:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403404:	940e      	str	r4, [sp, #56]	; 0x38
  403406:	f812 5b01 	ldrb.w	r5, [r2], #1
  40340a:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  40340e:	2909      	cmp	r1, #9
  403410:	9508      	str	r5, [sp, #32]
  403412:	d8e8      	bhi.n	4033e6 <_svfprintf_r+0x21e>
  403414:	920b      	str	r2, [sp, #44]	; 0x2c
  403416:	e7ed      	b.n	4033f4 <_svfprintf_r+0x22c>
  403418:	f047 0708 	orr.w	r7, r7, #8
  40341c:	e7a9      	b.n	403372 <_svfprintf_r+0x1aa>
  40341e:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  403422:	e7a6      	b.n	403372 <_svfprintf_r+0x1aa>
  403424:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403426:	7822      	ldrb	r2, [r4, #0]
  403428:	2a6c      	cmp	r2, #108	; 0x6c
  40342a:	d102      	bne.n	403432 <_svfprintf_r+0x26a>
  40342c:	3401      	adds	r4, #1
  40342e:	940b      	str	r4, [sp, #44]	; 0x2c
  403430:	e002      	b.n	403438 <_svfprintf_r+0x270>
  403432:	f047 0710 	orr.w	r7, r7, #16
  403436:	e79c      	b.n	403372 <_svfprintf_r+0x1aa>
  403438:	f047 0720 	orr.w	r7, r7, #32
  40343c:	e799      	b.n	403372 <_svfprintf_r+0x1aa>
  40343e:	f8d8 3000 	ldr.w	r3, [r8]
  403442:	2500      	movs	r5, #0
  403444:	f88d 30a0 	strb.w	r3, [sp, #160]	; 0xa0
  403448:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  40344c:	f108 0804 	add.w	r8, r8, #4
  403450:	e2ba      	b.n	4039c8 <_svfprintf_r+0x800>
  403452:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403456:	f047 0710 	orr.w	r7, r7, #16
  40345a:	06ba      	lsls	r2, r7, #26
  40345c:	d508      	bpl.n	403470 <_svfprintf_r+0x2a8>
  40345e:	f108 0807 	add.w	r8, r8, #7
  403462:	f028 0307 	bic.w	r3, r8, #7
  403466:	f103 0808 	add.w	r8, r3, #8
  40346a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40346e:	e00f      	b.n	403490 <_svfprintf_r+0x2c8>
  403470:	f017 0f10 	tst.w	r7, #16
  403474:	f108 0304 	add.w	r3, r8, #4
  403478:	d002      	beq.n	403480 <_svfprintf_r+0x2b8>
  40347a:	f8d8 4000 	ldr.w	r4, [r8]
  40347e:	e005      	b.n	40348c <_svfprintf_r+0x2c4>
  403480:	f8d8 4000 	ldr.w	r4, [r8]
  403484:	f017 0f40 	tst.w	r7, #64	; 0x40
  403488:	bf18      	it	ne
  40348a:	b224      	sxthne	r4, r4
  40348c:	17e5      	asrs	r5, r4, #31
  40348e:	4698      	mov	r8, r3
  403490:	2c00      	cmp	r4, #0
  403492:	f175 0100 	sbcs.w	r1, r5, #0
  403496:	f280 8210 	bge.w	4038ba <_svfprintf_r+0x6f2>
  40349a:	232d      	movs	r3, #45	; 0x2d
  40349c:	4264      	negs	r4, r4
  40349e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4034a2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4034a6:	e208      	b.n	4038ba <_svfprintf_r+0x6f2>
  4034a8:	9c08      	ldr	r4, [sp, #32]
  4034aa:	f108 0807 	add.w	r8, r8, #7
  4034ae:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4034b2:	970a      	str	r7, [sp, #40]	; 0x28
  4034b4:	f028 0307 	bic.w	r3, r8, #7
  4034b8:	9411      	str	r4, [sp, #68]	; 0x44
  4034ba:	e9d3 4500 	ldrd	r4, r5, [r3]
  4034be:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  4034c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4034c6:	f103 0808 	add.w	r8, r3, #8
  4034ca:	f003 fe77 	bl	4071bc <__fpclassifyd>
  4034ce:	2801      	cmp	r0, #1
  4034d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4034d4:	d114      	bne.n	403500 <_svfprintf_r+0x338>
  4034d6:	2200      	movs	r2, #0
  4034d8:	2300      	movs	r3, #0
  4034da:	f004 fd97 	bl	40800c <__aeabi_dcmplt>
  4034de:	b110      	cbz	r0, 4034e6 <_svfprintf_r+0x31e>
  4034e0:	232d      	movs	r3, #45	; 0x2d
  4034e2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4034e6:	9d08      	ldr	r5, [sp, #32]
  4034e8:	4b51      	ldr	r3, [pc, #324]	; (403630 <_svfprintf_r+0x468>)
  4034ea:	4a52      	ldr	r2, [pc, #328]	; (403634 <_svfprintf_r+0x46c>)
  4034ec:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  4034f0:	2d47      	cmp	r5, #71	; 0x47
  4034f2:	bfd8      	it	le
  4034f4:	461a      	movle	r2, r3
  4034f6:	9207      	str	r2, [sp, #28]
  4034f8:	f04f 0903 	mov.w	r9, #3
  4034fc:	2500      	movs	r5, #0
  4034fe:	e26a      	b.n	4039d6 <_svfprintf_r+0x80e>
  403500:	f003 fe5c 	bl	4071bc <__fpclassifyd>
  403504:	b958      	cbnz	r0, 40351e <_svfprintf_r+0x356>
  403506:	4b4c      	ldr	r3, [pc, #304]	; (403638 <_svfprintf_r+0x470>)
  403508:	4a4c      	ldr	r2, [pc, #304]	; (40363c <_svfprintf_r+0x474>)
  40350a:	9c08      	ldr	r4, [sp, #32]
  40350c:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  403510:	2c47      	cmp	r4, #71	; 0x47
  403512:	bfd8      	it	le
  403514:	461a      	movle	r2, r3
  403516:	9207      	str	r2, [sp, #28]
  403518:	f04f 0903 	mov.w	r9, #3
  40351c:	e25a      	b.n	4039d4 <_svfprintf_r+0x80c>
  40351e:	f1b9 3fff 	cmp.w	r9, #4294967295
  403522:	d00a      	beq.n	40353a <_svfprintf_r+0x372>
  403524:	9d08      	ldr	r5, [sp, #32]
  403526:	f025 0320 	bic.w	r3, r5, #32
  40352a:	2b47      	cmp	r3, #71	; 0x47
  40352c:	d107      	bne.n	40353e <_svfprintf_r+0x376>
  40352e:	f1b9 0f00 	cmp.w	r9, #0
  403532:	bf08      	it	eq
  403534:	f04f 0901 	moveq.w	r9, #1
  403538:	e001      	b.n	40353e <_svfprintf_r+0x376>
  40353a:	f04f 0906 	mov.w	r9, #6
  40353e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  403542:	2b00      	cmp	r3, #0
  403544:	f447 7780 	orr.w	r7, r7, #256	; 0x100
  403548:	da08      	bge.n	40355c <_svfprintf_r+0x394>
  40354a:	990d      	ldr	r1, [sp, #52]	; 0x34
  40354c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40354e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403552:	242d      	movs	r4, #45	; 0x2d
  403554:	9012      	str	r0, [sp, #72]	; 0x48
  403556:	9113      	str	r1, [sp, #76]	; 0x4c
  403558:	9419      	str	r4, [sp, #100]	; 0x64
  40355a:	e005      	b.n	403568 <_svfprintf_r+0x3a0>
  40355c:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
  403560:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  403564:	2500      	movs	r5, #0
  403566:	9519      	str	r5, [sp, #100]	; 0x64
  403568:	9d08      	ldr	r5, [sp, #32]
  40356a:	f025 0420 	bic.w	r4, r5, #32
  40356e:	2c46      	cmp	r4, #70	; 0x46
  403570:	d004      	beq.n	40357c <_svfprintf_r+0x3b4>
  403572:	2c45      	cmp	r4, #69	; 0x45
  403574:	d105      	bne.n	403582 <_svfprintf_r+0x3ba>
  403576:	f109 0501 	add.w	r5, r9, #1
  40357a:	e003      	b.n	403584 <_svfprintf_r+0x3bc>
  40357c:	464d      	mov	r5, r9
  40357e:	2303      	movs	r3, #3
  403580:	e001      	b.n	403586 <_svfprintf_r+0x3be>
  403582:	464d      	mov	r5, r9
  403584:	2302      	movs	r3, #2
  403586:	e88d 0028 	stmia.w	sp, {r3, r5}
  40358a:	ab1f      	add	r3, sp, #124	; 0x7c
  40358c:	9302      	str	r3, [sp, #8]
  40358e:	ab20      	add	r3, sp, #128	; 0x80
  403590:	9303      	str	r3, [sp, #12]
  403592:	ab23      	add	r3, sp, #140	; 0x8c
  403594:	9304      	str	r3, [sp, #16]
  403596:	4650      	mov	r0, sl
  403598:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40359c:	f001 fb2b 	bl	404bf6 <_dtoa_r>
  4035a0:	2c47      	cmp	r4, #71	; 0x47
  4035a2:	9007      	str	r0, [sp, #28]
  4035a4:	d10a      	bne.n	4035bc <_svfprintf_r+0x3f4>
  4035a6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4035a8:	07c3      	lsls	r3, r0, #31
  4035aa:	d407      	bmi.n	4035bc <_svfprintf_r+0x3f4>
  4035ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4035ae:	9d07      	ldr	r5, [sp, #28]
  4035b0:	2c47      	cmp	r4, #71	; 0x47
  4035b2:	ebc5 0303 	rsb	r3, r5, r3
  4035b6:	9309      	str	r3, [sp, #36]	; 0x24
  4035b8:	d142      	bne.n	403640 <_svfprintf_r+0x478>
  4035ba:	e02d      	b.n	403618 <_svfprintf_r+0x450>
  4035bc:	f8dd c01c 	ldr.w	ip, [sp, #28]
  4035c0:	2c46      	cmp	r4, #70	; 0x46
  4035c2:	44ac      	add	ip, r5
  4035c4:	d113      	bne.n	4035ee <_svfprintf_r+0x426>
  4035c6:	9807      	ldr	r0, [sp, #28]
  4035c8:	7803      	ldrb	r3, [r0, #0]
  4035ca:	2b30      	cmp	r3, #48	; 0x30
  4035cc:	d10d      	bne.n	4035ea <_svfprintf_r+0x422>
  4035ce:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4035d2:	2200      	movs	r2, #0
  4035d4:	2300      	movs	r3, #0
  4035d6:	f8cd c018 	str.w	ip, [sp, #24]
  4035da:	f004 fd0d 	bl	407ff8 <__aeabi_dcmpeq>
  4035de:	f8dd c018 	ldr.w	ip, [sp, #24]
  4035e2:	b910      	cbnz	r0, 4035ea <_svfprintf_r+0x422>
  4035e4:	f1c5 0501 	rsb	r5, r5, #1
  4035e8:	951f      	str	r5, [sp, #124]	; 0x7c
  4035ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4035ec:	449c      	add	ip, r3
  4035ee:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4035f2:	2200      	movs	r2, #0
  4035f4:	2300      	movs	r3, #0
  4035f6:	f8cd c018 	str.w	ip, [sp, #24]
  4035fa:	f004 fcfd 	bl	407ff8 <__aeabi_dcmpeq>
  4035fe:	f8dd c018 	ldr.w	ip, [sp, #24]
  403602:	b108      	cbz	r0, 403608 <_svfprintf_r+0x440>
  403604:	f8cd c08c 	str.w	ip, [sp, #140]	; 0x8c
  403608:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40360a:	4563      	cmp	r3, ip
  40360c:	d2ce      	bcs.n	4035ac <_svfprintf_r+0x3e4>
  40360e:	1c5a      	adds	r2, r3, #1
  403610:	9223      	str	r2, [sp, #140]	; 0x8c
  403612:	2230      	movs	r2, #48	; 0x30
  403614:	701a      	strb	r2, [r3, #0]
  403616:	e7f7      	b.n	403608 <_svfprintf_r+0x440>
  403618:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40361a:	1cdc      	adds	r4, r3, #3
  40361c:	db01      	blt.n	403622 <_svfprintf_r+0x45a>
  40361e:	454b      	cmp	r3, r9
  403620:	dd6e      	ble.n	403700 <_svfprintf_r+0x538>
  403622:	9c08      	ldr	r4, [sp, #32]
  403624:	3c02      	subs	r4, #2
  403626:	9408      	str	r4, [sp, #32]
  403628:	e00d      	b.n	403646 <_svfprintf_r+0x47e>
  40362a:	bf00      	nop
  40362c:	00408ece 	.word	0x00408ece
  403630:	00408ebe 	.word	0x00408ebe
  403634:	00408ec2 	.word	0x00408ec2
  403638:	00408ec6 	.word	0x00408ec6
  40363c:	00408eca 	.word	0x00408eca
  403640:	9d08      	ldr	r5, [sp, #32]
  403642:	2d65      	cmp	r5, #101	; 0x65
  403644:	dc43      	bgt.n	4036ce <_svfprintf_r+0x506>
  403646:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403648:	9c08      	ldr	r4, [sp, #32]
  40364a:	3b01      	subs	r3, #1
  40364c:	2b00      	cmp	r3, #0
  40364e:	931f      	str	r3, [sp, #124]	; 0x7c
  403650:	bfba      	itte	lt
  403652:	425b      	neglt	r3, r3
  403654:	222d      	movlt	r2, #45	; 0x2d
  403656:	222b      	movge	r2, #43	; 0x2b
  403658:	2b09      	cmp	r3, #9
  40365a:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  40365e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403662:	dd1d      	ble.n	4036a0 <_svfprintf_r+0x4d8>
  403664:	f10d 0292 	add.w	r2, sp, #146	; 0x92
  403668:	200a      	movs	r0, #10
  40366a:	fb93 f1f0 	sdiv	r1, r3, r0
  40366e:	fb00 3311 	mls	r3, r0, r1, r3
  403672:	2909      	cmp	r1, #9
  403674:	f103 0330 	add.w	r3, r3, #48	; 0x30
  403678:	4614      	mov	r4, r2
  40367a:	f802 3901 	strb.w	r3, [r2], #-1
  40367e:	460b      	mov	r3, r1
  403680:	dcf2      	bgt.n	403668 <_svfprintf_r+0x4a0>
  403682:	f101 0330 	add.w	r3, r1, #48	; 0x30
  403686:	f804 3d01 	strb.w	r3, [r4, #-1]!
  40368a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40368e:	f10d 0293 	add.w	r2, sp, #147	; 0x93
  403692:	4294      	cmp	r4, r2
  403694:	d20b      	bcs.n	4036ae <_svfprintf_r+0x4e6>
  403696:	f814 2b01 	ldrb.w	r2, [r4], #1
  40369a:	f803 2b01 	strb.w	r2, [r3], #1
  40369e:	e7f6      	b.n	40368e <_svfprintf_r+0x4c6>
  4036a0:	2230      	movs	r2, #48	; 0x30
  4036a2:	4413      	add	r3, r2
  4036a4:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4036a8:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4036ac:	ab22      	add	r3, sp, #136	; 0x88
  4036ae:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4036b0:	aa21      	add	r2, sp, #132	; 0x84
  4036b2:	1a9a      	subs	r2, r3, r2
  4036b4:	4691      	mov	r9, r2
  4036b6:	2d01      	cmp	r5, #1
  4036b8:	921a      	str	r2, [sp, #104]	; 0x68
  4036ba:	44a9      	add	r9, r5
  4036bc:	dc03      	bgt.n	4036c6 <_svfprintf_r+0x4fe>
  4036be:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4036c0:	f015 0401 	ands.w	r4, r5, #1
  4036c4:	d037      	beq.n	403736 <_svfprintf_r+0x56e>
  4036c6:	f109 0901 	add.w	r9, r9, #1
  4036ca:	2400      	movs	r4, #0
  4036cc:	e033      	b.n	403736 <_svfprintf_r+0x56e>
  4036ce:	9c08      	ldr	r4, [sp, #32]
  4036d0:	2c66      	cmp	r4, #102	; 0x66
  4036d2:	d115      	bne.n	403700 <_svfprintf_r+0x538>
  4036d4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4036d6:	2b00      	cmp	r3, #0
  4036d8:	dd09      	ble.n	4036ee <_svfprintf_r+0x526>
  4036da:	f1b9 0f00 	cmp.w	r9, #0
  4036de:	d102      	bne.n	4036e6 <_svfprintf_r+0x51e>
  4036e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4036e2:	07e8      	lsls	r0, r5, #31
  4036e4:	d523      	bpl.n	40372e <_svfprintf_r+0x566>
  4036e6:	f109 0901 	add.w	r9, r9, #1
  4036ea:	444b      	add	r3, r9
  4036ec:	e01f      	b.n	40372e <_svfprintf_r+0x566>
  4036ee:	f1b9 0f00 	cmp.w	r9, #0
  4036f2:	d102      	bne.n	4036fa <_svfprintf_r+0x532>
  4036f4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4036f6:	07e1      	lsls	r1, r4, #31
  4036f8:	d515      	bpl.n	403726 <_svfprintf_r+0x55e>
  4036fa:	f109 0302 	add.w	r3, r9, #2
  4036fe:	e016      	b.n	40372e <_svfprintf_r+0x566>
  403700:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403702:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403704:	42ab      	cmp	r3, r5
  403706:	db04      	blt.n	403712 <_svfprintf_r+0x54a>
  403708:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40370a:	07e2      	lsls	r2, r4, #31
  40370c:	d50d      	bpl.n	40372a <_svfprintf_r+0x562>
  40370e:	3301      	adds	r3, #1
  403710:	e006      	b.n	403720 <_svfprintf_r+0x558>
  403712:	2b00      	cmp	r3, #0
  403714:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403716:	bfd4      	ite	le
  403718:	f1c3 0302 	rsble	r3, r3, #2
  40371c:	2301      	movgt	r3, #1
  40371e:	4423      	add	r3, r4
  403720:	2567      	movs	r5, #103	; 0x67
  403722:	9511      	str	r5, [sp, #68]	; 0x44
  403724:	e003      	b.n	40372e <_svfprintf_r+0x566>
  403726:	2301      	movs	r3, #1
  403728:	e001      	b.n	40372e <_svfprintf_r+0x566>
  40372a:	2467      	movs	r4, #103	; 0x67
  40372c:	9411      	str	r4, [sp, #68]	; 0x44
  40372e:	9d11      	ldr	r5, [sp, #68]	; 0x44
  403730:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  403732:	9508      	str	r5, [sp, #32]
  403734:	4699      	mov	r9, r3
  403736:	9d19      	ldr	r5, [sp, #100]	; 0x64
  403738:	b115      	cbz	r5, 403740 <_svfprintf_r+0x578>
  40373a:	232d      	movs	r3, #45	; 0x2d
  40373c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403740:	2500      	movs	r5, #0
  403742:	e149      	b.n	4039d8 <_svfprintf_r+0x810>
  403744:	f017 0f20 	tst.w	r7, #32
  403748:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40374c:	f108 0104 	add.w	r1, r8, #4
  403750:	d008      	beq.n	403764 <_svfprintf_r+0x59c>
  403752:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403754:	f8d8 0000 	ldr.w	r0, [r8]
  403758:	17e5      	asrs	r5, r4, #31
  40375a:	4622      	mov	r2, r4
  40375c:	462b      	mov	r3, r5
  40375e:	e9c0 2300 	strd	r2, r3, [r0]
  403762:	e00c      	b.n	40377e <_svfprintf_r+0x5b6>
  403764:	06fb      	lsls	r3, r7, #27
  403766:	d406      	bmi.n	403776 <_svfprintf_r+0x5ae>
  403768:	067d      	lsls	r5, r7, #25
  40376a:	d504      	bpl.n	403776 <_svfprintf_r+0x5ae>
  40376c:	f8d8 3000 	ldr.w	r3, [r8]
  403770:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403772:	801c      	strh	r4, [r3, #0]
  403774:	e003      	b.n	40377e <_svfprintf_r+0x5b6>
  403776:	f8d8 3000 	ldr.w	r3, [r8]
  40377a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40377c:	601d      	str	r5, [r3, #0]
  40377e:	4688      	mov	r8, r1
  403780:	e557      	b.n	403232 <_svfprintf_r+0x6a>
  403782:	f047 0710 	orr.w	r7, r7, #16
  403786:	f017 0320 	ands.w	r3, r7, #32
  40378a:	d009      	beq.n	4037a0 <_svfprintf_r+0x5d8>
  40378c:	f108 0807 	add.w	r8, r8, #7
  403790:	f028 0307 	bic.w	r3, r8, #7
  403794:	f103 0808 	add.w	r8, r3, #8
  403798:	e9d3 4500 	ldrd	r4, r5, [r3]
  40379c:	2300      	movs	r3, #0
  40379e:	e088      	b.n	4038b2 <_svfprintf_r+0x6ea>
  4037a0:	f017 0110 	ands.w	r1, r7, #16
  4037a4:	f108 0204 	add.w	r2, r8, #4
  4037a8:	d107      	bne.n	4037ba <_svfprintf_r+0x5f2>
  4037aa:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  4037ae:	d004      	beq.n	4037ba <_svfprintf_r+0x5f2>
  4037b0:	f8b8 4000 	ldrh.w	r4, [r8]
  4037b4:	2500      	movs	r5, #0
  4037b6:	4690      	mov	r8, r2
  4037b8:	e7f0      	b.n	40379c <_svfprintf_r+0x5d4>
  4037ba:	f8d8 4000 	ldr.w	r4, [r8]
  4037be:	2500      	movs	r5, #0
  4037c0:	4690      	mov	r8, r2
  4037c2:	e076      	b.n	4038b2 <_svfprintf_r+0x6ea>
  4037c4:	48a9      	ldr	r0, [pc, #676]	; (403a6c <_svfprintf_r+0x8a4>)
  4037c6:	2330      	movs	r3, #48	; 0x30
  4037c8:	2278      	movs	r2, #120	; 0x78
  4037ca:	f8d8 4000 	ldr.w	r4, [r8]
  4037ce:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4037d2:	2500      	movs	r5, #0
  4037d4:	f047 0702 	orr.w	r7, r7, #2
  4037d8:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4037dc:	f108 0804 	add.w	r8, r8, #4
  4037e0:	901b      	str	r0, [sp, #108]	; 0x6c
  4037e2:	2302      	movs	r3, #2
  4037e4:	9208      	str	r2, [sp, #32]
  4037e6:	e064      	b.n	4038b2 <_svfprintf_r+0x6ea>
  4037e8:	4643      	mov	r3, r8
  4037ea:	2500      	movs	r5, #0
  4037ec:	681b      	ldr	r3, [r3, #0]
  4037ee:	45a9      	cmp	r9, r5
  4037f0:	9307      	str	r3, [sp, #28]
  4037f2:	f108 0804 	add.w	r8, r8, #4
  4037f6:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  4037fa:	db0d      	blt.n	403818 <_svfprintf_r+0x650>
  4037fc:	4618      	mov	r0, r3
  4037fe:	4629      	mov	r1, r5
  403800:	464a      	mov	r2, r9
  403802:	f002 ff13 	bl	40662c <memchr>
  403806:	2800      	cmp	r0, #0
  403808:	f000 80e4 	beq.w	4039d4 <_svfprintf_r+0x80c>
  40380c:	9c07      	ldr	r4, [sp, #28]
  40380e:	1b00      	subs	r0, r0, r4
  403810:	4548      	cmp	r0, r9
  403812:	bfb8      	it	lt
  403814:	4681      	movlt	r9, r0
  403816:	e0de      	b.n	4039d6 <_svfprintf_r+0x80e>
  403818:	9807      	ldr	r0, [sp, #28]
  40381a:	f003 fd50 	bl	4072be <strlen>
  40381e:	4681      	mov	r9, r0
  403820:	e0d9      	b.n	4039d6 <_svfprintf_r+0x80e>
  403822:	f047 0710 	orr.w	r7, r7, #16
  403826:	06bc      	lsls	r4, r7, #26
  403828:	d508      	bpl.n	40383c <_svfprintf_r+0x674>
  40382a:	f108 0807 	add.w	r8, r8, #7
  40382e:	f028 0307 	bic.w	r3, r8, #7
  403832:	f103 0808 	add.w	r8, r3, #8
  403836:	e9d3 4500 	ldrd	r4, r5, [r3]
  40383a:	e00d      	b.n	403858 <_svfprintf_r+0x690>
  40383c:	f017 0f10 	tst.w	r7, #16
  403840:	f108 0304 	add.w	r3, r8, #4
  403844:	d104      	bne.n	403850 <_svfprintf_r+0x688>
  403846:	0678      	lsls	r0, r7, #25
  403848:	d502      	bpl.n	403850 <_svfprintf_r+0x688>
  40384a:	f8b8 4000 	ldrh.w	r4, [r8]
  40384e:	e001      	b.n	403854 <_svfprintf_r+0x68c>
  403850:	f8d8 4000 	ldr.w	r4, [r8]
  403854:	2500      	movs	r5, #0
  403856:	4698      	mov	r8, r3
  403858:	2301      	movs	r3, #1
  40385a:	e02a      	b.n	4038b2 <_svfprintf_r+0x6ea>
  40385c:	4d83      	ldr	r5, [pc, #524]	; (403a6c <_svfprintf_r+0x8a4>)
  40385e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403862:	951b      	str	r5, [sp, #108]	; 0x6c
  403864:	06b9      	lsls	r1, r7, #26
  403866:	d508      	bpl.n	40387a <_svfprintf_r+0x6b2>
  403868:	f108 0807 	add.w	r8, r8, #7
  40386c:	f028 0307 	bic.w	r3, r8, #7
  403870:	f103 0808 	add.w	r8, r3, #8
  403874:	e9d3 4500 	ldrd	r4, r5, [r3]
  403878:	e00d      	b.n	403896 <_svfprintf_r+0x6ce>
  40387a:	f017 0f10 	tst.w	r7, #16
  40387e:	f108 0304 	add.w	r3, r8, #4
  403882:	d104      	bne.n	40388e <_svfprintf_r+0x6c6>
  403884:	067a      	lsls	r2, r7, #25
  403886:	d502      	bpl.n	40388e <_svfprintf_r+0x6c6>
  403888:	f8b8 4000 	ldrh.w	r4, [r8]
  40388c:	e001      	b.n	403892 <_svfprintf_r+0x6ca>
  40388e:	f8d8 4000 	ldr.w	r4, [r8]
  403892:	2500      	movs	r5, #0
  403894:	4698      	mov	r8, r3
  403896:	07fb      	lsls	r3, r7, #31
  403898:	d50a      	bpl.n	4038b0 <_svfprintf_r+0x6e8>
  40389a:	ea54 0005 	orrs.w	r0, r4, r5
  40389e:	d007      	beq.n	4038b0 <_svfprintf_r+0x6e8>
  4038a0:	9908      	ldr	r1, [sp, #32]
  4038a2:	2330      	movs	r3, #48	; 0x30
  4038a4:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4038a8:	f88d 1079 	strb.w	r1, [sp, #121]	; 0x79
  4038ac:	f047 0702 	orr.w	r7, r7, #2
  4038b0:	2302      	movs	r3, #2
  4038b2:	2200      	movs	r2, #0
  4038b4:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
  4038b8:	e000      	b.n	4038bc <_svfprintf_r+0x6f4>
  4038ba:	2301      	movs	r3, #1
  4038bc:	f1b9 0f00 	cmp.w	r9, #0
  4038c0:	bfa8      	it	ge
  4038c2:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  4038c6:	ea54 0205 	orrs.w	r2, r4, r5
  4038ca:	d102      	bne.n	4038d2 <_svfprintf_r+0x70a>
  4038cc:	f1b9 0f00 	cmp.w	r9, #0
  4038d0:	d05a      	beq.n	403988 <_svfprintf_r+0x7c0>
  4038d2:	2b01      	cmp	r3, #1
  4038d4:	d01f      	beq.n	403916 <_svfprintf_r+0x74e>
  4038d6:	2b02      	cmp	r3, #2
  4038d8:	f10d 03c7 	add.w	r3, sp, #199	; 0xc7
  4038dc:	d041      	beq.n	403962 <_svfprintf_r+0x79a>
  4038de:	08e1      	lsrs	r1, r4, #3
  4038e0:	ea41 7045 	orr.w	r0, r1, r5, lsl #29
  4038e4:	08e9      	lsrs	r1, r5, #3
  4038e6:	f004 0207 	and.w	r2, r4, #7
  4038ea:	9014      	str	r0, [sp, #80]	; 0x50
  4038ec:	9115      	str	r1, [sp, #84]	; 0x54
  4038ee:	3230      	adds	r2, #48	; 0x30
  4038f0:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  4038f4:	ea54 0005 	orrs.w	r0, r4, r5
  4038f8:	9307      	str	r3, [sp, #28]
  4038fa:	701a      	strb	r2, [r3, #0]
  4038fc:	f103 33ff 	add.w	r3, r3, #4294967295
  403900:	d1ed      	bne.n	4038de <_svfprintf_r+0x716>
  403902:	07f8      	lsls	r0, r7, #31
  403904:	9907      	ldr	r1, [sp, #28]
  403906:	d54c      	bpl.n	4039a2 <_svfprintf_r+0x7da>
  403908:	2a30      	cmp	r2, #48	; 0x30
  40390a:	d04a      	beq.n	4039a2 <_svfprintf_r+0x7da>
  40390c:	9307      	str	r3, [sp, #28]
  40390e:	2330      	movs	r3, #48	; 0x30
  403910:	f801 3c01 	strb.w	r3, [r1, #-1]
  403914:	e045      	b.n	4039a2 <_svfprintf_r+0x7da>
  403916:	2d00      	cmp	r5, #0
  403918:	bf08      	it	eq
  40391a:	2c0a      	cmpeq	r4, #10
  40391c:	d205      	bcs.n	40392a <_svfprintf_r+0x762>
  40391e:	3430      	adds	r4, #48	; 0x30
  403920:	f88d 40c7 	strb.w	r4, [sp, #199]	; 0xc7
  403924:	f10d 04c7 	add.w	r4, sp, #199	; 0xc7
  403928:	e03a      	b.n	4039a0 <_svfprintf_r+0x7d8>
  40392a:	f10d 00c7 	add.w	r0, sp, #199	; 0xc7
  40392e:	900a      	str	r0, [sp, #40]	; 0x28
  403930:	990a      	ldr	r1, [sp, #40]	; 0x28
  403932:	4620      	mov	r0, r4
  403934:	9107      	str	r1, [sp, #28]
  403936:	220a      	movs	r2, #10
  403938:	4629      	mov	r1, r5
  40393a:	2300      	movs	r3, #0
  40393c:	f004 fbb6 	bl	4080ac <__aeabi_uldivmod>
  403940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403942:	3230      	adds	r2, #48	; 0x30
  403944:	f803 2901 	strb.w	r2, [r3], #-1
  403948:	930a      	str	r3, [sp, #40]	; 0x28
  40394a:	4620      	mov	r0, r4
  40394c:	4629      	mov	r1, r5
  40394e:	220a      	movs	r2, #10
  403950:	2300      	movs	r3, #0
  403952:	f004 fbab 	bl	4080ac <__aeabi_uldivmod>
  403956:	4604      	mov	r4, r0
  403958:	460d      	mov	r5, r1
  40395a:	ea54 0005 	orrs.w	r0, r4, r5
  40395e:	d1e7      	bne.n	403930 <_svfprintf_r+0x768>
  403960:	e01f      	b.n	4039a2 <_svfprintf_r+0x7da>
  403962:	991b      	ldr	r1, [sp, #108]	; 0x6c
  403964:	f004 020f 	and.w	r2, r4, #15
  403968:	5c8a      	ldrb	r2, [r1, r2]
  40396a:	9307      	str	r3, [sp, #28]
  40396c:	f803 2901 	strb.w	r2, [r3], #-1
  403970:	0922      	lsrs	r2, r4, #4
  403972:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  403976:	0929      	lsrs	r1, r5, #4
  403978:	9016      	str	r0, [sp, #88]	; 0x58
  40397a:	9117      	str	r1, [sp, #92]	; 0x5c
  40397c:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  403980:	ea54 0205 	orrs.w	r2, r4, r5
  403984:	d1ed      	bne.n	403962 <_svfprintf_r+0x79a>
  403986:	e00c      	b.n	4039a2 <_svfprintf_r+0x7da>
  403988:	b933      	cbnz	r3, 403998 <_svfprintf_r+0x7d0>
  40398a:	07fb      	lsls	r3, r7, #31
  40398c:	d507      	bpl.n	40399e <_svfprintf_r+0x7d6>
  40398e:	ac42      	add	r4, sp, #264	; 0x108
  403990:	2330      	movs	r3, #48	; 0x30
  403992:	f804 3d41 	strb.w	r3, [r4, #-65]!
  403996:	e003      	b.n	4039a0 <_svfprintf_r+0x7d8>
  403998:	ad32      	add	r5, sp, #200	; 0xc8
  40399a:	9507      	str	r5, [sp, #28]
  40399c:	e001      	b.n	4039a2 <_svfprintf_r+0x7da>
  40399e:	ac32      	add	r4, sp, #200	; 0xc8
  4039a0:	9407      	str	r4, [sp, #28]
  4039a2:	9c07      	ldr	r4, [sp, #28]
  4039a4:	464d      	mov	r5, r9
  4039a6:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4039aa:	ebc4 0909 	rsb	r9, r4, r9
  4039ae:	2400      	movs	r4, #0
  4039b0:	e012      	b.n	4039d8 <_svfprintf_r+0x810>
  4039b2:	9d08      	ldr	r5, [sp, #32]
  4039b4:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4039b8:	2d00      	cmp	r5, #0
  4039ba:	f000 8389 	beq.w	4040d0 <_svfprintf_r+0xf08>
  4039be:	f88d 50a0 	strb.w	r5, [sp, #160]	; 0xa0
  4039c2:	2500      	movs	r5, #0
  4039c4:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  4039c8:	a828      	add	r0, sp, #160	; 0xa0
  4039ca:	f04f 0901 	mov.w	r9, #1
  4039ce:	462c      	mov	r4, r5
  4039d0:	9007      	str	r0, [sp, #28]
  4039d2:	e001      	b.n	4039d8 <_svfprintf_r+0x810>
  4039d4:	4605      	mov	r5, r0
  4039d6:	462c      	mov	r4, r5
  4039d8:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  4039dc:	45a9      	cmp	r9, r5
  4039de:	bfac      	ite	ge
  4039e0:	4649      	movge	r1, r9
  4039e2:	4629      	movlt	r1, r5
  4039e4:	910a      	str	r1, [sp, #40]	; 0x28
  4039e6:	b10b      	cbz	r3, 4039ec <_svfprintf_r+0x824>
  4039e8:	3101      	adds	r1, #1
  4039ea:	910a      	str	r1, [sp, #40]	; 0x28
  4039ec:	f017 0302 	ands.w	r3, r7, #2
  4039f0:	9311      	str	r3, [sp, #68]	; 0x44
  4039f2:	d002      	beq.n	4039fa <_svfprintf_r+0x832>
  4039f4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4039f6:	3002      	adds	r0, #2
  4039f8:	900a      	str	r0, [sp, #40]	; 0x28
  4039fa:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  4039fe:	9319      	str	r3, [sp, #100]	; 0x64
  403a00:	d141      	bne.n	403a86 <_svfprintf_r+0x8be>
  403a02:	980e      	ldr	r0, [sp, #56]	; 0x38
  403a04:	990a      	ldr	r1, [sp, #40]	; 0x28
  403a06:	ebc1 0c00 	rsb	ip, r1, r0
  403a0a:	f1bc 0f00 	cmp.w	ip, #0
  403a0e:	dd3a      	ble.n	403a86 <_svfprintf_r+0x8be>
  403a10:	4b17      	ldr	r3, [pc, #92]	; (403a70 <_svfprintf_r+0x8a8>)
  403a12:	f1bc 0f10 	cmp.w	ip, #16
  403a16:	6033      	str	r3, [r6, #0]
  403a18:	dd1b      	ble.n	403a52 <_svfprintf_r+0x88a>
  403a1a:	2310      	movs	r3, #16
  403a1c:	6073      	str	r3, [r6, #4]
  403a1e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a20:	3310      	adds	r3, #16
  403a22:	9327      	str	r3, [sp, #156]	; 0x9c
  403a24:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a26:	3301      	adds	r3, #1
  403a28:	2b07      	cmp	r3, #7
  403a2a:	9326      	str	r3, [sp, #152]	; 0x98
  403a2c:	dc01      	bgt.n	403a32 <_svfprintf_r+0x86a>
  403a2e:	3608      	adds	r6, #8
  403a30:	e00c      	b.n	403a4c <_svfprintf_r+0x884>
  403a32:	4650      	mov	r0, sl
  403a34:	4659      	mov	r1, fp
  403a36:	aa25      	add	r2, sp, #148	; 0x94
  403a38:	f8cd c018 	str.w	ip, [sp, #24]
  403a3c:	f003 fc48 	bl	4072d0 <__ssprint_r>
  403a40:	f8dd c018 	ldr.w	ip, [sp, #24]
  403a44:	2800      	cmp	r0, #0
  403a46:	f040 834a 	bne.w	4040de <_svfprintf_r+0xf16>
  403a4a:	ae32      	add	r6, sp, #200	; 0xc8
  403a4c:	f1ac 0c10 	sub.w	ip, ip, #16
  403a50:	e7de      	b.n	403a10 <_svfprintf_r+0x848>
  403a52:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a54:	f8c6 c004 	str.w	ip, [r6, #4]
  403a58:	4463      	add	r3, ip
  403a5a:	9327      	str	r3, [sp, #156]	; 0x9c
  403a5c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a5e:	3301      	adds	r3, #1
  403a60:	2b07      	cmp	r3, #7
  403a62:	9326      	str	r3, [sp, #152]	; 0x98
  403a64:	dc06      	bgt.n	403a74 <_svfprintf_r+0x8ac>
  403a66:	3608      	adds	r6, #8
  403a68:	e00d      	b.n	403a86 <_svfprintf_r+0x8be>
  403a6a:	bf00      	nop
  403a6c:	00408edf 	.word	0x00408edf
  403a70:	00408e9e 	.word	0x00408e9e
  403a74:	4650      	mov	r0, sl
  403a76:	4659      	mov	r1, fp
  403a78:	aa25      	add	r2, sp, #148	; 0x94
  403a7a:	f003 fc29 	bl	4072d0 <__ssprint_r>
  403a7e:	2800      	cmp	r0, #0
  403a80:	f040 832d 	bne.w	4040de <_svfprintf_r+0xf16>
  403a84:	ae32      	add	r6, sp, #200	; 0xc8
  403a86:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  403a8a:	b1bb      	cbz	r3, 403abc <_svfprintf_r+0x8f4>
  403a8c:	f10d 0377 	add.w	r3, sp, #119	; 0x77
  403a90:	6033      	str	r3, [r6, #0]
  403a92:	2301      	movs	r3, #1
  403a94:	6073      	str	r3, [r6, #4]
  403a96:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a98:	3301      	adds	r3, #1
  403a9a:	9327      	str	r3, [sp, #156]	; 0x9c
  403a9c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a9e:	3301      	adds	r3, #1
  403aa0:	2b07      	cmp	r3, #7
  403aa2:	9326      	str	r3, [sp, #152]	; 0x98
  403aa4:	dc01      	bgt.n	403aaa <_svfprintf_r+0x8e2>
  403aa6:	3608      	adds	r6, #8
  403aa8:	e008      	b.n	403abc <_svfprintf_r+0x8f4>
  403aaa:	4650      	mov	r0, sl
  403aac:	4659      	mov	r1, fp
  403aae:	aa25      	add	r2, sp, #148	; 0x94
  403ab0:	f003 fc0e 	bl	4072d0 <__ssprint_r>
  403ab4:	2800      	cmp	r0, #0
  403ab6:	f040 8312 	bne.w	4040de <_svfprintf_r+0xf16>
  403aba:	ae32      	add	r6, sp, #200	; 0xc8
  403abc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403abe:	b1b3      	cbz	r3, 403aee <_svfprintf_r+0x926>
  403ac0:	ab1e      	add	r3, sp, #120	; 0x78
  403ac2:	6033      	str	r3, [r6, #0]
  403ac4:	2302      	movs	r3, #2
  403ac6:	6073      	str	r3, [r6, #4]
  403ac8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403aca:	3302      	adds	r3, #2
  403acc:	9327      	str	r3, [sp, #156]	; 0x9c
  403ace:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ad0:	3301      	adds	r3, #1
  403ad2:	2b07      	cmp	r3, #7
  403ad4:	9326      	str	r3, [sp, #152]	; 0x98
  403ad6:	dc01      	bgt.n	403adc <_svfprintf_r+0x914>
  403ad8:	3608      	adds	r6, #8
  403ada:	e008      	b.n	403aee <_svfprintf_r+0x926>
  403adc:	4650      	mov	r0, sl
  403ade:	4659      	mov	r1, fp
  403ae0:	aa25      	add	r2, sp, #148	; 0x94
  403ae2:	f003 fbf5 	bl	4072d0 <__ssprint_r>
  403ae6:	2800      	cmp	r0, #0
  403ae8:	f040 82f9 	bne.w	4040de <_svfprintf_r+0xf16>
  403aec:	ae32      	add	r6, sp, #200	; 0xc8
  403aee:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403af0:	2b80      	cmp	r3, #128	; 0x80
  403af2:	d13c      	bne.n	403b6e <_svfprintf_r+0x9a6>
  403af4:	980e      	ldr	r0, [sp, #56]	; 0x38
  403af6:	990a      	ldr	r1, [sp, #40]	; 0x28
  403af8:	ebc1 0c00 	rsb	ip, r1, r0
  403afc:	f1bc 0f00 	cmp.w	ip, #0
  403b00:	dd35      	ble.n	403b6e <_svfprintf_r+0x9a6>
  403b02:	4b9c      	ldr	r3, [pc, #624]	; (403d74 <_svfprintf_r+0xbac>)
  403b04:	f1bc 0f10 	cmp.w	ip, #16
  403b08:	6033      	str	r3, [r6, #0]
  403b0a:	dd1b      	ble.n	403b44 <_svfprintf_r+0x97c>
  403b0c:	2310      	movs	r3, #16
  403b0e:	6073      	str	r3, [r6, #4]
  403b10:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b12:	3310      	adds	r3, #16
  403b14:	9327      	str	r3, [sp, #156]	; 0x9c
  403b16:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b18:	3301      	adds	r3, #1
  403b1a:	2b07      	cmp	r3, #7
  403b1c:	9326      	str	r3, [sp, #152]	; 0x98
  403b1e:	dc01      	bgt.n	403b24 <_svfprintf_r+0x95c>
  403b20:	3608      	adds	r6, #8
  403b22:	e00c      	b.n	403b3e <_svfprintf_r+0x976>
  403b24:	4650      	mov	r0, sl
  403b26:	4659      	mov	r1, fp
  403b28:	aa25      	add	r2, sp, #148	; 0x94
  403b2a:	f8cd c018 	str.w	ip, [sp, #24]
  403b2e:	f003 fbcf 	bl	4072d0 <__ssprint_r>
  403b32:	f8dd c018 	ldr.w	ip, [sp, #24]
  403b36:	2800      	cmp	r0, #0
  403b38:	f040 82d1 	bne.w	4040de <_svfprintf_r+0xf16>
  403b3c:	ae32      	add	r6, sp, #200	; 0xc8
  403b3e:	f1ac 0c10 	sub.w	ip, ip, #16
  403b42:	e7de      	b.n	403b02 <_svfprintf_r+0x93a>
  403b44:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b46:	f8c6 c004 	str.w	ip, [r6, #4]
  403b4a:	4463      	add	r3, ip
  403b4c:	9327      	str	r3, [sp, #156]	; 0x9c
  403b4e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b50:	3301      	adds	r3, #1
  403b52:	2b07      	cmp	r3, #7
  403b54:	9326      	str	r3, [sp, #152]	; 0x98
  403b56:	dc01      	bgt.n	403b5c <_svfprintf_r+0x994>
  403b58:	3608      	adds	r6, #8
  403b5a:	e008      	b.n	403b6e <_svfprintf_r+0x9a6>
  403b5c:	4650      	mov	r0, sl
  403b5e:	4659      	mov	r1, fp
  403b60:	aa25      	add	r2, sp, #148	; 0x94
  403b62:	f003 fbb5 	bl	4072d0 <__ssprint_r>
  403b66:	2800      	cmp	r0, #0
  403b68:	f040 82b9 	bne.w	4040de <_svfprintf_r+0xf16>
  403b6c:	ae32      	add	r6, sp, #200	; 0xc8
  403b6e:	ebc9 0505 	rsb	r5, r9, r5
  403b72:	2d00      	cmp	r5, #0
  403b74:	dd2e      	ble.n	403bd4 <_svfprintf_r+0xa0c>
  403b76:	4b7f      	ldr	r3, [pc, #508]	; (403d74 <_svfprintf_r+0xbac>)
  403b78:	2d10      	cmp	r5, #16
  403b7a:	6033      	str	r3, [r6, #0]
  403b7c:	dd16      	ble.n	403bac <_svfprintf_r+0x9e4>
  403b7e:	2310      	movs	r3, #16
  403b80:	6073      	str	r3, [r6, #4]
  403b82:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b84:	3310      	adds	r3, #16
  403b86:	9327      	str	r3, [sp, #156]	; 0x9c
  403b88:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b8a:	3301      	adds	r3, #1
  403b8c:	2b07      	cmp	r3, #7
  403b8e:	9326      	str	r3, [sp, #152]	; 0x98
  403b90:	dc01      	bgt.n	403b96 <_svfprintf_r+0x9ce>
  403b92:	3608      	adds	r6, #8
  403b94:	e008      	b.n	403ba8 <_svfprintf_r+0x9e0>
  403b96:	4650      	mov	r0, sl
  403b98:	4659      	mov	r1, fp
  403b9a:	aa25      	add	r2, sp, #148	; 0x94
  403b9c:	f003 fb98 	bl	4072d0 <__ssprint_r>
  403ba0:	2800      	cmp	r0, #0
  403ba2:	f040 829c 	bne.w	4040de <_svfprintf_r+0xf16>
  403ba6:	ae32      	add	r6, sp, #200	; 0xc8
  403ba8:	3d10      	subs	r5, #16
  403baa:	e7e4      	b.n	403b76 <_svfprintf_r+0x9ae>
  403bac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403bae:	6075      	str	r5, [r6, #4]
  403bb0:	441d      	add	r5, r3
  403bb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bb4:	9527      	str	r5, [sp, #156]	; 0x9c
  403bb6:	3301      	adds	r3, #1
  403bb8:	2b07      	cmp	r3, #7
  403bba:	9326      	str	r3, [sp, #152]	; 0x98
  403bbc:	dc01      	bgt.n	403bc2 <_svfprintf_r+0x9fa>
  403bbe:	3608      	adds	r6, #8
  403bc0:	e008      	b.n	403bd4 <_svfprintf_r+0xa0c>
  403bc2:	4650      	mov	r0, sl
  403bc4:	4659      	mov	r1, fp
  403bc6:	aa25      	add	r2, sp, #148	; 0x94
  403bc8:	f003 fb82 	bl	4072d0 <__ssprint_r>
  403bcc:	2800      	cmp	r0, #0
  403bce:	f040 8286 	bne.w	4040de <_svfprintf_r+0xf16>
  403bd2:	ae32      	add	r6, sp, #200	; 0xc8
  403bd4:	05fd      	lsls	r5, r7, #23
  403bd6:	d405      	bmi.n	403be4 <_svfprintf_r+0xa1c>
  403bd8:	9c07      	ldr	r4, [sp, #28]
  403bda:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403bdc:	e886 0210 	stmia.w	r6, {r4, r9}
  403be0:	444b      	add	r3, r9
  403be2:	e0da      	b.n	403d9a <_svfprintf_r+0xbd2>
  403be4:	9d08      	ldr	r5, [sp, #32]
  403be6:	2d65      	cmp	r5, #101	; 0x65
  403be8:	f340 81a7 	ble.w	403f3a <_svfprintf_r+0xd72>
  403bec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403bf0:	2200      	movs	r2, #0
  403bf2:	2300      	movs	r3, #0
  403bf4:	f004 fa00 	bl	407ff8 <__aeabi_dcmpeq>
  403bf8:	2800      	cmp	r0, #0
  403bfa:	d059      	beq.n	403cb0 <_svfprintf_r+0xae8>
  403bfc:	4b5e      	ldr	r3, [pc, #376]	; (403d78 <_svfprintf_r+0xbb0>)
  403bfe:	6033      	str	r3, [r6, #0]
  403c00:	2301      	movs	r3, #1
  403c02:	6073      	str	r3, [r6, #4]
  403c04:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403c06:	3301      	adds	r3, #1
  403c08:	9327      	str	r3, [sp, #156]	; 0x9c
  403c0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c0c:	3301      	adds	r3, #1
  403c0e:	2b07      	cmp	r3, #7
  403c10:	9326      	str	r3, [sp, #152]	; 0x98
  403c12:	dc01      	bgt.n	403c18 <_svfprintf_r+0xa50>
  403c14:	3608      	adds	r6, #8
  403c16:	e008      	b.n	403c2a <_svfprintf_r+0xa62>
  403c18:	4650      	mov	r0, sl
  403c1a:	4659      	mov	r1, fp
  403c1c:	aa25      	add	r2, sp, #148	; 0x94
  403c1e:	f003 fb57 	bl	4072d0 <__ssprint_r>
  403c22:	2800      	cmp	r0, #0
  403c24:	f040 825b 	bne.w	4040de <_svfprintf_r+0xf16>
  403c28:	ae32      	add	r6, sp, #200	; 0xc8
  403c2a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403c2c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403c2e:	42a3      	cmp	r3, r4
  403c30:	db02      	blt.n	403c38 <_svfprintf_r+0xa70>
  403c32:	07fc      	lsls	r4, r7, #31
  403c34:	f140 8202 	bpl.w	40403c <_svfprintf_r+0xe74>
  403c38:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403c3a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403c3c:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403c3e:	4423      	add	r3, r4
  403c40:	9327      	str	r3, [sp, #156]	; 0x9c
  403c42:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c44:	6035      	str	r5, [r6, #0]
  403c46:	3301      	adds	r3, #1
  403c48:	2b07      	cmp	r3, #7
  403c4a:	6074      	str	r4, [r6, #4]
  403c4c:	9326      	str	r3, [sp, #152]	; 0x98
  403c4e:	dc01      	bgt.n	403c54 <_svfprintf_r+0xa8c>
  403c50:	3608      	adds	r6, #8
  403c52:	e008      	b.n	403c66 <_svfprintf_r+0xa9e>
  403c54:	4650      	mov	r0, sl
  403c56:	4659      	mov	r1, fp
  403c58:	aa25      	add	r2, sp, #148	; 0x94
  403c5a:	f003 fb39 	bl	4072d0 <__ssprint_r>
  403c5e:	2800      	cmp	r0, #0
  403c60:	f040 823d 	bne.w	4040de <_svfprintf_r+0xf16>
  403c64:	ae32      	add	r6, sp, #200	; 0xc8
  403c66:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403c68:	1e6c      	subs	r4, r5, #1
  403c6a:	2c00      	cmp	r4, #0
  403c6c:	f340 81e6 	ble.w	40403c <_svfprintf_r+0xe74>
  403c70:	4b40      	ldr	r3, [pc, #256]	; (403d74 <_svfprintf_r+0xbac>)
  403c72:	2c10      	cmp	r4, #16
  403c74:	6033      	str	r3, [r6, #0]
  403c76:	dd16      	ble.n	403ca6 <_svfprintf_r+0xade>
  403c78:	2310      	movs	r3, #16
  403c7a:	6073      	str	r3, [r6, #4]
  403c7c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403c7e:	3310      	adds	r3, #16
  403c80:	9327      	str	r3, [sp, #156]	; 0x9c
  403c82:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c84:	3301      	adds	r3, #1
  403c86:	2b07      	cmp	r3, #7
  403c88:	9326      	str	r3, [sp, #152]	; 0x98
  403c8a:	dc01      	bgt.n	403c90 <_svfprintf_r+0xac8>
  403c8c:	3608      	adds	r6, #8
  403c8e:	e008      	b.n	403ca2 <_svfprintf_r+0xada>
  403c90:	4650      	mov	r0, sl
  403c92:	4659      	mov	r1, fp
  403c94:	aa25      	add	r2, sp, #148	; 0x94
  403c96:	f003 fb1b 	bl	4072d0 <__ssprint_r>
  403c9a:	2800      	cmp	r0, #0
  403c9c:	f040 821f 	bne.w	4040de <_svfprintf_r+0xf16>
  403ca0:	ae32      	add	r6, sp, #200	; 0xc8
  403ca2:	3c10      	subs	r4, #16
  403ca4:	e7e4      	b.n	403c70 <_svfprintf_r+0xaa8>
  403ca6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ca8:	6074      	str	r4, [r6, #4]
  403caa:	441c      	add	r4, r3
  403cac:	9427      	str	r4, [sp, #156]	; 0x9c
  403cae:	e134      	b.n	403f1a <_svfprintf_r+0xd52>
  403cb0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403cb2:	2b00      	cmp	r3, #0
  403cb4:	dc73      	bgt.n	403d9e <_svfprintf_r+0xbd6>
  403cb6:	4b30      	ldr	r3, [pc, #192]	; (403d78 <_svfprintf_r+0xbb0>)
  403cb8:	6033      	str	r3, [r6, #0]
  403cba:	2301      	movs	r3, #1
  403cbc:	6073      	str	r3, [r6, #4]
  403cbe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403cc0:	3301      	adds	r3, #1
  403cc2:	9327      	str	r3, [sp, #156]	; 0x9c
  403cc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cc6:	3301      	adds	r3, #1
  403cc8:	2b07      	cmp	r3, #7
  403cca:	9326      	str	r3, [sp, #152]	; 0x98
  403ccc:	dc01      	bgt.n	403cd2 <_svfprintf_r+0xb0a>
  403cce:	3608      	adds	r6, #8
  403cd0:	e008      	b.n	403ce4 <_svfprintf_r+0xb1c>
  403cd2:	4650      	mov	r0, sl
  403cd4:	4659      	mov	r1, fp
  403cd6:	aa25      	add	r2, sp, #148	; 0x94
  403cd8:	f003 fafa 	bl	4072d0 <__ssprint_r>
  403cdc:	2800      	cmp	r0, #0
  403cde:	f040 81fe 	bne.w	4040de <_svfprintf_r+0xf16>
  403ce2:	ae32      	add	r6, sp, #200	; 0xc8
  403ce4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403ce6:	b923      	cbnz	r3, 403cf2 <_svfprintf_r+0xb2a>
  403ce8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403cea:	b914      	cbnz	r4, 403cf2 <_svfprintf_r+0xb2a>
  403cec:	07f8      	lsls	r0, r7, #31
  403cee:	f140 81a5 	bpl.w	40403c <_svfprintf_r+0xe74>
  403cf2:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403cf4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403cf6:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403cf8:	4423      	add	r3, r4
  403cfa:	9327      	str	r3, [sp, #156]	; 0x9c
  403cfc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cfe:	6035      	str	r5, [r6, #0]
  403d00:	3301      	adds	r3, #1
  403d02:	2b07      	cmp	r3, #7
  403d04:	6074      	str	r4, [r6, #4]
  403d06:	9326      	str	r3, [sp, #152]	; 0x98
  403d08:	dc01      	bgt.n	403d0e <_svfprintf_r+0xb46>
  403d0a:	3608      	adds	r6, #8
  403d0c:	e008      	b.n	403d20 <_svfprintf_r+0xb58>
  403d0e:	4650      	mov	r0, sl
  403d10:	4659      	mov	r1, fp
  403d12:	aa25      	add	r2, sp, #148	; 0x94
  403d14:	f003 fadc 	bl	4072d0 <__ssprint_r>
  403d18:	2800      	cmp	r0, #0
  403d1a:	f040 81e0 	bne.w	4040de <_svfprintf_r+0xf16>
  403d1e:	ae32      	add	r6, sp, #200	; 0xc8
  403d20:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  403d22:	4264      	negs	r4, r4
  403d24:	2c00      	cmp	r4, #0
  403d26:	dd32      	ble.n	403d8e <_svfprintf_r+0xbc6>
  403d28:	4b12      	ldr	r3, [pc, #72]	; (403d74 <_svfprintf_r+0xbac>)
  403d2a:	2c10      	cmp	r4, #16
  403d2c:	6033      	str	r3, [r6, #0]
  403d2e:	dd16      	ble.n	403d5e <_svfprintf_r+0xb96>
  403d30:	2310      	movs	r3, #16
  403d32:	6073      	str	r3, [r6, #4]
  403d34:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403d36:	3310      	adds	r3, #16
  403d38:	9327      	str	r3, [sp, #156]	; 0x9c
  403d3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d3c:	3301      	adds	r3, #1
  403d3e:	2b07      	cmp	r3, #7
  403d40:	9326      	str	r3, [sp, #152]	; 0x98
  403d42:	dc01      	bgt.n	403d48 <_svfprintf_r+0xb80>
  403d44:	3608      	adds	r6, #8
  403d46:	e008      	b.n	403d5a <_svfprintf_r+0xb92>
  403d48:	4650      	mov	r0, sl
  403d4a:	4659      	mov	r1, fp
  403d4c:	aa25      	add	r2, sp, #148	; 0x94
  403d4e:	f003 fabf 	bl	4072d0 <__ssprint_r>
  403d52:	2800      	cmp	r0, #0
  403d54:	f040 81c3 	bne.w	4040de <_svfprintf_r+0xf16>
  403d58:	ae32      	add	r6, sp, #200	; 0xc8
  403d5a:	3c10      	subs	r4, #16
  403d5c:	e7e4      	b.n	403d28 <_svfprintf_r+0xb60>
  403d5e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403d60:	6074      	str	r4, [r6, #4]
  403d62:	441c      	add	r4, r3
  403d64:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d66:	9427      	str	r4, [sp, #156]	; 0x9c
  403d68:	3301      	adds	r3, #1
  403d6a:	2b07      	cmp	r3, #7
  403d6c:	9326      	str	r3, [sp, #152]	; 0x98
  403d6e:	dc05      	bgt.n	403d7c <_svfprintf_r+0xbb4>
  403d70:	3608      	adds	r6, #8
  403d72:	e00c      	b.n	403d8e <_svfprintf_r+0xbc6>
  403d74:	00408eae 	.word	0x00408eae
  403d78:	00408ef0 	.word	0x00408ef0
  403d7c:	4650      	mov	r0, sl
  403d7e:	4659      	mov	r1, fp
  403d80:	aa25      	add	r2, sp, #148	; 0x94
  403d82:	f003 faa5 	bl	4072d0 <__ssprint_r>
  403d86:	2800      	cmp	r0, #0
  403d88:	f040 81a9 	bne.w	4040de <_svfprintf_r+0xf16>
  403d8c:	ae32      	add	r6, sp, #200	; 0xc8
  403d8e:	9d07      	ldr	r5, [sp, #28]
  403d90:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403d92:	6035      	str	r5, [r6, #0]
  403d94:	6074      	str	r4, [r6, #4]
  403d96:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403d98:	4423      	add	r3, r4
  403d9a:	9327      	str	r3, [sp, #156]	; 0x9c
  403d9c:	e0bd      	b.n	403f1a <_svfprintf_r+0xd52>
  403d9e:	9809      	ldr	r0, [sp, #36]	; 0x24
  403da0:	9d07      	ldr	r5, [sp, #28]
  403da2:	4681      	mov	r9, r0
  403da4:	45a1      	cmp	r9, r4
  403da6:	bfa8      	it	ge
  403da8:	46a1      	movge	r9, r4
  403daa:	f1b9 0f00 	cmp.w	r9, #0
  403dae:	4405      	add	r5, r0
  403db0:	dd15      	ble.n	403dde <_svfprintf_r+0xc16>
  403db2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403db4:	9907      	ldr	r1, [sp, #28]
  403db6:	444b      	add	r3, r9
  403db8:	9327      	str	r3, [sp, #156]	; 0x9c
  403dba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403dbc:	e886 0202 	stmia.w	r6, {r1, r9}
  403dc0:	3301      	adds	r3, #1
  403dc2:	2b07      	cmp	r3, #7
  403dc4:	9326      	str	r3, [sp, #152]	; 0x98
  403dc6:	dc01      	bgt.n	403dcc <_svfprintf_r+0xc04>
  403dc8:	3608      	adds	r6, #8
  403dca:	e008      	b.n	403dde <_svfprintf_r+0xc16>
  403dcc:	4650      	mov	r0, sl
  403dce:	4659      	mov	r1, fp
  403dd0:	aa25      	add	r2, sp, #148	; 0x94
  403dd2:	f003 fa7d 	bl	4072d0 <__ssprint_r>
  403dd6:	2800      	cmp	r0, #0
  403dd8:	f040 8181 	bne.w	4040de <_svfprintf_r+0xf16>
  403ddc:	ae32      	add	r6, sp, #200	; 0xc8
  403dde:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
  403de2:	ebc9 0904 	rsb	r9, r9, r4
  403de6:	f1b9 0f00 	cmp.w	r9, #0
  403dea:	dd31      	ble.n	403e50 <_svfprintf_r+0xc88>
  403dec:	4b9a      	ldr	r3, [pc, #616]	; (404058 <_svfprintf_r+0xe90>)
  403dee:	f1b9 0f10 	cmp.w	r9, #16
  403df2:	6033      	str	r3, [r6, #0]
  403df4:	dd17      	ble.n	403e26 <_svfprintf_r+0xc5e>
  403df6:	2310      	movs	r3, #16
  403df8:	6073      	str	r3, [r6, #4]
  403dfa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403dfc:	3310      	adds	r3, #16
  403dfe:	9327      	str	r3, [sp, #156]	; 0x9c
  403e00:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e02:	3301      	adds	r3, #1
  403e04:	2b07      	cmp	r3, #7
  403e06:	9326      	str	r3, [sp, #152]	; 0x98
  403e08:	dc01      	bgt.n	403e0e <_svfprintf_r+0xc46>
  403e0a:	3608      	adds	r6, #8
  403e0c:	e008      	b.n	403e20 <_svfprintf_r+0xc58>
  403e0e:	4650      	mov	r0, sl
  403e10:	4659      	mov	r1, fp
  403e12:	aa25      	add	r2, sp, #148	; 0x94
  403e14:	f003 fa5c 	bl	4072d0 <__ssprint_r>
  403e18:	2800      	cmp	r0, #0
  403e1a:	f040 8160 	bne.w	4040de <_svfprintf_r+0xf16>
  403e1e:	ae32      	add	r6, sp, #200	; 0xc8
  403e20:	f1a9 0910 	sub.w	r9, r9, #16
  403e24:	e7e2      	b.n	403dec <_svfprintf_r+0xc24>
  403e26:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403e28:	f8c6 9004 	str.w	r9, [r6, #4]
  403e2c:	444b      	add	r3, r9
  403e2e:	9327      	str	r3, [sp, #156]	; 0x9c
  403e30:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e32:	3301      	adds	r3, #1
  403e34:	2b07      	cmp	r3, #7
  403e36:	9326      	str	r3, [sp, #152]	; 0x98
  403e38:	dc01      	bgt.n	403e3e <_svfprintf_r+0xc76>
  403e3a:	3608      	adds	r6, #8
  403e3c:	e008      	b.n	403e50 <_svfprintf_r+0xc88>
  403e3e:	4650      	mov	r0, sl
  403e40:	4659      	mov	r1, fp
  403e42:	aa25      	add	r2, sp, #148	; 0x94
  403e44:	f003 fa44 	bl	4072d0 <__ssprint_r>
  403e48:	2800      	cmp	r0, #0
  403e4a:	f040 8148 	bne.w	4040de <_svfprintf_r+0xf16>
  403e4e:	ae32      	add	r6, sp, #200	; 0xc8
  403e50:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403e52:	9809      	ldr	r0, [sp, #36]	; 0x24
  403e54:	9a07      	ldr	r2, [sp, #28]
  403e56:	4283      	cmp	r3, r0
  403e58:	4414      	add	r4, r2
  403e5a:	db01      	blt.n	403e60 <_svfprintf_r+0xc98>
  403e5c:	07f9      	lsls	r1, r7, #31
  403e5e:	d516      	bpl.n	403e8e <_svfprintf_r+0xcc6>
  403e60:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403e62:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403e64:	9918      	ldr	r1, [sp, #96]	; 0x60
  403e66:	4413      	add	r3, r2
  403e68:	9327      	str	r3, [sp, #156]	; 0x9c
  403e6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e6c:	6031      	str	r1, [r6, #0]
  403e6e:	3301      	adds	r3, #1
  403e70:	2b07      	cmp	r3, #7
  403e72:	6072      	str	r2, [r6, #4]
  403e74:	9326      	str	r3, [sp, #152]	; 0x98
  403e76:	dc01      	bgt.n	403e7c <_svfprintf_r+0xcb4>
  403e78:	3608      	adds	r6, #8
  403e7a:	e008      	b.n	403e8e <_svfprintf_r+0xcc6>
  403e7c:	4650      	mov	r0, sl
  403e7e:	4659      	mov	r1, fp
  403e80:	aa25      	add	r2, sp, #148	; 0x94
  403e82:	f003 fa25 	bl	4072d0 <__ssprint_r>
  403e86:	2800      	cmp	r0, #0
  403e88:	f040 8129 	bne.w	4040de <_svfprintf_r+0xf16>
  403e8c:	ae32      	add	r6, sp, #200	; 0xc8
  403e8e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403e90:	9809      	ldr	r0, [sp, #36]	; 0x24
  403e92:	1b2d      	subs	r5, r5, r4
  403e94:	1ac3      	subs	r3, r0, r3
  403e96:	429d      	cmp	r5, r3
  403e98:	bfa8      	it	ge
  403e9a:	461d      	movge	r5, r3
  403e9c:	2d00      	cmp	r5, #0
  403e9e:	dd14      	ble.n	403eca <_svfprintf_r+0xd02>
  403ea0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ea2:	e886 0030 	stmia.w	r6, {r4, r5}
  403ea6:	442b      	add	r3, r5
  403ea8:	9327      	str	r3, [sp, #156]	; 0x9c
  403eaa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403eac:	3301      	adds	r3, #1
  403eae:	2b07      	cmp	r3, #7
  403eb0:	9326      	str	r3, [sp, #152]	; 0x98
  403eb2:	dc01      	bgt.n	403eb8 <_svfprintf_r+0xcf0>
  403eb4:	3608      	adds	r6, #8
  403eb6:	e008      	b.n	403eca <_svfprintf_r+0xd02>
  403eb8:	4650      	mov	r0, sl
  403eba:	4659      	mov	r1, fp
  403ebc:	aa25      	add	r2, sp, #148	; 0x94
  403ebe:	f003 fa07 	bl	4072d0 <__ssprint_r>
  403ec2:	2800      	cmp	r0, #0
  403ec4:	f040 810b 	bne.w	4040de <_svfprintf_r+0xf16>
  403ec8:	ae32      	add	r6, sp, #200	; 0xc8
  403eca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403ecc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403ece:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  403ed2:	1ae3      	subs	r3, r4, r3
  403ed4:	1b5d      	subs	r5, r3, r5
  403ed6:	2d00      	cmp	r5, #0
  403ed8:	f340 80b0 	ble.w	40403c <_svfprintf_r+0xe74>
  403edc:	4b5e      	ldr	r3, [pc, #376]	; (404058 <_svfprintf_r+0xe90>)
  403ede:	2d10      	cmp	r5, #16
  403ee0:	6033      	str	r3, [r6, #0]
  403ee2:	dd16      	ble.n	403f12 <_svfprintf_r+0xd4a>
  403ee4:	2310      	movs	r3, #16
  403ee6:	6073      	str	r3, [r6, #4]
  403ee8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403eea:	3310      	adds	r3, #16
  403eec:	9327      	str	r3, [sp, #156]	; 0x9c
  403eee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ef0:	3301      	adds	r3, #1
  403ef2:	2b07      	cmp	r3, #7
  403ef4:	9326      	str	r3, [sp, #152]	; 0x98
  403ef6:	dc01      	bgt.n	403efc <_svfprintf_r+0xd34>
  403ef8:	3608      	adds	r6, #8
  403efa:	e008      	b.n	403f0e <_svfprintf_r+0xd46>
  403efc:	4650      	mov	r0, sl
  403efe:	4659      	mov	r1, fp
  403f00:	aa25      	add	r2, sp, #148	; 0x94
  403f02:	f003 f9e5 	bl	4072d0 <__ssprint_r>
  403f06:	2800      	cmp	r0, #0
  403f08:	f040 80e9 	bne.w	4040de <_svfprintf_r+0xf16>
  403f0c:	ae32      	add	r6, sp, #200	; 0xc8
  403f0e:	3d10      	subs	r5, #16
  403f10:	e7e4      	b.n	403edc <_svfprintf_r+0xd14>
  403f12:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403f14:	6075      	str	r5, [r6, #4]
  403f16:	441d      	add	r5, r3
  403f18:	9527      	str	r5, [sp, #156]	; 0x9c
  403f1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f1c:	3301      	adds	r3, #1
  403f1e:	2b07      	cmp	r3, #7
  403f20:	9326      	str	r3, [sp, #152]	; 0x98
  403f22:	f340 808a 	ble.w	40403a <_svfprintf_r+0xe72>
  403f26:	4650      	mov	r0, sl
  403f28:	4659      	mov	r1, fp
  403f2a:	aa25      	add	r2, sp, #148	; 0x94
  403f2c:	f003 f9d0 	bl	4072d0 <__ssprint_r>
  403f30:	2800      	cmp	r0, #0
  403f32:	f040 80d4 	bne.w	4040de <_svfprintf_r+0xf16>
  403f36:	ae32      	add	r6, sp, #200	; 0xc8
  403f38:	e080      	b.n	40403c <_svfprintf_r+0xe74>
  403f3a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403f3c:	2d01      	cmp	r5, #1
  403f3e:	dc01      	bgt.n	403f44 <_svfprintf_r+0xd7c>
  403f40:	07fa      	lsls	r2, r7, #31
  403f42:	d56d      	bpl.n	404020 <_svfprintf_r+0xe58>
  403f44:	2301      	movs	r3, #1
  403f46:	6073      	str	r3, [r6, #4]
  403f48:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403f4a:	9c07      	ldr	r4, [sp, #28]
  403f4c:	3301      	adds	r3, #1
  403f4e:	9327      	str	r3, [sp, #156]	; 0x9c
  403f50:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f52:	6034      	str	r4, [r6, #0]
  403f54:	3301      	adds	r3, #1
  403f56:	2b07      	cmp	r3, #7
  403f58:	9326      	str	r3, [sp, #152]	; 0x98
  403f5a:	dc01      	bgt.n	403f60 <_svfprintf_r+0xd98>
  403f5c:	3608      	adds	r6, #8
  403f5e:	e008      	b.n	403f72 <_svfprintf_r+0xdaa>
  403f60:	4650      	mov	r0, sl
  403f62:	4659      	mov	r1, fp
  403f64:	aa25      	add	r2, sp, #148	; 0x94
  403f66:	f003 f9b3 	bl	4072d0 <__ssprint_r>
  403f6a:	2800      	cmp	r0, #0
  403f6c:	f040 80b7 	bne.w	4040de <_svfprintf_r+0xf16>
  403f70:	ae32      	add	r6, sp, #200	; 0xc8
  403f72:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403f74:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403f76:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403f78:	4423      	add	r3, r4
  403f7a:	9327      	str	r3, [sp, #156]	; 0x9c
  403f7c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f7e:	6035      	str	r5, [r6, #0]
  403f80:	3301      	adds	r3, #1
  403f82:	2b07      	cmp	r3, #7
  403f84:	6074      	str	r4, [r6, #4]
  403f86:	9326      	str	r3, [sp, #152]	; 0x98
  403f88:	dc01      	bgt.n	403f8e <_svfprintf_r+0xdc6>
  403f8a:	3608      	adds	r6, #8
  403f8c:	e008      	b.n	403fa0 <_svfprintf_r+0xdd8>
  403f8e:	4650      	mov	r0, sl
  403f90:	4659      	mov	r1, fp
  403f92:	aa25      	add	r2, sp, #148	; 0x94
  403f94:	f003 f99c 	bl	4072d0 <__ssprint_r>
  403f98:	2800      	cmp	r0, #0
  403f9a:	f040 80a0 	bne.w	4040de <_svfprintf_r+0xf16>
  403f9e:	ae32      	add	r6, sp, #200	; 0xc8
  403fa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403fa4:	2200      	movs	r2, #0
  403fa6:	2300      	movs	r3, #0
  403fa8:	f004 f826 	bl	407ff8 <__aeabi_dcmpeq>
  403fac:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403fae:	1e6c      	subs	r4, r5, #1
  403fb0:	b940      	cbnz	r0, 403fc4 <_svfprintf_r+0xdfc>
  403fb2:	9d07      	ldr	r5, [sp, #28]
  403fb4:	1c6b      	adds	r3, r5, #1
  403fb6:	e886 0018 	stmia.w	r6, {r3, r4}
  403fba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403fbc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403fbe:	3b01      	subs	r3, #1
  403fc0:	4423      	add	r3, r4
  403fc2:	e033      	b.n	40402c <_svfprintf_r+0xe64>
  403fc4:	2c00      	cmp	r4, #0
  403fc6:	dd34      	ble.n	404032 <_svfprintf_r+0xe6a>
  403fc8:	4b23      	ldr	r3, [pc, #140]	; (404058 <_svfprintf_r+0xe90>)
  403fca:	2c10      	cmp	r4, #16
  403fcc:	6033      	str	r3, [r6, #0]
  403fce:	dd15      	ble.n	403ffc <_svfprintf_r+0xe34>
  403fd0:	2310      	movs	r3, #16
  403fd2:	6073      	str	r3, [r6, #4]
  403fd4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403fd6:	3310      	adds	r3, #16
  403fd8:	9327      	str	r3, [sp, #156]	; 0x9c
  403fda:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fdc:	3301      	adds	r3, #1
  403fde:	2b07      	cmp	r3, #7
  403fe0:	9326      	str	r3, [sp, #152]	; 0x98
  403fe2:	dc01      	bgt.n	403fe8 <_svfprintf_r+0xe20>
  403fe4:	3608      	adds	r6, #8
  403fe6:	e007      	b.n	403ff8 <_svfprintf_r+0xe30>
  403fe8:	4650      	mov	r0, sl
  403fea:	4659      	mov	r1, fp
  403fec:	aa25      	add	r2, sp, #148	; 0x94
  403fee:	f003 f96f 	bl	4072d0 <__ssprint_r>
  403ff2:	2800      	cmp	r0, #0
  403ff4:	d173      	bne.n	4040de <_svfprintf_r+0xf16>
  403ff6:	ae32      	add	r6, sp, #200	; 0xc8
  403ff8:	3c10      	subs	r4, #16
  403ffa:	e7e5      	b.n	403fc8 <_svfprintf_r+0xe00>
  403ffc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ffe:	6074      	str	r4, [r6, #4]
  404000:	441c      	add	r4, r3
  404002:	9427      	str	r4, [sp, #156]	; 0x9c
  404004:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404006:	3301      	adds	r3, #1
  404008:	2b07      	cmp	r3, #7
  40400a:	9326      	str	r3, [sp, #152]	; 0x98
  40400c:	dd10      	ble.n	404030 <_svfprintf_r+0xe68>
  40400e:	4650      	mov	r0, sl
  404010:	4659      	mov	r1, fp
  404012:	aa25      	add	r2, sp, #148	; 0x94
  404014:	f003 f95c 	bl	4072d0 <__ssprint_r>
  404018:	2800      	cmp	r0, #0
  40401a:	d160      	bne.n	4040de <_svfprintf_r+0xf16>
  40401c:	ae32      	add	r6, sp, #200	; 0xc8
  40401e:	e008      	b.n	404032 <_svfprintf_r+0xe6a>
  404020:	2301      	movs	r3, #1
  404022:	9d07      	ldr	r5, [sp, #28]
  404024:	6073      	str	r3, [r6, #4]
  404026:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  404028:	6035      	str	r5, [r6, #0]
  40402a:	3301      	adds	r3, #1
  40402c:	9327      	str	r3, [sp, #156]	; 0x9c
  40402e:	e7e9      	b.n	404004 <_svfprintf_r+0xe3c>
  404030:	3608      	adds	r6, #8
  404032:	ab21      	add	r3, sp, #132	; 0x84
  404034:	6033      	str	r3, [r6, #0]
  404036:	9c1a      	ldr	r4, [sp, #104]	; 0x68
  404038:	e6ac      	b.n	403d94 <_svfprintf_r+0xbcc>
  40403a:	3608      	adds	r6, #8
  40403c:	077b      	lsls	r3, r7, #29
  40403e:	d40d      	bmi.n	40405c <_svfprintf_r+0xe94>
  404040:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404042:	980a      	ldr	r0, [sp, #40]	; 0x28
  404044:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404046:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  404048:	42a0      	cmp	r0, r4
  40404a:	bfac      	ite	ge
  40404c:	182d      	addge	r5, r5, r0
  40404e:	192d      	addlt	r5, r5, r4
  404050:	950f      	str	r5, [sp, #60]	; 0x3c
  404052:	2b00      	cmp	r3, #0
  404054:	d037      	beq.n	4040c6 <_svfprintf_r+0xefe>
  404056:	e030      	b.n	4040ba <_svfprintf_r+0xef2>
  404058:	00408eae 	.word	0x00408eae
  40405c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40405e:	980a      	ldr	r0, [sp, #40]	; 0x28
  404060:	1a2c      	subs	r4, r5, r0
  404062:	2c00      	cmp	r4, #0
  404064:	ddec      	ble.n	404040 <_svfprintf_r+0xe78>
  404066:	4b23      	ldr	r3, [pc, #140]	; (4040f4 <_svfprintf_r+0xf2c>)
  404068:	2c10      	cmp	r4, #16
  40406a:	6033      	str	r3, [r6, #0]
  40406c:	dd14      	ble.n	404098 <_svfprintf_r+0xed0>
  40406e:	2310      	movs	r3, #16
  404070:	6073      	str	r3, [r6, #4]
  404072:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  404074:	3310      	adds	r3, #16
  404076:	9327      	str	r3, [sp, #156]	; 0x9c
  404078:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40407a:	3301      	adds	r3, #1
  40407c:	2b07      	cmp	r3, #7
  40407e:	9326      	str	r3, [sp, #152]	; 0x98
  404080:	dc01      	bgt.n	404086 <_svfprintf_r+0xebe>
  404082:	3608      	adds	r6, #8
  404084:	e006      	b.n	404094 <_svfprintf_r+0xecc>
  404086:	4650      	mov	r0, sl
  404088:	4659      	mov	r1, fp
  40408a:	aa25      	add	r2, sp, #148	; 0x94
  40408c:	f003 f920 	bl	4072d0 <__ssprint_r>
  404090:	bb28      	cbnz	r0, 4040de <_svfprintf_r+0xf16>
  404092:	ae32      	add	r6, sp, #200	; 0xc8
  404094:	3c10      	subs	r4, #16
  404096:	e7e6      	b.n	404066 <_svfprintf_r+0xe9e>
  404098:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40409a:	6074      	str	r4, [r6, #4]
  40409c:	441c      	add	r4, r3
  40409e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040a0:	9427      	str	r4, [sp, #156]	; 0x9c
  4040a2:	3301      	adds	r3, #1
  4040a4:	2b07      	cmp	r3, #7
  4040a6:	9326      	str	r3, [sp, #152]	; 0x98
  4040a8:	ddca      	ble.n	404040 <_svfprintf_r+0xe78>
  4040aa:	4650      	mov	r0, sl
  4040ac:	4659      	mov	r1, fp
  4040ae:	aa25      	add	r2, sp, #148	; 0x94
  4040b0:	f003 f90e 	bl	4072d0 <__ssprint_r>
  4040b4:	2800      	cmp	r0, #0
  4040b6:	d0c3      	beq.n	404040 <_svfprintf_r+0xe78>
  4040b8:	e011      	b.n	4040de <_svfprintf_r+0xf16>
  4040ba:	4650      	mov	r0, sl
  4040bc:	4659      	mov	r1, fp
  4040be:	aa25      	add	r2, sp, #148	; 0x94
  4040c0:	f003 f906 	bl	4072d0 <__ssprint_r>
  4040c4:	b958      	cbnz	r0, 4040de <_svfprintf_r+0xf16>
  4040c6:	2300      	movs	r3, #0
  4040c8:	9326      	str	r3, [sp, #152]	; 0x98
  4040ca:	ae32      	add	r6, sp, #200	; 0xc8
  4040cc:	f7ff b8b1 	b.w	403232 <_svfprintf_r+0x6a>
  4040d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4040d2:	b123      	cbz	r3, 4040de <_svfprintf_r+0xf16>
  4040d4:	4650      	mov	r0, sl
  4040d6:	4659      	mov	r1, fp
  4040d8:	aa25      	add	r2, sp, #148	; 0x94
  4040da:	f003 f8f9 	bl	4072d0 <__ssprint_r>
  4040de:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4040e2:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4040e4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4040e8:	bf18      	it	ne
  4040ea:	f04f 30ff 	movne.w	r0, #4294967295
  4040ee:	b043      	add	sp, #268	; 0x10c
  4040f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4040f4:	00408e9e 	.word	0x00408e9e

004040f8 <__sprint_r>:
  4040f8:	6893      	ldr	r3, [r2, #8]
  4040fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4040fe:	4681      	mov	r9, r0
  404100:	460f      	mov	r7, r1
  404102:	4614      	mov	r4, r2
  404104:	b91b      	cbnz	r3, 40410e <__sprint_r+0x16>
  404106:	6053      	str	r3, [r2, #4]
  404108:	4618      	mov	r0, r3
  40410a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40410e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404110:	049d      	lsls	r5, r3, #18
  404112:	d51d      	bpl.n	404150 <__sprint_r+0x58>
  404114:	6815      	ldr	r5, [r2, #0]
  404116:	68a3      	ldr	r3, [r4, #8]
  404118:	3508      	adds	r5, #8
  40411a:	b1bb      	cbz	r3, 40414c <__sprint_r+0x54>
  40411c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404120:	f855 ac08 	ldr.w	sl, [r5, #-8]
  404124:	ea4f 0893 	mov.w	r8, r3, lsr #2
  404128:	2600      	movs	r6, #0
  40412a:	4546      	cmp	r6, r8
  40412c:	da09      	bge.n	404142 <__sprint_r+0x4a>
  40412e:	4648      	mov	r0, r9
  404130:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
  404134:	463a      	mov	r2, r7
  404136:	f001 fcc3 	bl	405ac0 <_fputwc_r>
  40413a:	1c43      	adds	r3, r0, #1
  40413c:	d00a      	beq.n	404154 <__sprint_r+0x5c>
  40413e:	3601      	adds	r6, #1
  404140:	e7f3      	b.n	40412a <__sprint_r+0x32>
  404142:	68a3      	ldr	r3, [r4, #8]
  404144:	eba3 0388 	sub.w	r3, r3, r8, lsl #2
  404148:	60a3      	str	r3, [r4, #8]
  40414a:	e7e4      	b.n	404116 <__sprint_r+0x1e>
  40414c:	4618      	mov	r0, r3
  40414e:	e001      	b.n	404154 <__sprint_r+0x5c>
  404150:	f001 fe28 	bl	405da4 <__sfvwrite_r>
  404154:	2300      	movs	r3, #0
  404156:	60a3      	str	r3, [r4, #8]
  404158:	6063      	str	r3, [r4, #4]
  40415a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040415e <_vfiprintf_r>:
  40415e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404162:	b0ad      	sub	sp, #180	; 0xb4
  404164:	4688      	mov	r8, r1
  404166:	9202      	str	r2, [sp, #8]
  404168:	461c      	mov	r4, r3
  40416a:	461e      	mov	r6, r3
  40416c:	4683      	mov	fp, r0
  40416e:	b118      	cbz	r0, 404178 <_vfiprintf_r+0x1a>
  404170:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404172:	b90b      	cbnz	r3, 404178 <_vfiprintf_r+0x1a>
  404174:	f001 fbc4 	bl	405900 <__sinit>
  404178:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40417c:	0498      	lsls	r0, r3, #18
  40417e:	d409      	bmi.n	404194 <_vfiprintf_r+0x36>
  404180:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404184:	f8a8 300c 	strh.w	r3, [r8, #12]
  404188:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
  40418c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404190:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
  404194:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  404198:	0719      	lsls	r1, r3, #28
  40419a:	d509      	bpl.n	4041b0 <_vfiprintf_r+0x52>
  40419c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4041a0:	b133      	cbz	r3, 4041b0 <_vfiprintf_r+0x52>
  4041a2:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4041a6:	f003 031a 	and.w	r3, r3, #26
  4041aa:	2b0a      	cmp	r3, #10
  4041ac:	d114      	bne.n	4041d8 <_vfiprintf_r+0x7a>
  4041ae:	e008      	b.n	4041c2 <_vfiprintf_r+0x64>
  4041b0:	4658      	mov	r0, fp
  4041b2:	4641      	mov	r1, r8
  4041b4:	f000 fc26 	bl	404a04 <__swsetup_r>
  4041b8:	2800      	cmp	r0, #0
  4041ba:	d0f2      	beq.n	4041a2 <_vfiprintf_r+0x44>
  4041bc:	f04f 30ff 	mov.w	r0, #4294967295
  4041c0:	e3d9      	b.n	404976 <_vfiprintf_r+0x818>
  4041c2:	f9b8 300e 	ldrsh.w	r3, [r8, #14]
  4041c6:	2b00      	cmp	r3, #0
  4041c8:	db06      	blt.n	4041d8 <_vfiprintf_r+0x7a>
  4041ca:	4658      	mov	r0, fp
  4041cc:	4641      	mov	r1, r8
  4041ce:	9a02      	ldr	r2, [sp, #8]
  4041d0:	4623      	mov	r3, r4
  4041d2:	f000 fbe1 	bl	404998 <__sbprintf>
  4041d6:	e3ce      	b.n	404976 <_vfiprintf_r+0x818>
  4041d8:	2300      	movs	r3, #0
  4041da:	aa1c      	add	r2, sp, #112	; 0x70
  4041dc:	920f      	str	r2, [sp, #60]	; 0x3c
  4041de:	9311      	str	r3, [sp, #68]	; 0x44
  4041e0:	9310      	str	r3, [sp, #64]	; 0x40
  4041e2:	4694      	mov	ip, r2
  4041e4:	930a      	str	r3, [sp, #40]	; 0x28
  4041e6:	9305      	str	r3, [sp, #20]
  4041e8:	9b02      	ldr	r3, [sp, #8]
  4041ea:	461c      	mov	r4, r3
  4041ec:	f813 2b01 	ldrb.w	r2, [r3], #1
  4041f0:	b91a      	cbnz	r2, 4041fa <_vfiprintf_r+0x9c>
  4041f2:	9802      	ldr	r0, [sp, #8]
  4041f4:	1a25      	subs	r5, r4, r0
  4041f6:	d103      	bne.n	404200 <_vfiprintf_r+0xa2>
  4041f8:	e01d      	b.n	404236 <_vfiprintf_r+0xd8>
  4041fa:	2a25      	cmp	r2, #37	; 0x25
  4041fc:	d1f5      	bne.n	4041ea <_vfiprintf_r+0x8c>
  4041fe:	e7f8      	b.n	4041f2 <_vfiprintf_r+0x94>
  404200:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404202:	9902      	ldr	r1, [sp, #8]
  404204:	442b      	add	r3, r5
  404206:	9311      	str	r3, [sp, #68]	; 0x44
  404208:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40420a:	e88c 0022 	stmia.w	ip, {r1, r5}
  40420e:	3301      	adds	r3, #1
  404210:	2b07      	cmp	r3, #7
  404212:	9310      	str	r3, [sp, #64]	; 0x40
  404214:	dc02      	bgt.n	40421c <_vfiprintf_r+0xbe>
  404216:	f10c 0c08 	add.w	ip, ip, #8
  40421a:	e009      	b.n	404230 <_vfiprintf_r+0xd2>
  40421c:	4658      	mov	r0, fp
  40421e:	4641      	mov	r1, r8
  404220:	aa0f      	add	r2, sp, #60	; 0x3c
  404222:	f7ff ff69 	bl	4040f8 <__sprint_r>
  404226:	2800      	cmp	r0, #0
  404228:	f040 839f 	bne.w	40496a <_vfiprintf_r+0x80c>
  40422c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404230:	9a05      	ldr	r2, [sp, #20]
  404232:	442a      	add	r2, r5
  404234:	9205      	str	r2, [sp, #20]
  404236:	7823      	ldrb	r3, [r4, #0]
  404238:	2b00      	cmp	r3, #0
  40423a:	f000 838f 	beq.w	40495c <_vfiprintf_r+0x7fe>
  40423e:	2200      	movs	r2, #0
  404240:	3401      	adds	r4, #1
  404242:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404246:	f04f 3aff 	mov.w	sl, #4294967295
  40424a:	9204      	str	r2, [sp, #16]
  40424c:	4617      	mov	r7, r2
  40424e:	1c65      	adds	r5, r4, #1
  404250:	7823      	ldrb	r3, [r4, #0]
  404252:	9502      	str	r5, [sp, #8]
  404254:	2b58      	cmp	r3, #88	; 0x58
  404256:	d064      	beq.n	404322 <_vfiprintf_r+0x1c4>
  404258:	dc2d      	bgt.n	4042b6 <_vfiprintf_r+0x158>
  40425a:	2b2e      	cmp	r3, #46	; 0x2e
  40425c:	d076      	beq.n	40434c <_vfiprintf_r+0x1ee>
  40425e:	dc12      	bgt.n	404286 <_vfiprintf_r+0x128>
  404260:	2b2a      	cmp	r3, #42	; 0x2a
  404262:	d066      	beq.n	404332 <_vfiprintf_r+0x1d4>
  404264:	dc08      	bgt.n	404278 <_vfiprintf_r+0x11a>
  404266:	2b20      	cmp	r3, #32
  404268:	d05f      	beq.n	40432a <_vfiprintf_r+0x1cc>
  40426a:	2b23      	cmp	r3, #35	; 0x23
  40426c:	f040 8200 	bne.w	404670 <_vfiprintf_r+0x512>
  404270:	f047 0701 	orr.w	r7, r7, #1
  404274:	9c02      	ldr	r4, [sp, #8]
  404276:	e7ea      	b.n	40424e <_vfiprintf_r+0xf0>
  404278:	2b2b      	cmp	r3, #43	; 0x2b
  40427a:	d101      	bne.n	404280 <_vfiprintf_r+0x122>
  40427c:	461a      	mov	r2, r3
  40427e:	e7f9      	b.n	404274 <_vfiprintf_r+0x116>
  404280:	2b2d      	cmp	r3, #45	; 0x2d
  404282:	d060      	beq.n	404346 <_vfiprintf_r+0x1e8>
  404284:	e1f4      	b.n	404670 <_vfiprintf_r+0x512>
  404286:	2b39      	cmp	r3, #57	; 0x39
  404288:	dc07      	bgt.n	40429a <_vfiprintf_r+0x13c>
  40428a:	2b31      	cmp	r3, #49	; 0x31
  40428c:	da7f      	bge.n	40438e <_vfiprintf_r+0x230>
  40428e:	2b30      	cmp	r3, #48	; 0x30
  404290:	f040 81ee 	bne.w	404670 <_vfiprintf_r+0x512>
  404294:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  404298:	e7ec      	b.n	404274 <_vfiprintf_r+0x116>
  40429a:	2b4f      	cmp	r3, #79	; 0x4f
  40429c:	f000 80e0 	beq.w	404460 <_vfiprintf_r+0x302>
  4042a0:	2b55      	cmp	r3, #85	; 0x55
  4042a2:	f000 8120 	beq.w	4044e6 <_vfiprintf_r+0x388>
  4042a6:	2b44      	cmp	r3, #68	; 0x44
  4042a8:	f040 81e2 	bne.w	404670 <_vfiprintf_r+0x512>
  4042ac:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4042b0:	f047 0710 	orr.w	r7, r7, #16
  4042b4:	e094      	b.n	4043e0 <_vfiprintf_r+0x282>
  4042b6:	2b6e      	cmp	r3, #110	; 0x6e
  4042b8:	f000 80b6 	beq.w	404428 <_vfiprintf_r+0x2ca>
  4042bc:	dc0d      	bgt.n	4042da <_vfiprintf_r+0x17c>
  4042be:	2b68      	cmp	r3, #104	; 0x68
  4042c0:	d076      	beq.n	4043b0 <_vfiprintf_r+0x252>
  4042c2:	dc05      	bgt.n	4042d0 <_vfiprintf_r+0x172>
  4042c4:	2b63      	cmp	r3, #99	; 0x63
  4042c6:	f000 8083 	beq.w	4043d0 <_vfiprintf_r+0x272>
  4042ca:	2b64      	cmp	r3, #100	; 0x64
  4042cc:	d026      	beq.n	40431c <_vfiprintf_r+0x1be>
  4042ce:	e1cf      	b.n	404670 <_vfiprintf_r+0x512>
  4042d0:	2b69      	cmp	r3, #105	; 0x69
  4042d2:	d023      	beq.n	40431c <_vfiprintf_r+0x1be>
  4042d4:	2b6c      	cmp	r3, #108	; 0x6c
  4042d6:	d06e      	beq.n	4043b6 <_vfiprintf_r+0x258>
  4042d8:	e1ca      	b.n	404670 <_vfiprintf_r+0x512>
  4042da:	2b71      	cmp	r3, #113	; 0x71
  4042dc:	d075      	beq.n	4043ca <_vfiprintf_r+0x26c>
  4042de:	dc13      	bgt.n	404308 <_vfiprintf_r+0x1aa>
  4042e0:	2b6f      	cmp	r3, #111	; 0x6f
  4042e2:	f000 80bf 	beq.w	404464 <_vfiprintf_r+0x306>
  4042e6:	2b70      	cmp	r3, #112	; 0x70
  4042e8:	f040 81c2 	bne.w	404670 <_vfiprintf_r+0x512>
  4042ec:	2330      	movs	r3, #48	; 0x30
  4042ee:	48a0      	ldr	r0, [pc, #640]	; (404570 <_vfiprintf_r+0x412>)
  4042f0:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  4042f4:	2378      	movs	r3, #120	; 0x78
  4042f6:	6834      	ldr	r4, [r6, #0]
  4042f8:	2500      	movs	r5, #0
  4042fa:	f047 0702 	orr.w	r7, r7, #2
  4042fe:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  404302:	3604      	adds	r6, #4
  404304:	900a      	str	r0, [sp, #40]	; 0x28
  404306:	e12e      	b.n	404566 <_vfiprintf_r+0x408>
  404308:	2b75      	cmp	r3, #117	; 0x75
  40430a:	f000 80ee 	beq.w	4044ea <_vfiprintf_r+0x38c>
  40430e:	2b78      	cmp	r3, #120	; 0x78
  404310:	f000 8103 	beq.w	40451a <_vfiprintf_r+0x3bc>
  404314:	2b73      	cmp	r3, #115	; 0x73
  404316:	f040 81ab 	bne.w	404670 <_vfiprintf_r+0x512>
  40431a:	e0bf      	b.n	40449c <_vfiprintf_r+0x33e>
  40431c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404320:	e05e      	b.n	4043e0 <_vfiprintf_r+0x282>
  404322:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404326:	4c93      	ldr	r4, [pc, #588]	; (404574 <_vfiprintf_r+0x416>)
  404328:	e0fa      	b.n	404520 <_vfiprintf_r+0x3c2>
  40432a:	2a00      	cmp	r2, #0
  40432c:	bf08      	it	eq
  40432e:	2220      	moveq	r2, #32
  404330:	e7a0      	b.n	404274 <_vfiprintf_r+0x116>
  404332:	1d33      	adds	r3, r6, #4
  404334:	6836      	ldr	r6, [r6, #0]
  404336:	2e00      	cmp	r6, #0
  404338:	9604      	str	r6, [sp, #16]
  40433a:	db01      	blt.n	404340 <_vfiprintf_r+0x1e2>
  40433c:	461e      	mov	r6, r3
  40433e:	e799      	b.n	404274 <_vfiprintf_r+0x116>
  404340:	4275      	negs	r5, r6
  404342:	9504      	str	r5, [sp, #16]
  404344:	461e      	mov	r6, r3
  404346:	f047 0704 	orr.w	r7, r7, #4
  40434a:	e793      	b.n	404274 <_vfiprintf_r+0x116>
  40434c:	9c02      	ldr	r4, [sp, #8]
  40434e:	7823      	ldrb	r3, [r4, #0]
  404350:	1c61      	adds	r1, r4, #1
  404352:	2b2a      	cmp	r3, #42	; 0x2a
  404354:	d002      	beq.n	40435c <_vfiprintf_r+0x1fe>
  404356:	f04f 0a00 	mov.w	sl, #0
  40435a:	e00a      	b.n	404372 <_vfiprintf_r+0x214>
  40435c:	f8d6 a000 	ldr.w	sl, [r6]
  404360:	1d33      	adds	r3, r6, #4
  404362:	f1ba 0f00 	cmp.w	sl, #0
  404366:	461e      	mov	r6, r3
  404368:	9102      	str	r1, [sp, #8]
  40436a:	da83      	bge.n	404274 <_vfiprintf_r+0x116>
  40436c:	f04f 3aff 	mov.w	sl, #4294967295
  404370:	e780      	b.n	404274 <_vfiprintf_r+0x116>
  404372:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404376:	2809      	cmp	r0, #9
  404378:	d805      	bhi.n	404386 <_vfiprintf_r+0x228>
  40437a:	230a      	movs	r3, #10
  40437c:	fb03 0a0a 	mla	sl, r3, sl, r0
  404380:	f811 3b01 	ldrb.w	r3, [r1], #1
  404384:	e7f5      	b.n	404372 <_vfiprintf_r+0x214>
  404386:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  40438a:	9102      	str	r1, [sp, #8]
  40438c:	e762      	b.n	404254 <_vfiprintf_r+0xf6>
  40438e:	2500      	movs	r5, #0
  404390:	9504      	str	r5, [sp, #16]
  404392:	9c04      	ldr	r4, [sp, #16]
  404394:	3b30      	subs	r3, #48	; 0x30
  404396:	210a      	movs	r1, #10
  404398:	fb01 3404 	mla	r4, r1, r4, r3
  40439c:	9902      	ldr	r1, [sp, #8]
  40439e:	9404      	str	r4, [sp, #16]
  4043a0:	f811 3b01 	ldrb.w	r3, [r1], #1
  4043a4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4043a8:	2809      	cmp	r0, #9
  4043aa:	d8ee      	bhi.n	40438a <_vfiprintf_r+0x22c>
  4043ac:	9102      	str	r1, [sp, #8]
  4043ae:	e7f0      	b.n	404392 <_vfiprintf_r+0x234>
  4043b0:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  4043b4:	e75e      	b.n	404274 <_vfiprintf_r+0x116>
  4043b6:	9d02      	ldr	r5, [sp, #8]
  4043b8:	782b      	ldrb	r3, [r5, #0]
  4043ba:	2b6c      	cmp	r3, #108	; 0x6c
  4043bc:	d102      	bne.n	4043c4 <_vfiprintf_r+0x266>
  4043be:	3501      	adds	r5, #1
  4043c0:	9502      	str	r5, [sp, #8]
  4043c2:	e002      	b.n	4043ca <_vfiprintf_r+0x26c>
  4043c4:	f047 0710 	orr.w	r7, r7, #16
  4043c8:	e754      	b.n	404274 <_vfiprintf_r+0x116>
  4043ca:	f047 0720 	orr.w	r7, r7, #32
  4043ce:	e751      	b.n	404274 <_vfiprintf_r+0x116>
  4043d0:	6833      	ldr	r3, [r6, #0]
  4043d2:	2500      	movs	r5, #0
  4043d4:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  4043d8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4043dc:	3604      	adds	r6, #4
  4043de:	e151      	b.n	404684 <_vfiprintf_r+0x526>
  4043e0:	06ba      	lsls	r2, r7, #26
  4043e2:	d507      	bpl.n	4043f4 <_vfiprintf_r+0x296>
  4043e4:	3607      	adds	r6, #7
  4043e6:	f026 0307 	bic.w	r3, r6, #7
  4043ea:	f103 0608 	add.w	r6, r3, #8
  4043ee:	e9d3 4500 	ldrd	r4, r5, [r3]
  4043f2:	e00d      	b.n	404410 <_vfiprintf_r+0x2b2>
  4043f4:	f017 0f10 	tst.w	r7, #16
  4043f8:	f106 0304 	add.w	r3, r6, #4
  4043fc:	d001      	beq.n	404402 <_vfiprintf_r+0x2a4>
  4043fe:	6834      	ldr	r4, [r6, #0]
  404400:	e004      	b.n	40440c <_vfiprintf_r+0x2ae>
  404402:	6834      	ldr	r4, [r6, #0]
  404404:	f017 0f40 	tst.w	r7, #64	; 0x40
  404408:	bf18      	it	ne
  40440a:	b224      	sxthne	r4, r4
  40440c:	17e5      	asrs	r5, r4, #31
  40440e:	461e      	mov	r6, r3
  404410:	2c00      	cmp	r4, #0
  404412:	f175 0000 	sbcs.w	r0, r5, #0
  404416:	f280 80af 	bge.w	404578 <_vfiprintf_r+0x41a>
  40441a:	232d      	movs	r3, #45	; 0x2d
  40441c:	4264      	negs	r4, r4
  40441e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404422:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  404426:	e0a7      	b.n	404578 <_vfiprintf_r+0x41a>
  404428:	f017 0f20 	tst.w	r7, #32
  40442c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404430:	f106 0104 	add.w	r1, r6, #4
  404434:	d007      	beq.n	404446 <_vfiprintf_r+0x2e8>
  404436:	9c05      	ldr	r4, [sp, #20]
  404438:	6830      	ldr	r0, [r6, #0]
  40443a:	17e5      	asrs	r5, r4, #31
  40443c:	4622      	mov	r2, r4
  40443e:	462b      	mov	r3, r5
  404440:	e9c0 2300 	strd	r2, r3, [r0]
  404444:	e00a      	b.n	40445c <_vfiprintf_r+0x2fe>
  404446:	06fb      	lsls	r3, r7, #27
  404448:	d405      	bmi.n	404456 <_vfiprintf_r+0x2f8>
  40444a:	067f      	lsls	r7, r7, #25
  40444c:	d503      	bpl.n	404456 <_vfiprintf_r+0x2f8>
  40444e:	6833      	ldr	r3, [r6, #0]
  404450:	9c05      	ldr	r4, [sp, #20]
  404452:	801c      	strh	r4, [r3, #0]
  404454:	e002      	b.n	40445c <_vfiprintf_r+0x2fe>
  404456:	6833      	ldr	r3, [r6, #0]
  404458:	9d05      	ldr	r5, [sp, #20]
  40445a:	601d      	str	r5, [r3, #0]
  40445c:	460e      	mov	r6, r1
  40445e:	e6c3      	b.n	4041e8 <_vfiprintf_r+0x8a>
  404460:	f047 0710 	orr.w	r7, r7, #16
  404464:	f017 0320 	ands.w	r3, r7, #32
  404468:	d008      	beq.n	40447c <_vfiprintf_r+0x31e>
  40446a:	3607      	adds	r6, #7
  40446c:	f026 0307 	bic.w	r3, r6, #7
  404470:	f103 0608 	add.w	r6, r3, #8
  404474:	e9d3 4500 	ldrd	r4, r5, [r3]
  404478:	2300      	movs	r3, #0
  40447a:	e075      	b.n	404568 <_vfiprintf_r+0x40a>
  40447c:	f017 0110 	ands.w	r1, r7, #16
  404480:	f106 0204 	add.w	r2, r6, #4
  404484:	d106      	bne.n	404494 <_vfiprintf_r+0x336>
  404486:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  40448a:	d003      	beq.n	404494 <_vfiprintf_r+0x336>
  40448c:	8834      	ldrh	r4, [r6, #0]
  40448e:	2500      	movs	r5, #0
  404490:	4616      	mov	r6, r2
  404492:	e7f1      	b.n	404478 <_vfiprintf_r+0x31a>
  404494:	6834      	ldr	r4, [r6, #0]
  404496:	2500      	movs	r5, #0
  404498:	4616      	mov	r6, r2
  40449a:	e065      	b.n	404568 <_vfiprintf_r+0x40a>
  40449c:	f8d6 9000 	ldr.w	r9, [r6]
  4044a0:	2300      	movs	r3, #0
  4044a2:	459a      	cmp	sl, r3
  4044a4:	f106 0604 	add.w	r6, r6, #4
  4044a8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4044ac:	4648      	mov	r0, r9
  4044ae:	db11      	blt.n	4044d4 <_vfiprintf_r+0x376>
  4044b0:	4619      	mov	r1, r3
  4044b2:	4652      	mov	r2, sl
  4044b4:	f8cd c004 	str.w	ip, [sp, #4]
  4044b8:	f002 f8b8 	bl	40662c <memchr>
  4044bc:	f8dd c004 	ldr.w	ip, [sp, #4]
  4044c0:	2800      	cmp	r0, #0
  4044c2:	f000 80e4 	beq.w	40468e <_vfiprintf_r+0x530>
  4044c6:	ebc9 0000 	rsb	r0, r9, r0
  4044ca:	4550      	cmp	r0, sl
  4044cc:	bfb8      	it	lt
  4044ce:	4682      	movlt	sl, r0
  4044d0:	2500      	movs	r5, #0
  4044d2:	e0dd      	b.n	404690 <_vfiprintf_r+0x532>
  4044d4:	f8cd c004 	str.w	ip, [sp, #4]
  4044d8:	f002 fef1 	bl	4072be <strlen>
  4044dc:	2500      	movs	r5, #0
  4044de:	4682      	mov	sl, r0
  4044e0:	f8dd c004 	ldr.w	ip, [sp, #4]
  4044e4:	e0d4      	b.n	404690 <_vfiprintf_r+0x532>
  4044e6:	f047 0710 	orr.w	r7, r7, #16
  4044ea:	06bd      	lsls	r5, r7, #26
  4044ec:	d507      	bpl.n	4044fe <_vfiprintf_r+0x3a0>
  4044ee:	3607      	adds	r6, #7
  4044f0:	f026 0307 	bic.w	r3, r6, #7
  4044f4:	f103 0608 	add.w	r6, r3, #8
  4044f8:	e9d3 4500 	ldrd	r4, r5, [r3]
  4044fc:	e00b      	b.n	404516 <_vfiprintf_r+0x3b8>
  4044fe:	f017 0f10 	tst.w	r7, #16
  404502:	f106 0304 	add.w	r3, r6, #4
  404506:	d103      	bne.n	404510 <_vfiprintf_r+0x3b2>
  404508:	067c      	lsls	r4, r7, #25
  40450a:	d501      	bpl.n	404510 <_vfiprintf_r+0x3b2>
  40450c:	8834      	ldrh	r4, [r6, #0]
  40450e:	e000      	b.n	404512 <_vfiprintf_r+0x3b4>
  404510:	6834      	ldr	r4, [r6, #0]
  404512:	2500      	movs	r5, #0
  404514:	461e      	mov	r6, r3
  404516:	2301      	movs	r3, #1
  404518:	e026      	b.n	404568 <_vfiprintf_r+0x40a>
  40451a:	4c15      	ldr	r4, [pc, #84]	; (404570 <_vfiprintf_r+0x412>)
  40451c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404520:	06b8      	lsls	r0, r7, #26
  404522:	940a      	str	r4, [sp, #40]	; 0x28
  404524:	d507      	bpl.n	404536 <_vfiprintf_r+0x3d8>
  404526:	3607      	adds	r6, #7
  404528:	f026 0207 	bic.w	r2, r6, #7
  40452c:	f102 0608 	add.w	r6, r2, #8
  404530:	e9d2 4500 	ldrd	r4, r5, [r2]
  404534:	e00b      	b.n	40454e <_vfiprintf_r+0x3f0>
  404536:	f017 0f10 	tst.w	r7, #16
  40453a:	f106 0204 	add.w	r2, r6, #4
  40453e:	d103      	bne.n	404548 <_vfiprintf_r+0x3ea>
  404540:	0679      	lsls	r1, r7, #25
  404542:	d501      	bpl.n	404548 <_vfiprintf_r+0x3ea>
  404544:	8834      	ldrh	r4, [r6, #0]
  404546:	e000      	b.n	40454a <_vfiprintf_r+0x3ec>
  404548:	6834      	ldr	r4, [r6, #0]
  40454a:	2500      	movs	r5, #0
  40454c:	4616      	mov	r6, r2
  40454e:	07fa      	lsls	r2, r7, #31
  404550:	d509      	bpl.n	404566 <_vfiprintf_r+0x408>
  404552:	ea54 0005 	orrs.w	r0, r4, r5
  404556:	d006      	beq.n	404566 <_vfiprintf_r+0x408>
  404558:	2230      	movs	r2, #48	; 0x30
  40455a:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  40455e:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  404562:	f047 0702 	orr.w	r7, r7, #2
  404566:	2302      	movs	r3, #2
  404568:	2200      	movs	r2, #0
  40456a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40456e:	e004      	b.n	40457a <_vfiprintf_r+0x41c>
  404570:	00408edf 	.word	0x00408edf
  404574:	00408ece 	.word	0x00408ece
  404578:	2301      	movs	r3, #1
  40457a:	f1ba 0f00 	cmp.w	sl, #0
  40457e:	bfa8      	it	ge
  404580:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  404584:	ea54 0105 	orrs.w	r1, r4, r5
  404588:	d102      	bne.n	404590 <_vfiprintf_r+0x432>
  40458a:	f1ba 0f00 	cmp.w	sl, #0
  40458e:	d05e      	beq.n	40464e <_vfiprintf_r+0x4f0>
  404590:	2b01      	cmp	r3, #1
  404592:	d01f      	beq.n	4045d4 <_vfiprintf_r+0x476>
  404594:	2b02      	cmp	r3, #2
  404596:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  40459a:	d045      	beq.n	404628 <_vfiprintf_r+0x4ca>
  40459c:	08e0      	lsrs	r0, r4, #3
  40459e:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  4045a2:	08e8      	lsrs	r0, r5, #3
  4045a4:	f004 0207 	and.w	r2, r4, #7
  4045a8:	9106      	str	r1, [sp, #24]
  4045aa:	9007      	str	r0, [sp, #28]
  4045ac:	3230      	adds	r2, #48	; 0x30
  4045ae:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  4045b2:	ea54 0105 	orrs.w	r1, r4, r5
  4045b6:	4699      	mov	r9, r3
  4045b8:	701a      	strb	r2, [r3, #0]
  4045ba:	f103 33ff 	add.w	r3, r3, #4294967295
  4045be:	d1ed      	bne.n	40459c <_vfiprintf_r+0x43e>
  4045c0:	07f8      	lsls	r0, r7, #31
  4045c2:	4649      	mov	r1, r9
  4045c4:	d54e      	bpl.n	404664 <_vfiprintf_r+0x506>
  4045c6:	2a30      	cmp	r2, #48	; 0x30
  4045c8:	d04c      	beq.n	404664 <_vfiprintf_r+0x506>
  4045ca:	4699      	mov	r9, r3
  4045cc:	2330      	movs	r3, #48	; 0x30
  4045ce:	f801 3c01 	strb.w	r3, [r1, #-1]
  4045d2:	e047      	b.n	404664 <_vfiprintf_r+0x506>
  4045d4:	2d00      	cmp	r5, #0
  4045d6:	bf08      	it	eq
  4045d8:	2c0a      	cmpeq	r4, #10
  4045da:	d205      	bcs.n	4045e8 <_vfiprintf_r+0x48a>
  4045dc:	3430      	adds	r4, #48	; 0x30
  4045de:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  4045e2:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  4045e6:	e03d      	b.n	404664 <_vfiprintf_r+0x506>
  4045e8:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  4045ec:	9203      	str	r2, [sp, #12]
  4045ee:	4620      	mov	r0, r4
  4045f0:	4629      	mov	r1, r5
  4045f2:	220a      	movs	r2, #10
  4045f4:	2300      	movs	r3, #0
  4045f6:	f8cd c004 	str.w	ip, [sp, #4]
  4045fa:	f003 fd57 	bl	4080ac <__aeabi_uldivmod>
  4045fe:	9b03      	ldr	r3, [sp, #12]
  404600:	3230      	adds	r2, #48	; 0x30
  404602:	f803 2901 	strb.w	r2, [r3], #-1
  404606:	4620      	mov	r0, r4
  404608:	4629      	mov	r1, r5
  40460a:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40460e:	220a      	movs	r2, #10
  404610:	9303      	str	r3, [sp, #12]
  404612:	2300      	movs	r3, #0
  404614:	f003 fd4a 	bl	4080ac <__aeabi_uldivmod>
  404618:	4604      	mov	r4, r0
  40461a:	460d      	mov	r5, r1
  40461c:	ea54 0005 	orrs.w	r0, r4, r5
  404620:	f8dd c004 	ldr.w	ip, [sp, #4]
  404624:	d1e3      	bne.n	4045ee <_vfiprintf_r+0x490>
  404626:	e01d      	b.n	404664 <_vfiprintf_r+0x506>
  404628:	990a      	ldr	r1, [sp, #40]	; 0x28
  40462a:	f004 020f 	and.w	r2, r4, #15
  40462e:	5c8a      	ldrb	r2, [r1, r2]
  404630:	4699      	mov	r9, r3
  404632:	f803 2901 	strb.w	r2, [r3], #-1
  404636:	0922      	lsrs	r2, r4, #4
  404638:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  40463c:	0929      	lsrs	r1, r5, #4
  40463e:	9008      	str	r0, [sp, #32]
  404640:	9109      	str	r1, [sp, #36]	; 0x24
  404642:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  404646:	ea54 0205 	orrs.w	r2, r4, r5
  40464a:	d1ed      	bne.n	404628 <_vfiprintf_r+0x4ca>
  40464c:	e00a      	b.n	404664 <_vfiprintf_r+0x506>
  40464e:	b93b      	cbnz	r3, 404660 <_vfiprintf_r+0x502>
  404650:	07f9      	lsls	r1, r7, #31
  404652:	d505      	bpl.n	404660 <_vfiprintf_r+0x502>
  404654:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  404658:	2330      	movs	r3, #48	; 0x30
  40465a:	f809 3d41 	strb.w	r3, [r9, #-65]!
  40465e:	e001      	b.n	404664 <_vfiprintf_r+0x506>
  404660:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404664:	4655      	mov	r5, sl
  404666:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  40466a:	ebc9 0a0a 	rsb	sl, r9, sl
  40466e:	e00f      	b.n	404690 <_vfiprintf_r+0x532>
  404670:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404674:	2b00      	cmp	r3, #0
  404676:	f000 8171 	beq.w	40495c <_vfiprintf_r+0x7fe>
  40467a:	2500      	movs	r5, #0
  40467c:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  404680:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404684:	f04f 0a01 	mov.w	sl, #1
  404688:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  40468c:	e000      	b.n	404690 <_vfiprintf_r+0x532>
  40468e:	4605      	mov	r5, r0
  404690:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  404694:	45aa      	cmp	sl, r5
  404696:	bfac      	ite	ge
  404698:	4654      	movge	r4, sl
  40469a:	462c      	movlt	r4, r5
  40469c:	b103      	cbz	r3, 4046a0 <_vfiprintf_r+0x542>
  40469e:	3401      	adds	r4, #1
  4046a0:	f017 0302 	ands.w	r3, r7, #2
  4046a4:	9303      	str	r3, [sp, #12]
  4046a6:	bf18      	it	ne
  4046a8:	3402      	addne	r4, #2
  4046aa:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  4046ae:	930b      	str	r3, [sp, #44]	; 0x2c
  4046b0:	d13b      	bne.n	40472a <_vfiprintf_r+0x5cc>
  4046b2:	9804      	ldr	r0, [sp, #16]
  4046b4:	1b03      	subs	r3, r0, r4
  4046b6:	2b00      	cmp	r3, #0
  4046b8:	dd37      	ble.n	40472a <_vfiprintf_r+0x5cc>
  4046ba:	4aa6      	ldr	r2, [pc, #664]	; (404954 <_vfiprintf_r+0x7f6>)
  4046bc:	2b10      	cmp	r3, #16
  4046be:	f8cc 2000 	str.w	r2, [ip]
  4046c2:	dd1b      	ble.n	4046fc <_vfiprintf_r+0x59e>
  4046c4:	2210      	movs	r2, #16
  4046c6:	f8cc 2004 	str.w	r2, [ip, #4]
  4046ca:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4046cc:	3210      	adds	r2, #16
  4046ce:	9211      	str	r2, [sp, #68]	; 0x44
  4046d0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4046d2:	3201      	adds	r2, #1
  4046d4:	2a07      	cmp	r2, #7
  4046d6:	9210      	str	r2, [sp, #64]	; 0x40
  4046d8:	dc02      	bgt.n	4046e0 <_vfiprintf_r+0x582>
  4046da:	f10c 0c08 	add.w	ip, ip, #8
  4046de:	e00b      	b.n	4046f8 <_vfiprintf_r+0x59a>
  4046e0:	4658      	mov	r0, fp
  4046e2:	4641      	mov	r1, r8
  4046e4:	aa0f      	add	r2, sp, #60	; 0x3c
  4046e6:	9301      	str	r3, [sp, #4]
  4046e8:	f7ff fd06 	bl	4040f8 <__sprint_r>
  4046ec:	9b01      	ldr	r3, [sp, #4]
  4046ee:	2800      	cmp	r0, #0
  4046f0:	f040 813b 	bne.w	40496a <_vfiprintf_r+0x80c>
  4046f4:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4046f8:	3b10      	subs	r3, #16
  4046fa:	e7de      	b.n	4046ba <_vfiprintf_r+0x55c>
  4046fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4046fe:	f8cc 3004 	str.w	r3, [ip, #4]
  404702:	4413      	add	r3, r2
  404704:	9311      	str	r3, [sp, #68]	; 0x44
  404706:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404708:	3301      	adds	r3, #1
  40470a:	2b07      	cmp	r3, #7
  40470c:	9310      	str	r3, [sp, #64]	; 0x40
  40470e:	dc02      	bgt.n	404716 <_vfiprintf_r+0x5b8>
  404710:	f10c 0c08 	add.w	ip, ip, #8
  404714:	e009      	b.n	40472a <_vfiprintf_r+0x5cc>
  404716:	4658      	mov	r0, fp
  404718:	4641      	mov	r1, r8
  40471a:	aa0f      	add	r2, sp, #60	; 0x3c
  40471c:	f7ff fcec 	bl	4040f8 <__sprint_r>
  404720:	2800      	cmp	r0, #0
  404722:	f040 8122 	bne.w	40496a <_vfiprintf_r+0x80c>
  404726:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40472a:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  40472e:	b1db      	cbz	r3, 404768 <_vfiprintf_r+0x60a>
  404730:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  404734:	f8cc 3000 	str.w	r3, [ip]
  404738:	2301      	movs	r3, #1
  40473a:	f8cc 3004 	str.w	r3, [ip, #4]
  40473e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404740:	3301      	adds	r3, #1
  404742:	9311      	str	r3, [sp, #68]	; 0x44
  404744:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404746:	3301      	adds	r3, #1
  404748:	2b07      	cmp	r3, #7
  40474a:	9310      	str	r3, [sp, #64]	; 0x40
  40474c:	dc02      	bgt.n	404754 <_vfiprintf_r+0x5f6>
  40474e:	f10c 0c08 	add.w	ip, ip, #8
  404752:	e009      	b.n	404768 <_vfiprintf_r+0x60a>
  404754:	4658      	mov	r0, fp
  404756:	4641      	mov	r1, r8
  404758:	aa0f      	add	r2, sp, #60	; 0x3c
  40475a:	f7ff fccd 	bl	4040f8 <__sprint_r>
  40475e:	2800      	cmp	r0, #0
  404760:	f040 8103 	bne.w	40496a <_vfiprintf_r+0x80c>
  404764:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404768:	9b03      	ldr	r3, [sp, #12]
  40476a:	b1d3      	cbz	r3, 4047a2 <_vfiprintf_r+0x644>
  40476c:	ab0e      	add	r3, sp, #56	; 0x38
  40476e:	f8cc 3000 	str.w	r3, [ip]
  404772:	2302      	movs	r3, #2
  404774:	f8cc 3004 	str.w	r3, [ip, #4]
  404778:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40477a:	3302      	adds	r3, #2
  40477c:	9311      	str	r3, [sp, #68]	; 0x44
  40477e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404780:	3301      	adds	r3, #1
  404782:	2b07      	cmp	r3, #7
  404784:	9310      	str	r3, [sp, #64]	; 0x40
  404786:	dc02      	bgt.n	40478e <_vfiprintf_r+0x630>
  404788:	f10c 0c08 	add.w	ip, ip, #8
  40478c:	e009      	b.n	4047a2 <_vfiprintf_r+0x644>
  40478e:	4658      	mov	r0, fp
  404790:	4641      	mov	r1, r8
  404792:	aa0f      	add	r2, sp, #60	; 0x3c
  404794:	f7ff fcb0 	bl	4040f8 <__sprint_r>
  404798:	2800      	cmp	r0, #0
  40479a:	f040 80e6 	bne.w	40496a <_vfiprintf_r+0x80c>
  40479e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4047a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4047a4:	2b80      	cmp	r3, #128	; 0x80
  4047a6:	d13f      	bne.n	404828 <_vfiprintf_r+0x6ca>
  4047a8:	9b04      	ldr	r3, [sp, #16]
  4047aa:	1b1b      	subs	r3, r3, r4
  4047ac:	2b00      	cmp	r3, #0
  4047ae:	9303      	str	r3, [sp, #12]
  4047b0:	dd3a      	ble.n	404828 <_vfiprintf_r+0x6ca>
  4047b2:	9b03      	ldr	r3, [sp, #12]
  4047b4:	2b10      	cmp	r3, #16
  4047b6:	4b68      	ldr	r3, [pc, #416]	; (404958 <_vfiprintf_r+0x7fa>)
  4047b8:	f8cc 3000 	str.w	r3, [ip]
  4047bc:	dd1b      	ble.n	4047f6 <_vfiprintf_r+0x698>
  4047be:	2310      	movs	r3, #16
  4047c0:	f8cc 3004 	str.w	r3, [ip, #4]
  4047c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4047c6:	3310      	adds	r3, #16
  4047c8:	9311      	str	r3, [sp, #68]	; 0x44
  4047ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4047cc:	3301      	adds	r3, #1
  4047ce:	2b07      	cmp	r3, #7
  4047d0:	9310      	str	r3, [sp, #64]	; 0x40
  4047d2:	dc02      	bgt.n	4047da <_vfiprintf_r+0x67c>
  4047d4:	f10c 0c08 	add.w	ip, ip, #8
  4047d8:	e009      	b.n	4047ee <_vfiprintf_r+0x690>
  4047da:	4658      	mov	r0, fp
  4047dc:	4641      	mov	r1, r8
  4047de:	aa0f      	add	r2, sp, #60	; 0x3c
  4047e0:	f7ff fc8a 	bl	4040f8 <__sprint_r>
  4047e4:	2800      	cmp	r0, #0
  4047e6:	f040 80c0 	bne.w	40496a <_vfiprintf_r+0x80c>
  4047ea:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4047ee:	9b03      	ldr	r3, [sp, #12]
  4047f0:	3b10      	subs	r3, #16
  4047f2:	9303      	str	r3, [sp, #12]
  4047f4:	e7dd      	b.n	4047b2 <_vfiprintf_r+0x654>
  4047f6:	9b03      	ldr	r3, [sp, #12]
  4047f8:	9803      	ldr	r0, [sp, #12]
  4047fa:	f8cc 3004 	str.w	r3, [ip, #4]
  4047fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404800:	4403      	add	r3, r0
  404802:	9311      	str	r3, [sp, #68]	; 0x44
  404804:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404806:	3301      	adds	r3, #1
  404808:	2b07      	cmp	r3, #7
  40480a:	9310      	str	r3, [sp, #64]	; 0x40
  40480c:	dc02      	bgt.n	404814 <_vfiprintf_r+0x6b6>
  40480e:	f10c 0c08 	add.w	ip, ip, #8
  404812:	e009      	b.n	404828 <_vfiprintf_r+0x6ca>
  404814:	4658      	mov	r0, fp
  404816:	4641      	mov	r1, r8
  404818:	aa0f      	add	r2, sp, #60	; 0x3c
  40481a:	f7ff fc6d 	bl	4040f8 <__sprint_r>
  40481e:	2800      	cmp	r0, #0
  404820:	f040 80a3 	bne.w	40496a <_vfiprintf_r+0x80c>
  404824:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404828:	ebca 0505 	rsb	r5, sl, r5
  40482c:	2d00      	cmp	r5, #0
  40482e:	dd34      	ble.n	40489a <_vfiprintf_r+0x73c>
  404830:	4b49      	ldr	r3, [pc, #292]	; (404958 <_vfiprintf_r+0x7fa>)
  404832:	2d10      	cmp	r5, #16
  404834:	f8cc 3000 	str.w	r3, [ip]
  404838:	dd19      	ble.n	40486e <_vfiprintf_r+0x710>
  40483a:	2310      	movs	r3, #16
  40483c:	f8cc 3004 	str.w	r3, [ip, #4]
  404840:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404842:	3310      	adds	r3, #16
  404844:	9311      	str	r3, [sp, #68]	; 0x44
  404846:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404848:	3301      	adds	r3, #1
  40484a:	2b07      	cmp	r3, #7
  40484c:	9310      	str	r3, [sp, #64]	; 0x40
  40484e:	dc02      	bgt.n	404856 <_vfiprintf_r+0x6f8>
  404850:	f10c 0c08 	add.w	ip, ip, #8
  404854:	e009      	b.n	40486a <_vfiprintf_r+0x70c>
  404856:	4658      	mov	r0, fp
  404858:	4641      	mov	r1, r8
  40485a:	aa0f      	add	r2, sp, #60	; 0x3c
  40485c:	f7ff fc4c 	bl	4040f8 <__sprint_r>
  404860:	2800      	cmp	r0, #0
  404862:	f040 8082 	bne.w	40496a <_vfiprintf_r+0x80c>
  404866:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40486a:	3d10      	subs	r5, #16
  40486c:	e7e0      	b.n	404830 <_vfiprintf_r+0x6d2>
  40486e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404870:	f8cc 5004 	str.w	r5, [ip, #4]
  404874:	441d      	add	r5, r3
  404876:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404878:	9511      	str	r5, [sp, #68]	; 0x44
  40487a:	3301      	adds	r3, #1
  40487c:	2b07      	cmp	r3, #7
  40487e:	9310      	str	r3, [sp, #64]	; 0x40
  404880:	dc02      	bgt.n	404888 <_vfiprintf_r+0x72a>
  404882:	f10c 0c08 	add.w	ip, ip, #8
  404886:	e008      	b.n	40489a <_vfiprintf_r+0x73c>
  404888:	4658      	mov	r0, fp
  40488a:	4641      	mov	r1, r8
  40488c:	aa0f      	add	r2, sp, #60	; 0x3c
  40488e:	f7ff fc33 	bl	4040f8 <__sprint_r>
  404892:	2800      	cmp	r0, #0
  404894:	d169      	bne.n	40496a <_vfiprintf_r+0x80c>
  404896:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40489a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40489c:	e88c 0600 	stmia.w	ip, {r9, sl}
  4048a0:	4453      	add	r3, sl
  4048a2:	9311      	str	r3, [sp, #68]	; 0x44
  4048a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4048a6:	3301      	adds	r3, #1
  4048a8:	2b07      	cmp	r3, #7
  4048aa:	9310      	str	r3, [sp, #64]	; 0x40
  4048ac:	dc02      	bgt.n	4048b4 <_vfiprintf_r+0x756>
  4048ae:	f10c 0308 	add.w	r3, ip, #8
  4048b2:	e007      	b.n	4048c4 <_vfiprintf_r+0x766>
  4048b4:	4658      	mov	r0, fp
  4048b6:	4641      	mov	r1, r8
  4048b8:	aa0f      	add	r2, sp, #60	; 0x3c
  4048ba:	f7ff fc1d 	bl	4040f8 <__sprint_r>
  4048be:	2800      	cmp	r0, #0
  4048c0:	d153      	bne.n	40496a <_vfiprintf_r+0x80c>
  4048c2:	ab1c      	add	r3, sp, #112	; 0x70
  4048c4:	077a      	lsls	r2, r7, #29
  4048c6:	d40a      	bmi.n	4048de <_vfiprintf_r+0x780>
  4048c8:	9d05      	ldr	r5, [sp, #20]
  4048ca:	9804      	ldr	r0, [sp, #16]
  4048cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4048ce:	4284      	cmp	r4, r0
  4048d0:	bfac      	ite	ge
  4048d2:	192d      	addge	r5, r5, r4
  4048d4:	182d      	addlt	r5, r5, r0
  4048d6:	9505      	str	r5, [sp, #20]
  4048d8:	2b00      	cmp	r3, #0
  4048da:	d035      	beq.n	404948 <_vfiprintf_r+0x7ea>
  4048dc:	e02e      	b.n	40493c <_vfiprintf_r+0x7de>
  4048de:	9904      	ldr	r1, [sp, #16]
  4048e0:	1b0d      	subs	r5, r1, r4
  4048e2:	2d00      	cmp	r5, #0
  4048e4:	ddf0      	ble.n	4048c8 <_vfiprintf_r+0x76a>
  4048e6:	4a1b      	ldr	r2, [pc, #108]	; (404954 <_vfiprintf_r+0x7f6>)
  4048e8:	2d10      	cmp	r5, #16
  4048ea:	601a      	str	r2, [r3, #0]
  4048ec:	dd15      	ble.n	40491a <_vfiprintf_r+0x7bc>
  4048ee:	2210      	movs	r2, #16
  4048f0:	605a      	str	r2, [r3, #4]
  4048f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4048f4:	3210      	adds	r2, #16
  4048f6:	9211      	str	r2, [sp, #68]	; 0x44
  4048f8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4048fa:	3201      	adds	r2, #1
  4048fc:	2a07      	cmp	r2, #7
  4048fe:	9210      	str	r2, [sp, #64]	; 0x40
  404900:	dc01      	bgt.n	404906 <_vfiprintf_r+0x7a8>
  404902:	3308      	adds	r3, #8
  404904:	e007      	b.n	404916 <_vfiprintf_r+0x7b8>
  404906:	4658      	mov	r0, fp
  404908:	4641      	mov	r1, r8
  40490a:	aa0f      	add	r2, sp, #60	; 0x3c
  40490c:	f7ff fbf4 	bl	4040f8 <__sprint_r>
  404910:	2800      	cmp	r0, #0
  404912:	d12a      	bne.n	40496a <_vfiprintf_r+0x80c>
  404914:	ab1c      	add	r3, sp, #112	; 0x70
  404916:	3d10      	subs	r5, #16
  404918:	e7e5      	b.n	4048e6 <_vfiprintf_r+0x788>
  40491a:	605d      	str	r5, [r3, #4]
  40491c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40491e:	441d      	add	r5, r3
  404920:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404922:	9511      	str	r5, [sp, #68]	; 0x44
  404924:	3301      	adds	r3, #1
  404926:	2b07      	cmp	r3, #7
  404928:	9310      	str	r3, [sp, #64]	; 0x40
  40492a:	ddcd      	ble.n	4048c8 <_vfiprintf_r+0x76a>
  40492c:	4658      	mov	r0, fp
  40492e:	4641      	mov	r1, r8
  404930:	aa0f      	add	r2, sp, #60	; 0x3c
  404932:	f7ff fbe1 	bl	4040f8 <__sprint_r>
  404936:	2800      	cmp	r0, #0
  404938:	d0c6      	beq.n	4048c8 <_vfiprintf_r+0x76a>
  40493a:	e016      	b.n	40496a <_vfiprintf_r+0x80c>
  40493c:	4658      	mov	r0, fp
  40493e:	4641      	mov	r1, r8
  404940:	aa0f      	add	r2, sp, #60	; 0x3c
  404942:	f7ff fbd9 	bl	4040f8 <__sprint_r>
  404946:	b980      	cbnz	r0, 40496a <_vfiprintf_r+0x80c>
  404948:	2300      	movs	r3, #0
  40494a:	9310      	str	r3, [sp, #64]	; 0x40
  40494c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404950:	e44a      	b.n	4041e8 <_vfiprintf_r+0x8a>
  404952:	bf00      	nop
  404954:	00408ef2 	.word	0x00408ef2
  404958:	00408f02 	.word	0x00408f02
  40495c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40495e:	b123      	cbz	r3, 40496a <_vfiprintf_r+0x80c>
  404960:	4658      	mov	r0, fp
  404962:	4641      	mov	r1, r8
  404964:	aa0f      	add	r2, sp, #60	; 0x3c
  404966:	f7ff fbc7 	bl	4040f8 <__sprint_r>
  40496a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40496e:	065b      	lsls	r3, r3, #25
  404970:	f53f ac24 	bmi.w	4041bc <_vfiprintf_r+0x5e>
  404974:	9805      	ldr	r0, [sp, #20]
  404976:	b02d      	add	sp, #180	; 0xb4
  404978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040497c <vfiprintf>:
  40497c:	b530      	push	{r4, r5, lr}
  40497e:	4613      	mov	r3, r2
  404980:	4a04      	ldr	r2, [pc, #16]	; (404994 <vfiprintf+0x18>)
  404982:	4605      	mov	r5, r0
  404984:	460c      	mov	r4, r1
  404986:	6810      	ldr	r0, [r2, #0]
  404988:	4629      	mov	r1, r5
  40498a:	4622      	mov	r2, r4
  40498c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  404990:	f7ff bbe5 	b.w	40415e <_vfiprintf_r>
  404994:	200000e8 	.word	0x200000e8

00404998 <__sbprintf>:
  404998:	b570      	push	{r4, r5, r6, lr}
  40499a:	460c      	mov	r4, r1
  40499c:	8989      	ldrh	r1, [r1, #12]
  40499e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4049a2:	f021 0102 	bic.w	r1, r1, #2
  4049a6:	f8ad 100c 	strh.w	r1, [sp, #12]
  4049aa:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4049ac:	4606      	mov	r6, r0
  4049ae:	9119      	str	r1, [sp, #100]	; 0x64
  4049b0:	89e1      	ldrh	r1, [r4, #14]
  4049b2:	f8ad 100e 	strh.w	r1, [sp, #14]
  4049b6:	69e1      	ldr	r1, [r4, #28]
  4049b8:	9107      	str	r1, [sp, #28]
  4049ba:	6a61      	ldr	r1, [r4, #36]	; 0x24
  4049bc:	9109      	str	r1, [sp, #36]	; 0x24
  4049be:	a91a      	add	r1, sp, #104	; 0x68
  4049c0:	9100      	str	r1, [sp, #0]
  4049c2:	9104      	str	r1, [sp, #16]
  4049c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4049c8:	9102      	str	r1, [sp, #8]
  4049ca:	9105      	str	r1, [sp, #20]
  4049cc:	2100      	movs	r1, #0
  4049ce:	9106      	str	r1, [sp, #24]
  4049d0:	4669      	mov	r1, sp
  4049d2:	f7ff fbc4 	bl	40415e <_vfiprintf_r>
  4049d6:	1e05      	subs	r5, r0, #0
  4049d8:	db07      	blt.n	4049ea <__sbprintf+0x52>
  4049da:	4630      	mov	r0, r6
  4049dc:	4669      	mov	r1, sp
  4049de:	f000 ff46 	bl	40586e <_fflush_r>
  4049e2:	2800      	cmp	r0, #0
  4049e4:	bf18      	it	ne
  4049e6:	f04f 35ff 	movne.w	r5, #4294967295
  4049ea:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4049ee:	065b      	lsls	r3, r3, #25
  4049f0:	d503      	bpl.n	4049fa <__sbprintf+0x62>
  4049f2:	89a3      	ldrh	r3, [r4, #12]
  4049f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4049f8:	81a3      	strh	r3, [r4, #12]
  4049fa:	4628      	mov	r0, r5
  4049fc:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404a00:	bd70      	pop	{r4, r5, r6, pc}
  404a02:	bf00      	nop

00404a04 <__swsetup_r>:
  404a04:	b538      	push	{r3, r4, r5, lr}
  404a06:	4b2b      	ldr	r3, [pc, #172]	; (404ab4 <__swsetup_r+0xb0>)
  404a08:	4605      	mov	r5, r0
  404a0a:	6818      	ldr	r0, [r3, #0]
  404a0c:	460c      	mov	r4, r1
  404a0e:	b118      	cbz	r0, 404a18 <__swsetup_r+0x14>
  404a10:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404a12:	b90b      	cbnz	r3, 404a18 <__swsetup_r+0x14>
  404a14:	f000 ff74 	bl	405900 <__sinit>
  404a18:	89a2      	ldrh	r2, [r4, #12]
  404a1a:	b293      	uxth	r3, r2
  404a1c:	0718      	lsls	r0, r3, #28
  404a1e:	d420      	bmi.n	404a62 <__swsetup_r+0x5e>
  404a20:	06d9      	lsls	r1, r3, #27
  404a22:	d405      	bmi.n	404a30 <__swsetup_r+0x2c>
  404a24:	2309      	movs	r3, #9
  404a26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404a2a:	602b      	str	r3, [r5, #0]
  404a2c:	81a2      	strh	r2, [r4, #12]
  404a2e:	e03b      	b.n	404aa8 <__swsetup_r+0xa4>
  404a30:	0758      	lsls	r0, r3, #29
  404a32:	d512      	bpl.n	404a5a <__swsetup_r+0x56>
  404a34:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404a36:	b141      	cbz	r1, 404a4a <__swsetup_r+0x46>
  404a38:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404a3c:	4299      	cmp	r1, r3
  404a3e:	d002      	beq.n	404a46 <__swsetup_r+0x42>
  404a40:	4628      	mov	r0, r5
  404a42:	f001 f8f7 	bl	405c34 <_free_r>
  404a46:	2300      	movs	r3, #0
  404a48:	6323      	str	r3, [r4, #48]	; 0x30
  404a4a:	89a3      	ldrh	r3, [r4, #12]
  404a4c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  404a50:	81a3      	strh	r3, [r4, #12]
  404a52:	2300      	movs	r3, #0
  404a54:	6063      	str	r3, [r4, #4]
  404a56:	6923      	ldr	r3, [r4, #16]
  404a58:	6023      	str	r3, [r4, #0]
  404a5a:	89a3      	ldrh	r3, [r4, #12]
  404a5c:	f043 0308 	orr.w	r3, r3, #8
  404a60:	81a3      	strh	r3, [r4, #12]
  404a62:	6923      	ldr	r3, [r4, #16]
  404a64:	b94b      	cbnz	r3, 404a7a <__swsetup_r+0x76>
  404a66:	89a3      	ldrh	r3, [r4, #12]
  404a68:	f403 7320 	and.w	r3, r3, #640	; 0x280
  404a6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404a70:	d003      	beq.n	404a7a <__swsetup_r+0x76>
  404a72:	4628      	mov	r0, r5
  404a74:	4621      	mov	r1, r4
  404a76:	f001 fb5d 	bl	406134 <__smakebuf_r>
  404a7a:	89a3      	ldrh	r3, [r4, #12]
  404a7c:	f013 0201 	ands.w	r2, r3, #1
  404a80:	d005      	beq.n	404a8e <__swsetup_r+0x8a>
  404a82:	2200      	movs	r2, #0
  404a84:	60a2      	str	r2, [r4, #8]
  404a86:	6962      	ldr	r2, [r4, #20]
  404a88:	4252      	negs	r2, r2
  404a8a:	61a2      	str	r2, [r4, #24]
  404a8c:	e003      	b.n	404a96 <__swsetup_r+0x92>
  404a8e:	0799      	lsls	r1, r3, #30
  404a90:	bf58      	it	pl
  404a92:	6962      	ldrpl	r2, [r4, #20]
  404a94:	60a2      	str	r2, [r4, #8]
  404a96:	6922      	ldr	r2, [r4, #16]
  404a98:	b94a      	cbnz	r2, 404aae <__swsetup_r+0xaa>
  404a9a:	f003 0080 	and.w	r0, r3, #128	; 0x80
  404a9e:	b280      	uxth	r0, r0
  404aa0:	b130      	cbz	r0, 404ab0 <__swsetup_r+0xac>
  404aa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404aa6:	81a3      	strh	r3, [r4, #12]
  404aa8:	f04f 30ff 	mov.w	r0, #4294967295
  404aac:	bd38      	pop	{r3, r4, r5, pc}
  404aae:	2000      	movs	r0, #0
  404ab0:	bd38      	pop	{r3, r4, r5, pc}
  404ab2:	bf00      	nop
  404ab4:	200000e8 	.word	0x200000e8

00404ab8 <register_fini>:
  404ab8:	4b02      	ldr	r3, [pc, #8]	; (404ac4 <register_fini+0xc>)
  404aba:	b113      	cbz	r3, 404ac2 <register_fini+0xa>
  404abc:	4802      	ldr	r0, [pc, #8]	; (404ac8 <register_fini+0x10>)
  404abe:	f000 b805 	b.w	404acc <atexit>
  404ac2:	4770      	bx	lr
  404ac4:	00000000 	.word	0x00000000
  404ac8:	00405a95 	.word	0x00405a95

00404acc <atexit>:
  404acc:	4601      	mov	r1, r0
  404ace:	2000      	movs	r0, #0
  404ad0:	4602      	mov	r2, r0
  404ad2:	4603      	mov	r3, r0
  404ad4:	f003 b924 	b.w	407d20 <__register_exitproc>

00404ad8 <quorem>:
  404ad8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404adc:	6903      	ldr	r3, [r0, #16]
  404ade:	690c      	ldr	r4, [r1, #16]
  404ae0:	4680      	mov	r8, r0
  404ae2:	42a3      	cmp	r3, r4
  404ae4:	f2c0 8083 	blt.w	404bee <quorem+0x116>
  404ae8:	3c01      	subs	r4, #1
  404aea:	00a2      	lsls	r2, r4, #2
  404aec:	f101 0714 	add.w	r7, r1, #20
  404af0:	f100 0514 	add.w	r5, r0, #20
  404af4:	4691      	mov	r9, r2
  404af6:	9200      	str	r2, [sp, #0]
  404af8:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
  404afc:	442a      	add	r2, r5
  404afe:	9201      	str	r2, [sp, #4]
  404b00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  404b04:	3601      	adds	r6, #1
  404b06:	fbb2 f6f6 	udiv	r6, r2, r6
  404b0a:	44b9      	add	r9, r7
  404b0c:	2e00      	cmp	r6, #0
  404b0e:	d03b      	beq.n	404b88 <quorem+0xb0>
  404b10:	f04f 0e00 	mov.w	lr, #0
  404b14:	463a      	mov	r2, r7
  404b16:	4628      	mov	r0, r5
  404b18:	46f3      	mov	fp, lr
  404b1a:	f852 cb04 	ldr.w	ip, [r2], #4
  404b1e:	6803      	ldr	r3, [r0, #0]
  404b20:	fa1f fa8c 	uxth.w	sl, ip
  404b24:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  404b28:	fb0a ea06 	mla	sl, sl, r6, lr
  404b2c:	fb0c fc06 	mul.w	ip, ip, r6
  404b30:	eb0c 4c1a 	add.w	ip, ip, sl, lsr #16
  404b34:	fa1f fa8a 	uxth.w	sl, sl
  404b38:	ebca 0b0b 	rsb	fp, sl, fp
  404b3c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
  404b40:	fa1f fa83 	uxth.w	sl, r3
  404b44:	fa1f fc8c 	uxth.w	ip, ip
  404b48:	44da      	add	sl, fp
  404b4a:	ebcc 4c13 	rsb	ip, ip, r3, lsr #16
  404b4e:	eb0c 4c2a 	add.w	ip, ip, sl, asr #16
  404b52:	fa1f fa8a 	uxth.w	sl, sl
  404b56:	ea4a 4a0c 	orr.w	sl, sl, ip, lsl #16
  404b5a:	454a      	cmp	r2, r9
  404b5c:	ea4f 4b2c 	mov.w	fp, ip, asr #16
  404b60:	f840 ab04 	str.w	sl, [r0], #4
  404b64:	d9d9      	bls.n	404b1a <quorem+0x42>
  404b66:	9a00      	ldr	r2, [sp, #0]
  404b68:	58ab      	ldr	r3, [r5, r2]
  404b6a:	b96b      	cbnz	r3, 404b88 <quorem+0xb0>
  404b6c:	9a01      	ldr	r2, [sp, #4]
  404b6e:	1f13      	subs	r3, r2, #4
  404b70:	42ab      	cmp	r3, r5
  404b72:	461a      	mov	r2, r3
  404b74:	d802      	bhi.n	404b7c <quorem+0xa4>
  404b76:	f8c8 4010 	str.w	r4, [r8, #16]
  404b7a:	e005      	b.n	404b88 <quorem+0xb0>
  404b7c:	6812      	ldr	r2, [r2, #0]
  404b7e:	3b04      	subs	r3, #4
  404b80:	2a00      	cmp	r2, #0
  404b82:	d1f8      	bne.n	404b76 <quorem+0x9e>
  404b84:	3c01      	subs	r4, #1
  404b86:	e7f3      	b.n	404b70 <quorem+0x98>
  404b88:	4640      	mov	r0, r8
  404b8a:	f001 ffae 	bl	406aea <__mcmp>
  404b8e:	2800      	cmp	r0, #0
  404b90:	db2b      	blt.n	404bea <quorem+0x112>
  404b92:	3601      	adds	r6, #1
  404b94:	462b      	mov	r3, r5
  404b96:	2000      	movs	r0, #0
  404b98:	f857 cb04 	ldr.w	ip, [r7], #4
  404b9c:	681a      	ldr	r2, [r3, #0]
  404b9e:	fa1f f18c 	uxth.w	r1, ip
  404ba2:	1a41      	subs	r1, r0, r1
  404ba4:	fa1f fa82 	uxth.w	sl, r2
  404ba8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  404bac:	4451      	add	r1, sl
  404bae:	ebcc 4212 	rsb	r2, ip, r2, lsr #16
  404bb2:	eb02 4221 	add.w	r2, r2, r1, asr #16
  404bb6:	b289      	uxth	r1, r1
  404bb8:	1410      	asrs	r0, r2, #16
  404bba:	454f      	cmp	r7, r9
  404bbc:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
  404bc0:	f843 2b04 	str.w	r2, [r3], #4
  404bc4:	d9e8      	bls.n	404b98 <quorem+0xc0>
  404bc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  404bca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
  404bce:	b962      	cbnz	r2, 404bea <quorem+0x112>
  404bd0:	3b04      	subs	r3, #4
  404bd2:	42ab      	cmp	r3, r5
  404bd4:	461a      	mov	r2, r3
  404bd6:	d802      	bhi.n	404bde <quorem+0x106>
  404bd8:	f8c8 4010 	str.w	r4, [r8, #16]
  404bdc:	e005      	b.n	404bea <quorem+0x112>
  404bde:	6812      	ldr	r2, [r2, #0]
  404be0:	3b04      	subs	r3, #4
  404be2:	2a00      	cmp	r2, #0
  404be4:	d1f8      	bne.n	404bd8 <quorem+0x100>
  404be6:	3c01      	subs	r4, #1
  404be8:	e7f3      	b.n	404bd2 <quorem+0xfa>
  404bea:	4630      	mov	r0, r6
  404bec:	e000      	b.n	404bf0 <quorem+0x118>
  404bee:	2000      	movs	r0, #0
  404bf0:	b003      	add	sp, #12
  404bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404bf6 <_dtoa_r>:
  404bf6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404bfa:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404bfc:	b09b      	sub	sp, #108	; 0x6c
  404bfe:	4682      	mov	sl, r0
  404c00:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c02:	e9cd 2304 	strd	r2, r3, [sp, #16]
  404c06:	b151      	cbz	r1, 404c1e <_dtoa_r+0x28>
  404c08:	6c43      	ldr	r3, [r0, #68]	; 0x44
  404c0a:	2201      	movs	r2, #1
  404c0c:	604b      	str	r3, [r1, #4]
  404c0e:	fa02 f303 	lsl.w	r3, r2, r3
  404c12:	608b      	str	r3, [r1, #8]
  404c14:	f001 fd64 	bl	4066e0 <_Bfree>
  404c18:	2300      	movs	r3, #0
  404c1a:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
  404c1e:	9805      	ldr	r0, [sp, #20]
  404c20:	2800      	cmp	r0, #0
  404c22:	da05      	bge.n	404c30 <_dtoa_r+0x3a>
  404c24:	2301      	movs	r3, #1
  404c26:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
  404c2a:	6023      	str	r3, [r4, #0]
  404c2c:	9105      	str	r1, [sp, #20]
  404c2e:	e001      	b.n	404c34 <_dtoa_r+0x3e>
  404c30:	2300      	movs	r3, #0
  404c32:	6023      	str	r3, [r4, #0]
  404c34:	9f05      	ldr	r7, [sp, #20]
  404c36:	4a9c      	ldr	r2, [pc, #624]	; (404ea8 <_dtoa_r+0x2b2>)
  404c38:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
  404c3c:	0d1b      	lsrs	r3, r3, #20
  404c3e:	051b      	lsls	r3, r3, #20
  404c40:	4293      	cmp	r3, r2
  404c42:	d11d      	bne.n	404c80 <_dtoa_r+0x8a>
  404c44:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404c46:	f242 730f 	movw	r3, #9999	; 0x270f
  404c4a:	6013      	str	r3, [r2, #0]
  404c4c:	9b04      	ldr	r3, [sp, #16]
  404c4e:	b943      	cbnz	r3, 404c62 <_dtoa_r+0x6c>
  404c50:	4b96      	ldr	r3, [pc, #600]	; (404eac <_dtoa_r+0x2b6>)
  404c52:	4a97      	ldr	r2, [pc, #604]	; (404eb0 <_dtoa_r+0x2ba>)
  404c54:	f3c7 0013 	ubfx	r0, r7, #0, #20
  404c58:	2800      	cmp	r0, #0
  404c5a:	bf0c      	ite	eq
  404c5c:	4610      	moveq	r0, r2
  404c5e:	4618      	movne	r0, r3
  404c60:	e000      	b.n	404c64 <_dtoa_r+0x6e>
  404c62:	4892      	ldr	r0, [pc, #584]	; (404eac <_dtoa_r+0x2b6>)
  404c64:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  404c66:	2f00      	cmp	r7, #0
  404c68:	f000 856f 	beq.w	40574a <_dtoa_r+0xb54>
  404c6c:	78c3      	ldrb	r3, [r0, #3]
  404c6e:	b113      	cbz	r3, 404c76 <_dtoa_r+0x80>
  404c70:	f100 0308 	add.w	r3, r0, #8
  404c74:	e000      	b.n	404c78 <_dtoa_r+0x82>
  404c76:	1cc3      	adds	r3, r0, #3
  404c78:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  404c7a:	603b      	str	r3, [r7, #0]
  404c7c:	f000 bd65 	b.w	40574a <_dtoa_r+0xb54>
  404c80:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  404c84:	2200      	movs	r2, #0
  404c86:	4620      	mov	r0, r4
  404c88:	4629      	mov	r1, r5
  404c8a:	2300      	movs	r3, #0
  404c8c:	f003 f9b4 	bl	407ff8 <__aeabi_dcmpeq>
  404c90:	4680      	mov	r8, r0
  404c92:	b158      	cbz	r0, 404cac <_dtoa_r+0xb6>
  404c94:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404c96:	2301      	movs	r3, #1
  404c98:	603b      	str	r3, [r7, #0]
  404c9a:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  404c9c:	2f00      	cmp	r7, #0
  404c9e:	f000 8551 	beq.w	405744 <_dtoa_r+0xb4e>
  404ca2:	4884      	ldr	r0, [pc, #528]	; (404eb4 <_dtoa_r+0x2be>)
  404ca4:	6038      	str	r0, [r7, #0]
  404ca6:	3801      	subs	r0, #1
  404ca8:	f000 bd4f 	b.w	40574a <_dtoa_r+0xb54>
  404cac:	ab19      	add	r3, sp, #100	; 0x64
  404cae:	9300      	str	r3, [sp, #0]
  404cb0:	ab18      	add	r3, sp, #96	; 0x60
  404cb2:	9301      	str	r3, [sp, #4]
  404cb4:	4650      	mov	r0, sl
  404cb6:	4622      	mov	r2, r4
  404cb8:	462b      	mov	r3, r5
  404cba:	f002 f806 	bl	406cca <__d2b>
  404cbe:	f3c7 560a 	ubfx	r6, r7, #20, #11
  404cc2:	4683      	mov	fp, r0
  404cc4:	b15e      	cbz	r6, 404cde <_dtoa_r+0xe8>
  404cc6:	f3c5 0313 	ubfx	r3, r5, #0, #20
  404cca:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  404cce:	4620      	mov	r0, r4
  404cd0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404cd4:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
  404cd8:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  404cdc:	e01c      	b.n	404d18 <_dtoa_r+0x122>
  404cde:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404ce0:	9e18      	ldr	r6, [sp, #96]	; 0x60
  404ce2:	441e      	add	r6, r3
  404ce4:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  404ce8:	429e      	cmp	r6, r3
  404cea:	db09      	blt.n	404d00 <_dtoa_r+0x10a>
  404cec:	9904      	ldr	r1, [sp, #16]
  404cee:	331f      	adds	r3, #31
  404cf0:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404cf4:	1b9b      	subs	r3, r3, r6
  404cf6:	fa21 f000 	lsr.w	r0, r1, r0
  404cfa:	409f      	lsls	r7, r3
  404cfc:	4338      	orrs	r0, r7
  404cfe:	e004      	b.n	404d0a <_dtoa_r+0x114>
  404d00:	486d      	ldr	r0, [pc, #436]	; (404eb8 <_dtoa_r+0x2c2>)
  404d02:	9a04      	ldr	r2, [sp, #16]
  404d04:	1b80      	subs	r0, r0, r6
  404d06:	fa02 f000 	lsl.w	r0, r2, r0
  404d0a:	f7fd fb87 	bl	40241c <__aeabi_ui2d>
  404d0e:	2701      	movs	r7, #1
  404d10:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404d14:	3e01      	subs	r6, #1
  404d16:	9715      	str	r7, [sp, #84]	; 0x54
  404d18:	2200      	movs	r2, #0
  404d1a:	4b68      	ldr	r3, [pc, #416]	; (404ebc <_dtoa_r+0x2c6>)
  404d1c:	f7fd fa40 	bl	4021a0 <__aeabi_dsub>
  404d20:	a35b      	add	r3, pc, #364	; (adr r3, 404e90 <_dtoa_r+0x29a>)
  404d22:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d26:	f7fd fbef 	bl	402508 <__aeabi_dmul>
  404d2a:	a35b      	add	r3, pc, #364	; (adr r3, 404e98 <_dtoa_r+0x2a2>)
  404d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d30:	f7fd fa38 	bl	4021a4 <__adddf3>
  404d34:	4604      	mov	r4, r0
  404d36:	4630      	mov	r0, r6
  404d38:	460d      	mov	r5, r1
  404d3a:	f7fd fb7f 	bl	40243c <__aeabi_i2d>
  404d3e:	a358      	add	r3, pc, #352	; (adr r3, 404ea0 <_dtoa_r+0x2aa>)
  404d40:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d44:	f7fd fbe0 	bl	402508 <__aeabi_dmul>
  404d48:	4602      	mov	r2, r0
  404d4a:	460b      	mov	r3, r1
  404d4c:	4620      	mov	r0, r4
  404d4e:	4629      	mov	r1, r5
  404d50:	f7fd fa28 	bl	4021a4 <__adddf3>
  404d54:	4604      	mov	r4, r0
  404d56:	460d      	mov	r5, r1
  404d58:	f003 f980 	bl	40805c <__aeabi_d2iz>
  404d5c:	4629      	mov	r1, r5
  404d5e:	4681      	mov	r9, r0
  404d60:	2200      	movs	r2, #0
  404d62:	4620      	mov	r0, r4
  404d64:	2300      	movs	r3, #0
  404d66:	f003 f951 	bl	40800c <__aeabi_dcmplt>
  404d6a:	b158      	cbz	r0, 404d84 <_dtoa_r+0x18e>
  404d6c:	4648      	mov	r0, r9
  404d6e:	f7fd fb65 	bl	40243c <__aeabi_i2d>
  404d72:	4602      	mov	r2, r0
  404d74:	460b      	mov	r3, r1
  404d76:	4620      	mov	r0, r4
  404d78:	4629      	mov	r1, r5
  404d7a:	f003 f93d 	bl	407ff8 <__aeabi_dcmpeq>
  404d7e:	b908      	cbnz	r0, 404d84 <_dtoa_r+0x18e>
  404d80:	f109 39ff 	add.w	r9, r9, #4294967295
  404d84:	f1b9 0f16 	cmp.w	r9, #22
  404d88:	d80d      	bhi.n	404da6 <_dtoa_r+0x1b0>
  404d8a:	4b4d      	ldr	r3, [pc, #308]	; (404ec0 <_dtoa_r+0x2ca>)
  404d8c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404d90:	e9d3 0100 	ldrd	r0, r1, [r3]
  404d94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404d98:	f003 f956 	bl	408048 <__aeabi_dcmpgt>
  404d9c:	b130      	cbz	r0, 404dac <_dtoa_r+0x1b6>
  404d9e:	f109 39ff 	add.w	r9, r9, #4294967295
  404da2:	2700      	movs	r7, #0
  404da4:	e000      	b.n	404da8 <_dtoa_r+0x1b2>
  404da6:	2701      	movs	r7, #1
  404da8:	9714      	str	r7, [sp, #80]	; 0x50
  404daa:	e000      	b.n	404dae <_dtoa_r+0x1b8>
  404dac:	9014      	str	r0, [sp, #80]	; 0x50
  404dae:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404db0:	1b9e      	subs	r6, r3, r6
  404db2:	3e01      	subs	r6, #1
  404db4:	960a      	str	r6, [sp, #40]	; 0x28
  404db6:	d504      	bpl.n	404dc2 <_dtoa_r+0x1cc>
  404db8:	4277      	negs	r7, r6
  404dba:	9708      	str	r7, [sp, #32]
  404dbc:	2700      	movs	r7, #0
  404dbe:	970a      	str	r7, [sp, #40]	; 0x28
  404dc0:	e001      	b.n	404dc6 <_dtoa_r+0x1d0>
  404dc2:	2700      	movs	r7, #0
  404dc4:	9708      	str	r7, [sp, #32]
  404dc6:	f1b9 0f00 	cmp.w	r9, #0
  404dca:	db07      	blt.n	404ddc <_dtoa_r+0x1e6>
  404dcc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404dce:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  404dd2:	444f      	add	r7, r9
  404dd4:	970a      	str	r7, [sp, #40]	; 0x28
  404dd6:	2700      	movs	r7, #0
  404dd8:	970e      	str	r7, [sp, #56]	; 0x38
  404dda:	e008      	b.n	404dee <_dtoa_r+0x1f8>
  404ddc:	9f08      	ldr	r7, [sp, #32]
  404dde:	ebc9 0707 	rsb	r7, r9, r7
  404de2:	9708      	str	r7, [sp, #32]
  404de4:	f1c9 0700 	rsb	r7, r9, #0
  404de8:	970e      	str	r7, [sp, #56]	; 0x38
  404dea:	2700      	movs	r7, #0
  404dec:	9711      	str	r7, [sp, #68]	; 0x44
  404dee:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404df0:	2f09      	cmp	r7, #9
  404df2:	d829      	bhi.n	404e48 <_dtoa_r+0x252>
  404df4:	2f05      	cmp	r7, #5
  404df6:	bfc4      	itt	gt
  404df8:	3f04      	subgt	r7, #4
  404dfa:	9724      	strgt	r7, [sp, #144]	; 0x90
  404dfc:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404dfe:	bfc8      	it	gt
  404e00:	2400      	movgt	r4, #0
  404e02:	f1a7 0302 	sub.w	r3, r7, #2
  404e06:	bfd8      	it	le
  404e08:	2401      	movle	r4, #1
  404e0a:	2b03      	cmp	r3, #3
  404e0c:	d821      	bhi.n	404e52 <_dtoa_r+0x25c>
  404e0e:	e8df f003 	tbb	[pc, r3]
  404e12:	0f06      	.short	0x0f06
  404e14:	0402      	.short	0x0402
  404e16:	2701      	movs	r7, #1
  404e18:	e002      	b.n	404e20 <_dtoa_r+0x22a>
  404e1a:	2701      	movs	r7, #1
  404e1c:	e009      	b.n	404e32 <_dtoa_r+0x23c>
  404e1e:	2700      	movs	r7, #0
  404e20:	970f      	str	r7, [sp, #60]	; 0x3c
  404e22:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404e24:	2f00      	cmp	r7, #0
  404e26:	dd1e      	ble.n	404e66 <_dtoa_r+0x270>
  404e28:	970b      	str	r7, [sp, #44]	; 0x2c
  404e2a:	9707      	str	r7, [sp, #28]
  404e2c:	463b      	mov	r3, r7
  404e2e:	e01f      	b.n	404e70 <_dtoa_r+0x27a>
  404e30:	2700      	movs	r7, #0
  404e32:	970f      	str	r7, [sp, #60]	; 0x3c
  404e34:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404e36:	444f      	add	r7, r9
  404e38:	970b      	str	r7, [sp, #44]	; 0x2c
  404e3a:	3701      	adds	r7, #1
  404e3c:	463b      	mov	r3, r7
  404e3e:	9707      	str	r7, [sp, #28]
  404e40:	2b01      	cmp	r3, #1
  404e42:	bfb8      	it	lt
  404e44:	2301      	movlt	r3, #1
  404e46:	e013      	b.n	404e70 <_dtoa_r+0x27a>
  404e48:	2401      	movs	r4, #1
  404e4a:	2700      	movs	r7, #0
  404e4c:	9724      	str	r7, [sp, #144]	; 0x90
  404e4e:	940f      	str	r4, [sp, #60]	; 0x3c
  404e50:	e001      	b.n	404e56 <_dtoa_r+0x260>
  404e52:	2701      	movs	r7, #1
  404e54:	970f      	str	r7, [sp, #60]	; 0x3c
  404e56:	f04f 37ff 	mov.w	r7, #4294967295
  404e5a:	970b      	str	r7, [sp, #44]	; 0x2c
  404e5c:	9707      	str	r7, [sp, #28]
  404e5e:	2700      	movs	r7, #0
  404e60:	2312      	movs	r3, #18
  404e62:	9725      	str	r7, [sp, #148]	; 0x94
  404e64:	e004      	b.n	404e70 <_dtoa_r+0x27a>
  404e66:	2701      	movs	r7, #1
  404e68:	970b      	str	r7, [sp, #44]	; 0x2c
  404e6a:	9707      	str	r7, [sp, #28]
  404e6c:	463b      	mov	r3, r7
  404e6e:	9725      	str	r7, [sp, #148]	; 0x94
  404e70:	2200      	movs	r2, #0
  404e72:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
  404e76:	2204      	movs	r2, #4
  404e78:	f102 0114 	add.w	r1, r2, #20
  404e7c:	4299      	cmp	r1, r3
  404e7e:	d821      	bhi.n	404ec4 <_dtoa_r+0x2ce>
  404e80:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  404e84:	0052      	lsls	r2, r2, #1
  404e86:	3101      	adds	r1, #1
  404e88:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
  404e8c:	e7f4      	b.n	404e78 <_dtoa_r+0x282>
  404e8e:	bf00      	nop
  404e90:	636f4361 	.word	0x636f4361
  404e94:	3fd287a7 	.word	0x3fd287a7
  404e98:	8b60c8b3 	.word	0x8b60c8b3
  404e9c:	3fc68a28 	.word	0x3fc68a28
  404ea0:	509f79fb 	.word	0x509f79fb
  404ea4:	3fd34413 	.word	0x3fd34413
  404ea8:	7ff00000 	.word	0x7ff00000
  404eac:	00408f1b 	.word	0x00408f1b
  404eb0:	00408f12 	.word	0x00408f12
  404eb4:	00408ef1 	.word	0x00408ef1
  404eb8:	fffffbee 	.word	0xfffffbee
  404ebc:	3ff80000 	.word	0x3ff80000
  404ec0:	00408f38 	.word	0x00408f38
  404ec4:	4650      	mov	r0, sl
  404ec6:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  404eca:	f001 fbe3 	bl	406694 <_Balloc>
  404ece:	9f07      	ldr	r7, [sp, #28]
  404ed0:	9009      	str	r0, [sp, #36]	; 0x24
  404ed2:	2f0e      	cmp	r7, #14
  404ed4:	f8ca 0040 	str.w	r0, [sl, #64]	; 0x40
  404ed8:	f200 816a 	bhi.w	4051b0 <_dtoa_r+0x5ba>
  404edc:	2c00      	cmp	r4, #0
  404ede:	f000 8167 	beq.w	4051b0 <_dtoa_r+0x5ba>
  404ee2:	f1b9 0f00 	cmp.w	r9, #0
  404ee6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404eea:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404eee:	dd31      	ble.n	404f54 <_dtoa_r+0x35e>
  404ef0:	4a80      	ldr	r2, [pc, #512]	; (4050f4 <_dtoa_r+0x4fe>)
  404ef2:	f009 030f 	and.w	r3, r9, #15
  404ef6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  404efa:	ea4f 1429 	mov.w	r4, r9, asr #4
  404efe:	e9d3 0100 	ldrd	r0, r1, [r3]
  404f02:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404f06:	06e0      	lsls	r0, r4, #27
  404f08:	d50c      	bpl.n	404f24 <_dtoa_r+0x32e>
  404f0a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404f0e:	4b7a      	ldr	r3, [pc, #488]	; (4050f8 <_dtoa_r+0x502>)
  404f10:	f004 040f 	and.w	r4, r4, #15
  404f14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404f18:	f7fd fc20 	bl	40275c <__aeabi_ddiv>
  404f1c:	2703      	movs	r7, #3
  404f1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404f22:	e000      	b.n	404f26 <_dtoa_r+0x330>
  404f24:	2702      	movs	r7, #2
  404f26:	4d74      	ldr	r5, [pc, #464]	; (4050f8 <_dtoa_r+0x502>)
  404f28:	b16c      	cbz	r4, 404f46 <_dtoa_r+0x350>
  404f2a:	07e1      	lsls	r1, r4, #31
  404f2c:	d508      	bpl.n	404f40 <_dtoa_r+0x34a>
  404f2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  404f32:	e9d5 2300 	ldrd	r2, r3, [r5]
  404f36:	f7fd fae7 	bl	402508 <__aeabi_dmul>
  404f3a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404f3e:	3701      	adds	r7, #1
  404f40:	1064      	asrs	r4, r4, #1
  404f42:	3508      	adds	r5, #8
  404f44:	e7f0      	b.n	404f28 <_dtoa_r+0x332>
  404f46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404f4a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  404f4e:	f7fd fc05 	bl	40275c <__aeabi_ddiv>
  404f52:	e01b      	b.n	404f8c <_dtoa_r+0x396>
  404f54:	f1c9 0400 	rsb	r4, r9, #0
  404f58:	b1dc      	cbz	r4, 404f92 <_dtoa_r+0x39c>
  404f5a:	4b66      	ldr	r3, [pc, #408]	; (4050f4 <_dtoa_r+0x4fe>)
  404f5c:	f004 020f 	and.w	r2, r4, #15
  404f60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404f64:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404f68:	e9d3 2300 	ldrd	r2, r3, [r3]
  404f6c:	f7fd facc 	bl	402508 <__aeabi_dmul>
  404f70:	4d61      	ldr	r5, [pc, #388]	; (4050f8 <_dtoa_r+0x502>)
  404f72:	1124      	asrs	r4, r4, #4
  404f74:	2702      	movs	r7, #2
  404f76:	b14c      	cbz	r4, 404f8c <_dtoa_r+0x396>
  404f78:	07e2      	lsls	r2, r4, #31
  404f7a:	d504      	bpl.n	404f86 <_dtoa_r+0x390>
  404f7c:	e9d5 2300 	ldrd	r2, r3, [r5]
  404f80:	3701      	adds	r7, #1
  404f82:	f7fd fac1 	bl	402508 <__aeabi_dmul>
  404f86:	1064      	asrs	r4, r4, #1
  404f88:	3508      	adds	r5, #8
  404f8a:	e7f4      	b.n	404f76 <_dtoa_r+0x380>
  404f8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404f90:	e000      	b.n	404f94 <_dtoa_r+0x39e>
  404f92:	2702      	movs	r7, #2
  404f94:	9914      	ldr	r1, [sp, #80]	; 0x50
  404f96:	b1e9      	cbz	r1, 404fd4 <_dtoa_r+0x3de>
  404f98:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  404f9c:	2200      	movs	r2, #0
  404f9e:	4620      	mov	r0, r4
  404fa0:	4629      	mov	r1, r5
  404fa2:	4b56      	ldr	r3, [pc, #344]	; (4050fc <_dtoa_r+0x506>)
  404fa4:	f003 f832 	bl	40800c <__aeabi_dcmplt>
  404fa8:	b1c8      	cbz	r0, 404fde <_dtoa_r+0x3e8>
  404faa:	9a07      	ldr	r2, [sp, #28]
  404fac:	b1e2      	cbz	r2, 404fe8 <_dtoa_r+0x3f2>
  404fae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404fb0:	2b00      	cmp	r3, #0
  404fb2:	f340 80f9 	ble.w	4051a8 <_dtoa_r+0x5b2>
  404fb6:	f109 30ff 	add.w	r0, r9, #4294967295
  404fba:	9010      	str	r0, [sp, #64]	; 0x40
  404fbc:	4629      	mov	r1, r5
  404fbe:	4620      	mov	r0, r4
  404fc0:	2200      	movs	r2, #0
  404fc2:	4b4f      	ldr	r3, [pc, #316]	; (405100 <_dtoa_r+0x50a>)
  404fc4:	f7fd faa0 	bl	402508 <__aeabi_dmul>
  404fc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404fcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404fce:	3701      	adds	r7, #1
  404fd0:	910c      	str	r1, [sp, #48]	; 0x30
  404fd2:	e00d      	b.n	404ff0 <_dtoa_r+0x3fa>
  404fd4:	9a07      	ldr	r2, [sp, #28]
  404fd6:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404fda:	920c      	str	r2, [sp, #48]	; 0x30
  404fdc:	e008      	b.n	404ff0 <_dtoa_r+0x3fa>
  404fde:	9b07      	ldr	r3, [sp, #28]
  404fe0:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404fe4:	930c      	str	r3, [sp, #48]	; 0x30
  404fe6:	e003      	b.n	404ff0 <_dtoa_r+0x3fa>
  404fe8:	9807      	ldr	r0, [sp, #28]
  404fea:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404fee:	900c      	str	r0, [sp, #48]	; 0x30
  404ff0:	4638      	mov	r0, r7
  404ff2:	f7fd fa23 	bl	40243c <__aeabi_i2d>
  404ff6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404ffa:	f7fd fa85 	bl	402508 <__aeabi_dmul>
  404ffe:	2200      	movs	r2, #0
  405000:	4b40      	ldr	r3, [pc, #256]	; (405104 <_dtoa_r+0x50e>)
  405002:	f7fd f8cf 	bl	4021a4 <__adddf3>
  405006:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405008:	4604      	mov	r4, r0
  40500a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  40500e:	b9cf      	cbnz	r7, 405044 <_dtoa_r+0x44e>
  405010:	2200      	movs	r2, #0
  405012:	4b3d      	ldr	r3, [pc, #244]	; (405108 <_dtoa_r+0x512>)
  405014:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405018:	f7fd f8c2 	bl	4021a0 <__aeabi_dsub>
  40501c:	4622      	mov	r2, r4
  40501e:	462b      	mov	r3, r5
  405020:	4606      	mov	r6, r0
  405022:	460f      	mov	r7, r1
  405024:	f003 f810 	bl	408048 <__aeabi_dcmpgt>
  405028:	2800      	cmp	r0, #0
  40502a:	f040 8252 	bne.w	4054d2 <_dtoa_r+0x8dc>
  40502e:	4622      	mov	r2, r4
  405030:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  405034:	4630      	mov	r0, r6
  405036:	4639      	mov	r1, r7
  405038:	f002 ffe8 	bl	40800c <__aeabi_dcmplt>
  40503c:	2800      	cmp	r0, #0
  40503e:	f040 823e 	bne.w	4054be <_dtoa_r+0x8c8>
  405042:	e0b1      	b.n	4051a8 <_dtoa_r+0x5b2>
  405044:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405046:	4b2b      	ldr	r3, [pc, #172]	; (4050f4 <_dtoa_r+0x4fe>)
  405048:	1e7a      	subs	r2, r7, #1
  40504a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  40504c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405050:	2f00      	cmp	r7, #0
  405052:	d05d      	beq.n	405110 <_dtoa_r+0x51a>
  405054:	e9d3 2300 	ldrd	r2, r3, [r3]
  405058:	2000      	movs	r0, #0
  40505a:	492c      	ldr	r1, [pc, #176]	; (40510c <_dtoa_r+0x516>)
  40505c:	f7fd fb7e 	bl	40275c <__aeabi_ddiv>
  405060:	4622      	mov	r2, r4
  405062:	462b      	mov	r3, r5
  405064:	f7fd f89c 	bl	4021a0 <__aeabi_dsub>
  405068:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40506c:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  405070:	4604      	mov	r4, r0
  405072:	460d      	mov	r5, r1
  405074:	4639      	mov	r1, r7
  405076:	4630      	mov	r0, r6
  405078:	f002 fff0 	bl	40805c <__aeabi_d2iz>
  40507c:	9002      	str	r0, [sp, #8]
  40507e:	f7fd f9dd 	bl	40243c <__aeabi_i2d>
  405082:	4602      	mov	r2, r0
  405084:	460b      	mov	r3, r1
  405086:	4630      	mov	r0, r6
  405088:	4639      	mov	r1, r7
  40508a:	f7fd f889 	bl	4021a0 <__aeabi_dsub>
  40508e:	f8dd c008 	ldr.w	ip, [sp, #8]
  405092:	4622      	mov	r2, r4
  405094:	f10c 0330 	add.w	r3, ip, #48	; 0x30
  405098:	f808 3b01 	strb.w	r3, [r8], #1
  40509c:	462b      	mov	r3, r5
  40509e:	4606      	mov	r6, r0
  4050a0:	460f      	mov	r7, r1
  4050a2:	f002 ffb3 	bl	40800c <__aeabi_dcmplt>
  4050a6:	2800      	cmp	r0, #0
  4050a8:	f040 833a 	bne.w	405720 <_dtoa_r+0xb2a>
  4050ac:	4632      	mov	r2, r6
  4050ae:	463b      	mov	r3, r7
  4050b0:	2000      	movs	r0, #0
  4050b2:	4912      	ldr	r1, [pc, #72]	; (4050fc <_dtoa_r+0x506>)
  4050b4:	f7fd f874 	bl	4021a0 <__aeabi_dsub>
  4050b8:	4622      	mov	r2, r4
  4050ba:	462b      	mov	r3, r5
  4050bc:	f002 ffa6 	bl	40800c <__aeabi_dcmplt>
  4050c0:	2800      	cmp	r0, #0
  4050c2:	f040 80d4 	bne.w	40526e <_dtoa_r+0x678>
  4050c6:	9809      	ldr	r0, [sp, #36]	; 0x24
  4050c8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4050ca:	ebc0 0308 	rsb	r3, r0, r8
  4050ce:	428b      	cmp	r3, r1
  4050d0:	da6a      	bge.n	4051a8 <_dtoa_r+0x5b2>
  4050d2:	4620      	mov	r0, r4
  4050d4:	4629      	mov	r1, r5
  4050d6:	2200      	movs	r2, #0
  4050d8:	4b09      	ldr	r3, [pc, #36]	; (405100 <_dtoa_r+0x50a>)
  4050da:	f7fd fa15 	bl	402508 <__aeabi_dmul>
  4050de:	2200      	movs	r2, #0
  4050e0:	4604      	mov	r4, r0
  4050e2:	460d      	mov	r5, r1
  4050e4:	4630      	mov	r0, r6
  4050e6:	4639      	mov	r1, r7
  4050e8:	4b05      	ldr	r3, [pc, #20]	; (405100 <_dtoa_r+0x50a>)
  4050ea:	f7fd fa0d 	bl	402508 <__aeabi_dmul>
  4050ee:	4606      	mov	r6, r0
  4050f0:	460f      	mov	r7, r1
  4050f2:	e7bf      	b.n	405074 <_dtoa_r+0x47e>
  4050f4:	00408f38 	.word	0x00408f38
  4050f8:	00409028 	.word	0x00409028
  4050fc:	3ff00000 	.word	0x3ff00000
  405100:	40240000 	.word	0x40240000
  405104:	401c0000 	.word	0x401c0000
  405108:	40140000 	.word	0x40140000
  40510c:	3fe00000 	.word	0x3fe00000
  405110:	4622      	mov	r2, r4
  405112:	e9d3 0100 	ldrd	r0, r1, [r3]
  405116:	462b      	mov	r3, r5
  405118:	f7fd f9f6 	bl	402508 <__aeabi_dmul>
  40511c:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  405120:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  405124:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405126:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  40512a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40512c:	4490      	add	r8, r2
  40512e:	4639      	mov	r1, r7
  405130:	4630      	mov	r0, r6
  405132:	f002 ff93 	bl	40805c <__aeabi_d2iz>
  405136:	4605      	mov	r5, r0
  405138:	f7fd f980 	bl	40243c <__aeabi_i2d>
  40513c:	4602      	mov	r2, r0
  40513e:	460b      	mov	r3, r1
  405140:	4630      	mov	r0, r6
  405142:	4639      	mov	r1, r7
  405144:	f7fd f82c 	bl	4021a0 <__aeabi_dsub>
  405148:	3530      	adds	r5, #48	; 0x30
  40514a:	f804 5b01 	strb.w	r5, [r4], #1
  40514e:	4544      	cmp	r4, r8
  405150:	4606      	mov	r6, r0
  405152:	460f      	mov	r7, r1
  405154:	d121      	bne.n	40519a <_dtoa_r+0x5a4>
  405156:	2200      	movs	r2, #0
  405158:	4b87      	ldr	r3, [pc, #540]	; (405378 <_dtoa_r+0x782>)
  40515a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40515e:	f7fd f821 	bl	4021a4 <__adddf3>
  405162:	4602      	mov	r2, r0
  405164:	460b      	mov	r3, r1
  405166:	4630      	mov	r0, r6
  405168:	4639      	mov	r1, r7
  40516a:	f002 ff6d 	bl	408048 <__aeabi_dcmpgt>
  40516e:	2800      	cmp	r0, #0
  405170:	d17d      	bne.n	40526e <_dtoa_r+0x678>
  405172:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405176:	2000      	movs	r0, #0
  405178:	497f      	ldr	r1, [pc, #508]	; (405378 <_dtoa_r+0x782>)
  40517a:	f7fd f811 	bl	4021a0 <__aeabi_dsub>
  40517e:	4602      	mov	r2, r0
  405180:	460b      	mov	r3, r1
  405182:	4630      	mov	r0, r6
  405184:	4639      	mov	r1, r7
  405186:	f002 ff41 	bl	40800c <__aeabi_dcmplt>
  40518a:	b168      	cbz	r0, 4051a8 <_dtoa_r+0x5b2>
  40518c:	46a0      	mov	r8, r4
  40518e:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  405192:	3c01      	subs	r4, #1
  405194:	2b30      	cmp	r3, #48	; 0x30
  405196:	d0f9      	beq.n	40518c <_dtoa_r+0x596>
  405198:	e2c2      	b.n	405720 <_dtoa_r+0xb2a>
  40519a:	2200      	movs	r2, #0
  40519c:	4b77      	ldr	r3, [pc, #476]	; (40537c <_dtoa_r+0x786>)
  40519e:	f7fd f9b3 	bl	402508 <__aeabi_dmul>
  4051a2:	4606      	mov	r6, r0
  4051a4:	460f      	mov	r7, r1
  4051a6:	e7c2      	b.n	40512e <_dtoa_r+0x538>
  4051a8:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4051ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4051b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4051b2:	2b00      	cmp	r3, #0
  4051b4:	db7c      	blt.n	4052b0 <_dtoa_r+0x6ba>
  4051b6:	f1b9 0f0e 	cmp.w	r9, #14
  4051ba:	dc79      	bgt.n	4052b0 <_dtoa_r+0x6ba>
  4051bc:	4b70      	ldr	r3, [pc, #448]	; (405380 <_dtoa_r+0x78a>)
  4051be:	9f25      	ldr	r7, [sp, #148]	; 0x94
  4051c0:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  4051c4:	2f00      	cmp	r7, #0
  4051c6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4051ca:	da14      	bge.n	4051f6 <_dtoa_r+0x600>
  4051cc:	9f07      	ldr	r7, [sp, #28]
  4051ce:	2f00      	cmp	r7, #0
  4051d0:	dc11      	bgt.n	4051f6 <_dtoa_r+0x600>
  4051d2:	f040 8176 	bne.w	4054c2 <_dtoa_r+0x8cc>
  4051d6:	4620      	mov	r0, r4
  4051d8:	4629      	mov	r1, r5
  4051da:	2200      	movs	r2, #0
  4051dc:	4b69      	ldr	r3, [pc, #420]	; (405384 <_dtoa_r+0x78e>)
  4051de:	f7fd f993 	bl	402508 <__aeabi_dmul>
  4051e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4051e6:	f002 ff25 	bl	408034 <__aeabi_dcmpge>
  4051ea:	9d07      	ldr	r5, [sp, #28]
  4051ec:	462c      	mov	r4, r5
  4051ee:	2800      	cmp	r0, #0
  4051f0:	f040 8169 	bne.w	4054c6 <_dtoa_r+0x8d0>
  4051f4:	e171      	b.n	4054da <_dtoa_r+0x8e4>
  4051f6:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  4051fa:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  4051fe:	4622      	mov	r2, r4
  405200:	462b      	mov	r3, r5
  405202:	4630      	mov	r0, r6
  405204:	4639      	mov	r1, r7
  405206:	f7fd faa9 	bl	40275c <__aeabi_ddiv>
  40520a:	f002 ff27 	bl	40805c <__aeabi_d2iz>
  40520e:	9004      	str	r0, [sp, #16]
  405210:	f7fd f914 	bl	40243c <__aeabi_i2d>
  405214:	4622      	mov	r2, r4
  405216:	462b      	mov	r3, r5
  405218:	f7fd f976 	bl	402508 <__aeabi_dmul>
  40521c:	4602      	mov	r2, r0
  40521e:	460b      	mov	r3, r1
  405220:	4630      	mov	r0, r6
  405222:	4639      	mov	r1, r7
  405224:	f7fc ffbc 	bl	4021a0 <__aeabi_dsub>
  405228:	9f04      	ldr	r7, [sp, #16]
  40522a:	4602      	mov	r2, r0
  40522c:	f107 0630 	add.w	r6, r7, #48	; 0x30
  405230:	9f09      	ldr	r7, [sp, #36]	; 0x24
  405232:	f808 6b01 	strb.w	r6, [r8], #1
  405236:	ebc7 0608 	rsb	r6, r7, r8
  40523a:	9f07      	ldr	r7, [sp, #28]
  40523c:	460b      	mov	r3, r1
  40523e:	42be      	cmp	r6, r7
  405240:	d129      	bne.n	405296 <_dtoa_r+0x6a0>
  405242:	f7fc ffaf 	bl	4021a4 <__adddf3>
  405246:	4622      	mov	r2, r4
  405248:	462b      	mov	r3, r5
  40524a:	4606      	mov	r6, r0
  40524c:	460f      	mov	r7, r1
  40524e:	f002 fefb 	bl	408048 <__aeabi_dcmpgt>
  405252:	b970      	cbnz	r0, 405272 <_dtoa_r+0x67c>
  405254:	4630      	mov	r0, r6
  405256:	4639      	mov	r1, r7
  405258:	4622      	mov	r2, r4
  40525a:	462b      	mov	r3, r5
  40525c:	f002 fecc 	bl	407ff8 <__aeabi_dcmpeq>
  405260:	2800      	cmp	r0, #0
  405262:	f000 825f 	beq.w	405724 <_dtoa_r+0xb2e>
  405266:	9f04      	ldr	r7, [sp, #16]
  405268:	07fb      	lsls	r3, r7, #31
  40526a:	d402      	bmi.n	405272 <_dtoa_r+0x67c>
  40526c:	e25a      	b.n	405724 <_dtoa_r+0xb2e>
  40526e:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  405272:	4643      	mov	r3, r8
  405274:	4698      	mov	r8, r3
  405276:	f818 2c01 	ldrb.w	r2, [r8, #-1]
  40527a:	3b01      	subs	r3, #1
  40527c:	2a39      	cmp	r2, #57	; 0x39
  40527e:	d106      	bne.n	40528e <_dtoa_r+0x698>
  405280:	9f09      	ldr	r7, [sp, #36]	; 0x24
  405282:	429f      	cmp	r7, r3
  405284:	d1f6      	bne.n	405274 <_dtoa_r+0x67e>
  405286:	2230      	movs	r2, #48	; 0x30
  405288:	f109 0901 	add.w	r9, r9, #1
  40528c:	703a      	strb	r2, [r7, #0]
  40528e:	781a      	ldrb	r2, [r3, #0]
  405290:	3201      	adds	r2, #1
  405292:	701a      	strb	r2, [r3, #0]
  405294:	e246      	b.n	405724 <_dtoa_r+0xb2e>
  405296:	2200      	movs	r2, #0
  405298:	4b38      	ldr	r3, [pc, #224]	; (40537c <_dtoa_r+0x786>)
  40529a:	f7fd f935 	bl	402508 <__aeabi_dmul>
  40529e:	2200      	movs	r2, #0
  4052a0:	2300      	movs	r3, #0
  4052a2:	4606      	mov	r6, r0
  4052a4:	460f      	mov	r7, r1
  4052a6:	f002 fea7 	bl	407ff8 <__aeabi_dcmpeq>
  4052aa:	2800      	cmp	r0, #0
  4052ac:	d0a7      	beq.n	4051fe <_dtoa_r+0x608>
  4052ae:	e239      	b.n	405724 <_dtoa_r+0xb2e>
  4052b0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  4052b2:	2f00      	cmp	r7, #0
  4052b4:	d030      	beq.n	405318 <_dtoa_r+0x722>
  4052b6:	9f24      	ldr	r7, [sp, #144]	; 0x90
  4052b8:	2f01      	cmp	r7, #1
  4052ba:	dc0a      	bgt.n	4052d2 <_dtoa_r+0x6dc>
  4052bc:	9f15      	ldr	r7, [sp, #84]	; 0x54
  4052be:	b117      	cbz	r7, 4052c6 <_dtoa_r+0x6d0>
  4052c0:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4052c4:	e002      	b.n	4052cc <_dtoa_r+0x6d6>
  4052c6:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4052c8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4052cc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4052ce:	9e08      	ldr	r6, [sp, #32]
  4052d0:	e016      	b.n	405300 <_dtoa_r+0x70a>
  4052d2:	9f07      	ldr	r7, [sp, #28]
  4052d4:	1e7d      	subs	r5, r7, #1
  4052d6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4052d8:	42af      	cmp	r7, r5
  4052da:	db01      	blt.n	4052e0 <_dtoa_r+0x6ea>
  4052dc:	1b7d      	subs	r5, r7, r5
  4052de:	e006      	b.n	4052ee <_dtoa_r+0x6f8>
  4052e0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4052e2:	950e      	str	r5, [sp, #56]	; 0x38
  4052e4:	1beb      	subs	r3, r5, r7
  4052e6:	9f11      	ldr	r7, [sp, #68]	; 0x44
  4052e8:	2500      	movs	r5, #0
  4052ea:	441f      	add	r7, r3
  4052ec:	9711      	str	r7, [sp, #68]	; 0x44
  4052ee:	9f07      	ldr	r7, [sp, #28]
  4052f0:	2f00      	cmp	r7, #0
  4052f2:	da03      	bge.n	4052fc <_dtoa_r+0x706>
  4052f4:	9808      	ldr	r0, [sp, #32]
  4052f6:	2300      	movs	r3, #0
  4052f8:	1bc6      	subs	r6, r0, r7
  4052fa:	e001      	b.n	405300 <_dtoa_r+0x70a>
  4052fc:	9e08      	ldr	r6, [sp, #32]
  4052fe:	9b07      	ldr	r3, [sp, #28]
  405300:	9f08      	ldr	r7, [sp, #32]
  405302:	4650      	mov	r0, sl
  405304:	441f      	add	r7, r3
  405306:	9708      	str	r7, [sp, #32]
  405308:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40530a:	2101      	movs	r1, #1
  40530c:	441f      	add	r7, r3
  40530e:	970a      	str	r7, [sp, #40]	; 0x28
  405310:	f001 fab8 	bl	406884 <__i2b>
  405314:	4604      	mov	r4, r0
  405316:	e002      	b.n	40531e <_dtoa_r+0x728>
  405318:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40531a:	9e08      	ldr	r6, [sp, #32]
  40531c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40531e:	b16e      	cbz	r6, 40533c <_dtoa_r+0x746>
  405320:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405322:	2f00      	cmp	r7, #0
  405324:	dd0a      	ble.n	40533c <_dtoa_r+0x746>
  405326:	463b      	mov	r3, r7
  405328:	9f08      	ldr	r7, [sp, #32]
  40532a:	42b3      	cmp	r3, r6
  40532c:	bfa8      	it	ge
  40532e:	4633      	movge	r3, r6
  405330:	1aff      	subs	r7, r7, r3
  405332:	9708      	str	r7, [sp, #32]
  405334:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405336:	1af6      	subs	r6, r6, r3
  405338:	1aff      	subs	r7, r7, r3
  40533a:	970a      	str	r7, [sp, #40]	; 0x28
  40533c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40533e:	2f00      	cmp	r7, #0
  405340:	dd28      	ble.n	405394 <_dtoa_r+0x79e>
  405342:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  405344:	b307      	cbz	r7, 405388 <_dtoa_r+0x792>
  405346:	2d00      	cmp	r5, #0
  405348:	dd10      	ble.n	40536c <_dtoa_r+0x776>
  40534a:	4621      	mov	r1, r4
  40534c:	462a      	mov	r2, r5
  40534e:	4650      	mov	r0, sl
  405350:	f001 fb39 	bl	4069c6 <__pow5mult>
  405354:	4604      	mov	r4, r0
  405356:	465a      	mov	r2, fp
  405358:	4621      	mov	r1, r4
  40535a:	4650      	mov	r0, sl
  40535c:	f001 fa9b 	bl	406896 <__multiply>
  405360:	4659      	mov	r1, fp
  405362:	4607      	mov	r7, r0
  405364:	4650      	mov	r0, sl
  405366:	f001 f9bb 	bl	4066e0 <_Bfree>
  40536a:	46bb      	mov	fp, r7
  40536c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40536e:	1b7a      	subs	r2, r7, r5
  405370:	d010      	beq.n	405394 <_dtoa_r+0x79e>
  405372:	4650      	mov	r0, sl
  405374:	4659      	mov	r1, fp
  405376:	e00a      	b.n	40538e <_dtoa_r+0x798>
  405378:	3fe00000 	.word	0x3fe00000
  40537c:	40240000 	.word	0x40240000
  405380:	00408f38 	.word	0x00408f38
  405384:	40140000 	.word	0x40140000
  405388:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40538a:	4650      	mov	r0, sl
  40538c:	4659      	mov	r1, fp
  40538e:	f001 fb1a 	bl	4069c6 <__pow5mult>
  405392:	4683      	mov	fp, r0
  405394:	4650      	mov	r0, sl
  405396:	2101      	movs	r1, #1
  405398:	f001 fa74 	bl	406884 <__i2b>
  40539c:	9f11      	ldr	r7, [sp, #68]	; 0x44
  40539e:	4605      	mov	r5, r0
  4053a0:	2f00      	cmp	r7, #0
  4053a2:	dd05      	ble.n	4053b0 <_dtoa_r+0x7ba>
  4053a4:	4629      	mov	r1, r5
  4053a6:	4650      	mov	r0, sl
  4053a8:	463a      	mov	r2, r7
  4053aa:	f001 fb0c 	bl	4069c6 <__pow5mult>
  4053ae:	4605      	mov	r5, r0
  4053b0:	9f24      	ldr	r7, [sp, #144]	; 0x90
  4053b2:	2f01      	cmp	r7, #1
  4053b4:	dc12      	bgt.n	4053dc <_dtoa_r+0x7e6>
  4053b6:	9804      	ldr	r0, [sp, #16]
  4053b8:	b980      	cbnz	r0, 4053dc <_dtoa_r+0x7e6>
  4053ba:	9905      	ldr	r1, [sp, #20]
  4053bc:	f3c1 0313 	ubfx	r3, r1, #0, #20
  4053c0:	b973      	cbnz	r3, 4053e0 <_dtoa_r+0x7ea>
  4053c2:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  4053c6:	0d3f      	lsrs	r7, r7, #20
  4053c8:	053f      	lsls	r7, r7, #20
  4053ca:	b157      	cbz	r7, 4053e2 <_dtoa_r+0x7ec>
  4053cc:	9f08      	ldr	r7, [sp, #32]
  4053ce:	3701      	adds	r7, #1
  4053d0:	9708      	str	r7, [sp, #32]
  4053d2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4053d4:	3701      	adds	r7, #1
  4053d6:	970a      	str	r7, [sp, #40]	; 0x28
  4053d8:	2701      	movs	r7, #1
  4053da:	e002      	b.n	4053e2 <_dtoa_r+0x7ec>
  4053dc:	2700      	movs	r7, #0
  4053de:	e000      	b.n	4053e2 <_dtoa_r+0x7ec>
  4053e0:	9f04      	ldr	r7, [sp, #16]
  4053e2:	9811      	ldr	r0, [sp, #68]	; 0x44
  4053e4:	b140      	cbz	r0, 4053f8 <_dtoa_r+0x802>
  4053e6:	692b      	ldr	r3, [r5, #16]
  4053e8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4053ec:	6918      	ldr	r0, [r3, #16]
  4053ee:	f001 f9fc 	bl	4067ea <__hi0bits>
  4053f2:	f1c0 0020 	rsb	r0, r0, #32
  4053f6:	e000      	b.n	4053fa <_dtoa_r+0x804>
  4053f8:	2001      	movs	r0, #1
  4053fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4053fc:	4403      	add	r3, r0
  4053fe:	f013 031f 	ands.w	r3, r3, #31
  405402:	d00f      	beq.n	405424 <_dtoa_r+0x82e>
  405404:	f1c3 0220 	rsb	r2, r3, #32
  405408:	2a04      	cmp	r2, #4
  40540a:	dd09      	ble.n	405420 <_dtoa_r+0x82a>
  40540c:	9908      	ldr	r1, [sp, #32]
  40540e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405410:	f1c3 031c 	rsb	r3, r3, #28
  405414:	4419      	add	r1, r3
  405416:	441a      	add	r2, r3
  405418:	9108      	str	r1, [sp, #32]
  40541a:	441e      	add	r6, r3
  40541c:	920a      	str	r2, [sp, #40]	; 0x28
  40541e:	e009      	b.n	405434 <_dtoa_r+0x83e>
  405420:	d008      	beq.n	405434 <_dtoa_r+0x83e>
  405422:	4613      	mov	r3, r2
  405424:	9808      	ldr	r0, [sp, #32]
  405426:	990a      	ldr	r1, [sp, #40]	; 0x28
  405428:	331c      	adds	r3, #28
  40542a:	4418      	add	r0, r3
  40542c:	4419      	add	r1, r3
  40542e:	9008      	str	r0, [sp, #32]
  405430:	441e      	add	r6, r3
  405432:	910a      	str	r1, [sp, #40]	; 0x28
  405434:	9a08      	ldr	r2, [sp, #32]
  405436:	2a00      	cmp	r2, #0
  405438:	dd04      	ble.n	405444 <_dtoa_r+0x84e>
  40543a:	4659      	mov	r1, fp
  40543c:	4650      	mov	r0, sl
  40543e:	f001 fb01 	bl	406a44 <__lshift>
  405442:	4683      	mov	fp, r0
  405444:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405446:	2b00      	cmp	r3, #0
  405448:	dd05      	ble.n	405456 <_dtoa_r+0x860>
  40544a:	4629      	mov	r1, r5
  40544c:	4650      	mov	r0, sl
  40544e:	461a      	mov	r2, r3
  405450:	f001 faf8 	bl	406a44 <__lshift>
  405454:	4605      	mov	r5, r0
  405456:	9814      	ldr	r0, [sp, #80]	; 0x50
  405458:	b1e0      	cbz	r0, 405494 <_dtoa_r+0x89e>
  40545a:	4658      	mov	r0, fp
  40545c:	4629      	mov	r1, r5
  40545e:	f001 fb44 	bl	406aea <__mcmp>
  405462:	2800      	cmp	r0, #0
  405464:	da16      	bge.n	405494 <_dtoa_r+0x89e>
  405466:	4659      	mov	r1, fp
  405468:	4650      	mov	r0, sl
  40546a:	220a      	movs	r2, #10
  40546c:	2300      	movs	r3, #0
  40546e:	f001 f940 	bl	4066f2 <__multadd>
  405472:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405474:	f109 39ff 	add.w	r9, r9, #4294967295
  405478:	4683      	mov	fp, r0
  40547a:	b149      	cbz	r1, 405490 <_dtoa_r+0x89a>
  40547c:	4621      	mov	r1, r4
  40547e:	220a      	movs	r2, #10
  405480:	4650      	mov	r0, sl
  405482:	2300      	movs	r3, #0
  405484:	f001 f935 	bl	4066f2 <__multadd>
  405488:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40548a:	4604      	mov	r4, r0
  40548c:	9207      	str	r2, [sp, #28]
  40548e:	e001      	b.n	405494 <_dtoa_r+0x89e>
  405490:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405492:	9307      	str	r3, [sp, #28]
  405494:	9807      	ldr	r0, [sp, #28]
  405496:	2800      	cmp	r0, #0
  405498:	dc29      	bgt.n	4054ee <_dtoa_r+0x8f8>
  40549a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40549c:	2902      	cmp	r1, #2
  40549e:	dd26      	ble.n	4054ee <_dtoa_r+0x8f8>
  4054a0:	b988      	cbnz	r0, 4054c6 <_dtoa_r+0x8d0>
  4054a2:	4629      	mov	r1, r5
  4054a4:	2205      	movs	r2, #5
  4054a6:	9b07      	ldr	r3, [sp, #28]
  4054a8:	4650      	mov	r0, sl
  4054aa:	f001 f922 	bl	4066f2 <__multadd>
  4054ae:	4605      	mov	r5, r0
  4054b0:	4629      	mov	r1, r5
  4054b2:	4658      	mov	r0, fp
  4054b4:	f001 fb19 	bl	406aea <__mcmp>
  4054b8:	2800      	cmp	r0, #0
  4054ba:	dc0e      	bgt.n	4054da <_dtoa_r+0x8e4>
  4054bc:	e003      	b.n	4054c6 <_dtoa_r+0x8d0>
  4054be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4054c0:	e000      	b.n	4054c4 <_dtoa_r+0x8ce>
  4054c2:	2500      	movs	r5, #0
  4054c4:	462c      	mov	r4, r5
  4054c6:	9f25      	ldr	r7, [sp, #148]	; 0x94
  4054c8:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  4054cc:	ea6f 0907 	mvn.w	r9, r7
  4054d0:	e00a      	b.n	4054e8 <_dtoa_r+0x8f2>
  4054d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4054d4:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  4054d8:	462c      	mov	r4, r5
  4054da:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4054dc:	2331      	movs	r3, #49	; 0x31
  4054de:	f107 0801 	add.w	r8, r7, #1
  4054e2:	703b      	strb	r3, [r7, #0]
  4054e4:	f109 0901 	add.w	r9, r9, #1
  4054e8:	4627      	mov	r7, r4
  4054ea:	2400      	movs	r4, #0
  4054ec:	e107      	b.n	4056fe <_dtoa_r+0xb08>
  4054ee:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4054f0:	2800      	cmp	r0, #0
  4054f2:	f000 80bb 	beq.w	40566c <_dtoa_r+0xa76>
  4054f6:	2e00      	cmp	r6, #0
  4054f8:	dd05      	ble.n	405506 <_dtoa_r+0x910>
  4054fa:	4621      	mov	r1, r4
  4054fc:	4650      	mov	r0, sl
  4054fe:	4632      	mov	r2, r6
  405500:	f001 faa0 	bl	406a44 <__lshift>
  405504:	4604      	mov	r4, r0
  405506:	b19f      	cbz	r7, 405530 <_dtoa_r+0x93a>
  405508:	6861      	ldr	r1, [r4, #4]
  40550a:	4650      	mov	r0, sl
  40550c:	f001 f8c2 	bl	406694 <_Balloc>
  405510:	6922      	ldr	r2, [r4, #16]
  405512:	4606      	mov	r6, r0
  405514:	3202      	adds	r2, #2
  405516:	f104 010c 	add.w	r1, r4, #12
  40551a:	0092      	lsls	r2, r2, #2
  40551c:	300c      	adds	r0, #12
  40551e:	f001 f893 	bl	406648 <memcpy>
  405522:	4650      	mov	r0, sl
  405524:	4631      	mov	r1, r6
  405526:	2201      	movs	r2, #1
  405528:	f001 fa8c 	bl	406a44 <__lshift>
  40552c:	4607      	mov	r7, r0
  40552e:	e000      	b.n	405532 <_dtoa_r+0x93c>
  405530:	4627      	mov	r7, r4
  405532:	9e09      	ldr	r6, [sp, #36]	; 0x24
  405534:	4629      	mov	r1, r5
  405536:	4658      	mov	r0, fp
  405538:	f7ff face 	bl	404ad8 <quorem>
  40553c:	4621      	mov	r1, r4
  40553e:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  405542:	4680      	mov	r8, r0
  405544:	4658      	mov	r0, fp
  405546:	f8cd c008 	str.w	ip, [sp, #8]
  40554a:	f001 face 	bl	406aea <__mcmp>
  40554e:	463a      	mov	r2, r7
  405550:	9008      	str	r0, [sp, #32]
  405552:	4629      	mov	r1, r5
  405554:	4650      	mov	r0, sl
  405556:	f001 fae5 	bl	406b24 <__mdiff>
  40555a:	68c3      	ldr	r3, [r0, #12]
  40555c:	4602      	mov	r2, r0
  40555e:	f8dd c008 	ldr.w	ip, [sp, #8]
  405562:	b94b      	cbnz	r3, 405578 <_dtoa_r+0x982>
  405564:	4611      	mov	r1, r2
  405566:	4658      	mov	r0, fp
  405568:	9203      	str	r2, [sp, #12]
  40556a:	f001 fabe 	bl	406aea <__mcmp>
  40556e:	9a03      	ldr	r2, [sp, #12]
  405570:	4603      	mov	r3, r0
  405572:	f8dd c008 	ldr.w	ip, [sp, #8]
  405576:	e000      	b.n	40557a <_dtoa_r+0x984>
  405578:	2301      	movs	r3, #1
  40557a:	4650      	mov	r0, sl
  40557c:	4611      	mov	r1, r2
  40557e:	9303      	str	r3, [sp, #12]
  405580:	f8cd c008 	str.w	ip, [sp, #8]
  405584:	f001 f8ac 	bl	4066e0 <_Bfree>
  405588:	9b03      	ldr	r3, [sp, #12]
  40558a:	f8dd c008 	ldr.w	ip, [sp, #8]
  40558e:	b963      	cbnz	r3, 4055aa <_dtoa_r+0x9b4>
  405590:	9924      	ldr	r1, [sp, #144]	; 0x90
  405592:	b951      	cbnz	r1, 4055aa <_dtoa_r+0x9b4>
  405594:	9804      	ldr	r0, [sp, #16]
  405596:	f000 0201 	and.w	r2, r0, #1
  40559a:	b932      	cbnz	r2, 4055aa <_dtoa_r+0x9b4>
  40559c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4055a0:	d035      	beq.n	40560e <_dtoa_r+0xa18>
  4055a2:	9b08      	ldr	r3, [sp, #32]
  4055a4:	2b00      	cmp	r3, #0
  4055a6:	dc24      	bgt.n	4055f2 <_dtoa_r+0x9fc>
  4055a8:	e025      	b.n	4055f6 <_dtoa_r+0xa00>
  4055aa:	9808      	ldr	r0, [sp, #32]
  4055ac:	2800      	cmp	r0, #0
  4055ae:	da02      	bge.n	4055b6 <_dtoa_r+0x9c0>
  4055b0:	2b00      	cmp	r3, #0
  4055b2:	dc08      	bgt.n	4055c6 <_dtoa_r+0x9d0>
  4055b4:	e01f      	b.n	4055f6 <_dtoa_r+0xa00>
  4055b6:	d123      	bne.n	405600 <_dtoa_r+0xa0a>
  4055b8:	9924      	ldr	r1, [sp, #144]	; 0x90
  4055ba:	bb09      	cbnz	r1, 405600 <_dtoa_r+0xa0a>
  4055bc:	9804      	ldr	r0, [sp, #16]
  4055be:	f000 0201 	and.w	r2, r0, #1
  4055c2:	b9ea      	cbnz	r2, 405600 <_dtoa_r+0xa0a>
  4055c4:	e7f4      	b.n	4055b0 <_dtoa_r+0x9ba>
  4055c6:	4659      	mov	r1, fp
  4055c8:	2201      	movs	r2, #1
  4055ca:	4650      	mov	r0, sl
  4055cc:	f8cd c008 	str.w	ip, [sp, #8]
  4055d0:	f001 fa38 	bl	406a44 <__lshift>
  4055d4:	4629      	mov	r1, r5
  4055d6:	4683      	mov	fp, r0
  4055d8:	f001 fa87 	bl	406aea <__mcmp>
  4055dc:	2800      	cmp	r0, #0
  4055de:	f8dd c008 	ldr.w	ip, [sp, #8]
  4055e2:	dc03      	bgt.n	4055ec <_dtoa_r+0x9f6>
  4055e4:	d107      	bne.n	4055f6 <_dtoa_r+0xa00>
  4055e6:	f01c 0f01 	tst.w	ip, #1
  4055ea:	d004      	beq.n	4055f6 <_dtoa_r+0xa00>
  4055ec:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4055f0:	d00d      	beq.n	40560e <_dtoa_r+0xa18>
  4055f2:	f108 0c31 	add.w	ip, r8, #49	; 0x31
  4055f6:	f106 0801 	add.w	r8, r6, #1
  4055fa:	f886 c000 	strb.w	ip, [r6]
  4055fe:	e07e      	b.n	4056fe <_dtoa_r+0xb08>
  405600:	2b00      	cmp	r3, #0
  405602:	f106 0801 	add.w	r8, r6, #1
  405606:	dd09      	ble.n	40561c <_dtoa_r+0xa26>
  405608:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40560c:	d103      	bne.n	405616 <_dtoa_r+0xa20>
  40560e:	2339      	movs	r3, #57	; 0x39
  405610:	7033      	strb	r3, [r6, #0]
  405612:	3601      	adds	r6, #1
  405614:	e05b      	b.n	4056ce <_dtoa_r+0xad8>
  405616:	f10c 0301 	add.w	r3, ip, #1
  40561a:	e068      	b.n	4056ee <_dtoa_r+0xaf8>
  40561c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40561e:	9a07      	ldr	r2, [sp, #28]
  405620:	ebc1 0308 	rsb	r3, r1, r8
  405624:	4646      	mov	r6, r8
  405626:	4293      	cmp	r3, r2
  405628:	f806 cc01 	strb.w	ip, [r6, #-1]
  40562c:	d03c      	beq.n	4056a8 <_dtoa_r+0xab2>
  40562e:	4659      	mov	r1, fp
  405630:	220a      	movs	r2, #10
  405632:	2300      	movs	r3, #0
  405634:	4650      	mov	r0, sl
  405636:	f001 f85c 	bl	4066f2 <__multadd>
  40563a:	42bc      	cmp	r4, r7
  40563c:	4683      	mov	fp, r0
  40563e:	4621      	mov	r1, r4
  405640:	4650      	mov	r0, sl
  405642:	f04f 020a 	mov.w	r2, #10
  405646:	f04f 0300 	mov.w	r3, #0
  40564a:	d104      	bne.n	405656 <_dtoa_r+0xa60>
  40564c:	f001 f851 	bl	4066f2 <__multadd>
  405650:	4604      	mov	r4, r0
  405652:	4607      	mov	r7, r0
  405654:	e76e      	b.n	405534 <_dtoa_r+0x93e>
  405656:	f001 f84c 	bl	4066f2 <__multadd>
  40565a:	4639      	mov	r1, r7
  40565c:	4604      	mov	r4, r0
  40565e:	220a      	movs	r2, #10
  405660:	4650      	mov	r0, sl
  405662:	2300      	movs	r3, #0
  405664:	f001 f845 	bl	4066f2 <__multadd>
  405668:	4607      	mov	r7, r0
  40566a:	e763      	b.n	405534 <_dtoa_r+0x93e>
  40566c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40566e:	4658      	mov	r0, fp
  405670:	4629      	mov	r1, r5
  405672:	f7ff fa31 	bl	404ad8 <quorem>
  405676:	9f09      	ldr	r7, [sp, #36]	; 0x24
  405678:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  40567c:	f807 c006 	strb.w	ip, [r7, r6]
  405680:	9f07      	ldr	r7, [sp, #28]
  405682:	3601      	adds	r6, #1
  405684:	42be      	cmp	r6, r7
  405686:	db07      	blt.n	405698 <_dtoa_r+0xaa2>
  405688:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40568a:	2f01      	cmp	r7, #1
  40568c:	bfac      	ite	ge
  40568e:	19f6      	addge	r6, r6, r7
  405690:	3601      	addlt	r6, #1
  405692:	4627      	mov	r7, r4
  405694:	2400      	movs	r4, #0
  405696:	e007      	b.n	4056a8 <_dtoa_r+0xab2>
  405698:	4659      	mov	r1, fp
  40569a:	4650      	mov	r0, sl
  40569c:	220a      	movs	r2, #10
  40569e:	2300      	movs	r3, #0
  4056a0:	f001 f827 	bl	4066f2 <__multadd>
  4056a4:	4683      	mov	fp, r0
  4056a6:	e7e2      	b.n	40566e <_dtoa_r+0xa78>
  4056a8:	4659      	mov	r1, fp
  4056aa:	2201      	movs	r2, #1
  4056ac:	4650      	mov	r0, sl
  4056ae:	f8cd c008 	str.w	ip, [sp, #8]
  4056b2:	f001 f9c7 	bl	406a44 <__lshift>
  4056b6:	4629      	mov	r1, r5
  4056b8:	4683      	mov	fp, r0
  4056ba:	f001 fa16 	bl	406aea <__mcmp>
  4056be:	2800      	cmp	r0, #0
  4056c0:	f8dd c008 	ldr.w	ip, [sp, #8]
  4056c4:	dc03      	bgt.n	4056ce <_dtoa_r+0xad8>
  4056c6:	d114      	bne.n	4056f2 <_dtoa_r+0xafc>
  4056c8:	f01c 0f01 	tst.w	ip, #1
  4056cc:	d011      	beq.n	4056f2 <_dtoa_r+0xafc>
  4056ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  4056d2:	46b0      	mov	r8, r6
  4056d4:	2b39      	cmp	r3, #57	; 0x39
  4056d6:	f106 36ff 	add.w	r6, r6, #4294967295
  4056da:	d107      	bne.n	4056ec <_dtoa_r+0xaf6>
  4056dc:	9809      	ldr	r0, [sp, #36]	; 0x24
  4056de:	42b0      	cmp	r0, r6
  4056e0:	d1f5      	bne.n	4056ce <_dtoa_r+0xad8>
  4056e2:	2331      	movs	r3, #49	; 0x31
  4056e4:	f109 0901 	add.w	r9, r9, #1
  4056e8:	7003      	strb	r3, [r0, #0]
  4056ea:	e008      	b.n	4056fe <_dtoa_r+0xb08>
  4056ec:	3301      	adds	r3, #1
  4056ee:	7033      	strb	r3, [r6, #0]
  4056f0:	e005      	b.n	4056fe <_dtoa_r+0xb08>
  4056f2:	46b0      	mov	r8, r6
  4056f4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  4056f8:	3e01      	subs	r6, #1
  4056fa:	2b30      	cmp	r3, #48	; 0x30
  4056fc:	d0f9      	beq.n	4056f2 <_dtoa_r+0xafc>
  4056fe:	4650      	mov	r0, sl
  405700:	4629      	mov	r1, r5
  405702:	f000 ffed 	bl	4066e0 <_Bfree>
  405706:	b16f      	cbz	r7, 405724 <_dtoa_r+0xb2e>
  405708:	b12c      	cbz	r4, 405716 <_dtoa_r+0xb20>
  40570a:	42bc      	cmp	r4, r7
  40570c:	d003      	beq.n	405716 <_dtoa_r+0xb20>
  40570e:	4650      	mov	r0, sl
  405710:	4621      	mov	r1, r4
  405712:	f000 ffe5 	bl	4066e0 <_Bfree>
  405716:	4650      	mov	r0, sl
  405718:	4639      	mov	r1, r7
  40571a:	f000 ffe1 	bl	4066e0 <_Bfree>
  40571e:	e001      	b.n	405724 <_dtoa_r+0xb2e>
  405720:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  405724:	4650      	mov	r0, sl
  405726:	4659      	mov	r1, fp
  405728:	f000 ffda 	bl	4066e0 <_Bfree>
  40572c:	2300      	movs	r3, #0
  40572e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405730:	f888 3000 	strb.w	r3, [r8]
  405734:	f109 0301 	add.w	r3, r9, #1
  405738:	603b      	str	r3, [r7, #0]
  40573a:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  40573c:	b127      	cbz	r7, 405748 <_dtoa_r+0xb52>
  40573e:	f8c7 8000 	str.w	r8, [r7]
  405742:	e001      	b.n	405748 <_dtoa_r+0xb52>
  405744:	4802      	ldr	r0, [pc, #8]	; (405750 <_dtoa_r+0xb5a>)
  405746:	e000      	b.n	40574a <_dtoa_r+0xb54>
  405748:	9809      	ldr	r0, [sp, #36]	; 0x24
  40574a:	b01b      	add	sp, #108	; 0x6c
  40574c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405750:	00408ef0 	.word	0x00408ef0
  405754:	f3af 8000 	nop.w

00405758 <__sflush_r>:
  405758:	898a      	ldrh	r2, [r1, #12]
  40575a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40575e:	b293      	uxth	r3, r2
  405760:	4605      	mov	r5, r0
  405762:	0718      	lsls	r0, r3, #28
  405764:	460c      	mov	r4, r1
  405766:	d45e      	bmi.n	405826 <__sflush_r+0xce>
  405768:	684b      	ldr	r3, [r1, #4]
  40576a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  40576e:	2b00      	cmp	r3, #0
  405770:	818a      	strh	r2, [r1, #12]
  405772:	dc02      	bgt.n	40577a <__sflush_r+0x22>
  405774:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  405776:	2b00      	cmp	r3, #0
  405778:	dd18      	ble.n	4057ac <__sflush_r+0x54>
  40577a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  40577c:	b1b6      	cbz	r6, 4057ac <__sflush_r+0x54>
  40577e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  405782:	2300      	movs	r3, #0
  405784:	b292      	uxth	r2, r2
  405786:	682f      	ldr	r7, [r5, #0]
  405788:	602b      	str	r3, [r5, #0]
  40578a:	b10a      	cbz	r2, 405790 <__sflush_r+0x38>
  40578c:	6d22      	ldr	r2, [r4, #80]	; 0x50
  40578e:	e010      	b.n	4057b2 <__sflush_r+0x5a>
  405790:	69e1      	ldr	r1, [r4, #28]
  405792:	4628      	mov	r0, r5
  405794:	2301      	movs	r3, #1
  405796:	47b0      	blx	r6
  405798:	1c41      	adds	r1, r0, #1
  40579a:	4602      	mov	r2, r0
  40579c:	d109      	bne.n	4057b2 <__sflush_r+0x5a>
  40579e:	682b      	ldr	r3, [r5, #0]
  4057a0:	b13b      	cbz	r3, 4057b2 <__sflush_r+0x5a>
  4057a2:	2b1d      	cmp	r3, #29
  4057a4:	d001      	beq.n	4057aa <__sflush_r+0x52>
  4057a6:	2b16      	cmp	r3, #22
  4057a8:	d14a      	bne.n	405840 <__sflush_r+0xe8>
  4057aa:	602f      	str	r7, [r5, #0]
  4057ac:	2000      	movs	r0, #0
  4057ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4057b2:	89a3      	ldrh	r3, [r4, #12]
  4057b4:	075b      	lsls	r3, r3, #29
  4057b6:	d505      	bpl.n	4057c4 <__sflush_r+0x6c>
  4057b8:	6863      	ldr	r3, [r4, #4]
  4057ba:	1ad2      	subs	r2, r2, r3
  4057bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4057be:	b10b      	cbz	r3, 4057c4 <__sflush_r+0x6c>
  4057c0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4057c2:	1ad2      	subs	r2, r2, r3
  4057c4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  4057c6:	4628      	mov	r0, r5
  4057c8:	69e1      	ldr	r1, [r4, #28]
  4057ca:	2300      	movs	r3, #0
  4057cc:	47b0      	blx	r6
  4057ce:	1c46      	adds	r6, r0, #1
  4057d0:	89a2      	ldrh	r2, [r4, #12]
  4057d2:	d105      	bne.n	4057e0 <__sflush_r+0x88>
  4057d4:	682b      	ldr	r3, [r5, #0]
  4057d6:	b11b      	cbz	r3, 4057e0 <__sflush_r+0x88>
  4057d8:	2b1d      	cmp	r3, #29
  4057da:	d001      	beq.n	4057e0 <__sflush_r+0x88>
  4057dc:	2b16      	cmp	r3, #22
  4057de:	d11d      	bne.n	40581c <__sflush_r+0xc4>
  4057e0:	2300      	movs	r3, #0
  4057e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  4057e6:	b292      	uxth	r2, r2
  4057e8:	6063      	str	r3, [r4, #4]
  4057ea:	6923      	ldr	r3, [r4, #16]
  4057ec:	04d1      	lsls	r1, r2, #19
  4057ee:	81a2      	strh	r2, [r4, #12]
  4057f0:	6023      	str	r3, [r4, #0]
  4057f2:	d504      	bpl.n	4057fe <__sflush_r+0xa6>
  4057f4:	1c42      	adds	r2, r0, #1
  4057f6:	d101      	bne.n	4057fc <__sflush_r+0xa4>
  4057f8:	682b      	ldr	r3, [r5, #0]
  4057fa:	b903      	cbnz	r3, 4057fe <__sflush_r+0xa6>
  4057fc:	6520      	str	r0, [r4, #80]	; 0x50
  4057fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405800:	602f      	str	r7, [r5, #0]
  405802:	2900      	cmp	r1, #0
  405804:	d0d2      	beq.n	4057ac <__sflush_r+0x54>
  405806:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40580a:	4299      	cmp	r1, r3
  40580c:	d002      	beq.n	405814 <__sflush_r+0xbc>
  40580e:	4628      	mov	r0, r5
  405810:	f000 fa10 	bl	405c34 <_free_r>
  405814:	2000      	movs	r0, #0
  405816:	6320      	str	r0, [r4, #48]	; 0x30
  405818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40581c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405820:	81a2      	strh	r2, [r4, #12]
  405822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405826:	690e      	ldr	r6, [r1, #16]
  405828:	2e00      	cmp	r6, #0
  40582a:	d0bf      	beq.n	4057ac <__sflush_r+0x54>
  40582c:	079b      	lsls	r3, r3, #30
  40582e:	680a      	ldr	r2, [r1, #0]
  405830:	bf0c      	ite	eq
  405832:	694b      	ldreq	r3, [r1, #20]
  405834:	2300      	movne	r3, #0
  405836:	ebc6 0802 	rsb	r8, r6, r2
  40583a:	600e      	str	r6, [r1, #0]
  40583c:	608b      	str	r3, [r1, #8]
  40583e:	e012      	b.n	405866 <__sflush_r+0x10e>
  405840:	89a3      	ldrh	r3, [r4, #12]
  405842:	f04f 30ff 	mov.w	r0, #4294967295
  405846:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40584a:	81a3      	strh	r3, [r4, #12]
  40584c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405850:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405852:	4628      	mov	r0, r5
  405854:	69e1      	ldr	r1, [r4, #28]
  405856:	4632      	mov	r2, r6
  405858:	4643      	mov	r3, r8
  40585a:	47b8      	blx	r7
  40585c:	2800      	cmp	r0, #0
  40585e:	ddef      	ble.n	405840 <__sflush_r+0xe8>
  405860:	4406      	add	r6, r0
  405862:	ebc0 0808 	rsb	r8, r0, r8
  405866:	f1b8 0f00 	cmp.w	r8, #0
  40586a:	dcf1      	bgt.n	405850 <__sflush_r+0xf8>
  40586c:	e79e      	b.n	4057ac <__sflush_r+0x54>

0040586e <_fflush_r>:
  40586e:	b538      	push	{r3, r4, r5, lr}
  405870:	460c      	mov	r4, r1
  405872:	4605      	mov	r5, r0
  405874:	b118      	cbz	r0, 40587e <_fflush_r+0x10>
  405876:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405878:	b90b      	cbnz	r3, 40587e <_fflush_r+0x10>
  40587a:	f000 f841 	bl	405900 <__sinit>
  40587e:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  405882:	b128      	cbz	r0, 405890 <_fflush_r+0x22>
  405884:	4628      	mov	r0, r5
  405886:	4621      	mov	r1, r4
  405888:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40588c:	f7ff bf64 	b.w	405758 <__sflush_r>
  405890:	bd38      	pop	{r3, r4, r5, pc}

00405892 <fflush>:
  405892:	4601      	mov	r1, r0
  405894:	b920      	cbnz	r0, 4058a0 <fflush+0xe>
  405896:	4b04      	ldr	r3, [pc, #16]	; (4058a8 <fflush+0x16>)
  405898:	4904      	ldr	r1, [pc, #16]	; (4058ac <fflush+0x1a>)
  40589a:	6818      	ldr	r0, [r3, #0]
  40589c:	f000 bbea 	b.w	406074 <_fwalk_reent>
  4058a0:	4b03      	ldr	r3, [pc, #12]	; (4058b0 <fflush+0x1e>)
  4058a2:	6818      	ldr	r0, [r3, #0]
  4058a4:	f7ff bfe3 	b.w	40586e <_fflush_r>
  4058a8:	00408e98 	.word	0x00408e98
  4058ac:	0040586f 	.word	0x0040586f
  4058b0:	200000e8 	.word	0x200000e8

004058b4 <__fp_lock>:
  4058b4:	2000      	movs	r0, #0
  4058b6:	4770      	bx	lr

004058b8 <__fp_unlock>:
  4058b8:	2000      	movs	r0, #0
  4058ba:	4770      	bx	lr

004058bc <_cleanup_r>:
  4058bc:	4901      	ldr	r1, [pc, #4]	; (4058c4 <_cleanup_r+0x8>)
  4058be:	f000 bbbd 	b.w	40603c <_fwalk>
  4058c2:	bf00      	nop
  4058c4:	00407eb1 	.word	0x00407eb1

004058c8 <__sfmoreglue>:
  4058c8:	b570      	push	{r4, r5, r6, lr}
  4058ca:	1e4b      	subs	r3, r1, #1
  4058cc:	2568      	movs	r5, #104	; 0x68
  4058ce:	435d      	muls	r5, r3
  4058d0:	460e      	mov	r6, r1
  4058d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
  4058d6:	f000 fca1 	bl	40621c <_malloc_r>
  4058da:	4604      	mov	r4, r0
  4058dc:	b140      	cbz	r0, 4058f0 <__sfmoreglue+0x28>
  4058de:	2100      	movs	r1, #0
  4058e0:	e880 0042 	stmia.w	r0, {r1, r6}
  4058e4:	300c      	adds	r0, #12
  4058e6:	60a0      	str	r0, [r4, #8]
  4058e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
  4058ec:	f7fd fb88 	bl	403000 <memset>
  4058f0:	4620      	mov	r0, r4
  4058f2:	bd70      	pop	{r4, r5, r6, pc}

004058f4 <_cleanup>:
  4058f4:	4b01      	ldr	r3, [pc, #4]	; (4058fc <_cleanup+0x8>)
  4058f6:	6818      	ldr	r0, [r3, #0]
  4058f8:	f7ff bfe0 	b.w	4058bc <_cleanup_r>
  4058fc:	00408e98 	.word	0x00408e98

00405900 <__sinit>:
  405900:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405904:	6b84      	ldr	r4, [r0, #56]	; 0x38
  405906:	4606      	mov	r6, r0
  405908:	2c00      	cmp	r4, #0
  40590a:	d162      	bne.n	4059d2 <__sinit+0xd2>
  40590c:	4b32      	ldr	r3, [pc, #200]	; (4059d8 <__sinit+0xd8>)
  40590e:	6845      	ldr	r5, [r0, #4]
  405910:	63c3      	str	r3, [r0, #60]	; 0x3c
  405912:	2303      	movs	r3, #3
  405914:	f8c0 32e4 	str.w	r3, [r0, #740]	; 0x2e4
  405918:	f500 733b 	add.w	r3, r0, #748	; 0x2ec
  40591c:	f8c0 32e8 	str.w	r3, [r0, #744]	; 0x2e8
  405920:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 4059e0 <__sinit+0xe0>
  405924:	2304      	movs	r3, #4
  405926:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 4059e4 <__sinit+0xe4>
  40592a:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 4059e8 <__sinit+0xe8>
  40592e:	4f2b      	ldr	r7, [pc, #172]	; (4059dc <__sinit+0xdc>)
  405930:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  405934:	4621      	mov	r1, r4
  405936:	81ab      	strh	r3, [r5, #12]
  405938:	602c      	str	r4, [r5, #0]
  40593a:	606c      	str	r4, [r5, #4]
  40593c:	60ac      	str	r4, [r5, #8]
  40593e:	666c      	str	r4, [r5, #100]	; 0x64
  405940:	81ec      	strh	r4, [r5, #14]
  405942:	612c      	str	r4, [r5, #16]
  405944:	616c      	str	r4, [r5, #20]
  405946:	61ac      	str	r4, [r5, #24]
  405948:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40594c:	2208      	movs	r2, #8
  40594e:	f7fd fb57 	bl	403000 <memset>
  405952:	61ed      	str	r5, [r5, #28]
  405954:	f8c5 a020 	str.w	sl, [r5, #32]
  405958:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  40595c:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  405960:	62ef      	str	r7, [r5, #44]	; 0x2c
  405962:	68b5      	ldr	r5, [r6, #8]
  405964:	2309      	movs	r3, #9
  405966:	f04f 0b01 	mov.w	fp, #1
  40596a:	81ab      	strh	r3, [r5, #12]
  40596c:	602c      	str	r4, [r5, #0]
  40596e:	606c      	str	r4, [r5, #4]
  405970:	60ac      	str	r4, [r5, #8]
  405972:	666c      	str	r4, [r5, #100]	; 0x64
  405974:	f8a5 b00e 	strh.w	fp, [r5, #14]
  405978:	612c      	str	r4, [r5, #16]
  40597a:	616c      	str	r4, [r5, #20]
  40597c:	61ac      	str	r4, [r5, #24]
  40597e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405982:	4621      	mov	r1, r4
  405984:	2208      	movs	r2, #8
  405986:	f7fd fb3b 	bl	403000 <memset>
  40598a:	61ed      	str	r5, [r5, #28]
  40598c:	f8c5 a020 	str.w	sl, [r5, #32]
  405990:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  405994:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  405998:	62ef      	str	r7, [r5, #44]	; 0x2c
  40599a:	68f5      	ldr	r5, [r6, #12]
  40599c:	2312      	movs	r3, #18
  40599e:	81ab      	strh	r3, [r5, #12]
  4059a0:	2302      	movs	r3, #2
  4059a2:	602c      	str	r4, [r5, #0]
  4059a4:	606c      	str	r4, [r5, #4]
  4059a6:	60ac      	str	r4, [r5, #8]
  4059a8:	666c      	str	r4, [r5, #100]	; 0x64
  4059aa:	81eb      	strh	r3, [r5, #14]
  4059ac:	612c      	str	r4, [r5, #16]
  4059ae:	616c      	str	r4, [r5, #20]
  4059b0:	61ac      	str	r4, [r5, #24]
  4059b2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4059b6:	4621      	mov	r1, r4
  4059b8:	2208      	movs	r2, #8
  4059ba:	f7fd fb21 	bl	403000 <memset>
  4059be:	61ed      	str	r5, [r5, #28]
  4059c0:	f8c5 a020 	str.w	sl, [r5, #32]
  4059c4:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  4059c8:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  4059cc:	62ef      	str	r7, [r5, #44]	; 0x2c
  4059ce:	f8c6 b038 	str.w	fp, [r6, #56]	; 0x38
  4059d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059d6:	bf00      	nop
  4059d8:	004058bd 	.word	0x004058bd
  4059dc:	004072a3 	.word	0x004072a3
  4059e0:	00407221 	.word	0x00407221
  4059e4:	00407247 	.word	0x00407247
  4059e8:	0040727f 	.word	0x0040727f

004059ec <__sfp>:
  4059ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4059ee:	4b1c      	ldr	r3, [pc, #112]	; (405a60 <__sfp+0x74>)
  4059f0:	4607      	mov	r7, r0
  4059f2:	681e      	ldr	r6, [r3, #0]
  4059f4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  4059f6:	b913      	cbnz	r3, 4059fe <__sfp+0x12>
  4059f8:	4630      	mov	r0, r6
  4059fa:	f7ff ff81 	bl	405900 <__sinit>
  4059fe:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
  405a02:	68b4      	ldr	r4, [r6, #8]
  405a04:	6873      	ldr	r3, [r6, #4]
  405a06:	3b01      	subs	r3, #1
  405a08:	d404      	bmi.n	405a14 <__sfp+0x28>
  405a0a:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  405a0e:	b175      	cbz	r5, 405a2e <__sfp+0x42>
  405a10:	3468      	adds	r4, #104	; 0x68
  405a12:	e7f8      	b.n	405a06 <__sfp+0x1a>
  405a14:	6833      	ldr	r3, [r6, #0]
  405a16:	b92b      	cbnz	r3, 405a24 <__sfp+0x38>
  405a18:	4638      	mov	r0, r7
  405a1a:	2104      	movs	r1, #4
  405a1c:	f7ff ff54 	bl	4058c8 <__sfmoreglue>
  405a20:	6030      	str	r0, [r6, #0]
  405a22:	b108      	cbz	r0, 405a28 <__sfp+0x3c>
  405a24:	6836      	ldr	r6, [r6, #0]
  405a26:	e7ec      	b.n	405a02 <__sfp+0x16>
  405a28:	230c      	movs	r3, #12
  405a2a:	603b      	str	r3, [r7, #0]
  405a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405a2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  405a32:	81e3      	strh	r3, [r4, #14]
  405a34:	2301      	movs	r3, #1
  405a36:	81a3      	strh	r3, [r4, #12]
  405a38:	6665      	str	r5, [r4, #100]	; 0x64
  405a3a:	6025      	str	r5, [r4, #0]
  405a3c:	60a5      	str	r5, [r4, #8]
  405a3e:	6065      	str	r5, [r4, #4]
  405a40:	6125      	str	r5, [r4, #16]
  405a42:	6165      	str	r5, [r4, #20]
  405a44:	61a5      	str	r5, [r4, #24]
  405a46:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  405a4a:	4629      	mov	r1, r5
  405a4c:	2208      	movs	r2, #8
  405a4e:	f7fd fad7 	bl	403000 <memset>
  405a52:	6325      	str	r5, [r4, #48]	; 0x30
  405a54:	6365      	str	r5, [r4, #52]	; 0x34
  405a56:	6465      	str	r5, [r4, #68]	; 0x44
  405a58:	64a5      	str	r5, [r4, #72]	; 0x48
  405a5a:	4620      	mov	r0, r4
  405a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405a5e:	bf00      	nop
  405a60:	00408e98 	.word	0x00408e98

00405a64 <__sfp_lock_acquire>:
  405a64:	4770      	bx	lr

00405a66 <__sfp_lock_release>:
  405a66:	4770      	bx	lr

00405a68 <__sinit_lock_acquire>:
  405a68:	4770      	bx	lr

00405a6a <__sinit_lock_release>:
  405a6a:	4770      	bx	lr

00405a6c <__fp_lock_all>:
  405a6c:	4b02      	ldr	r3, [pc, #8]	; (405a78 <__fp_lock_all+0xc>)
  405a6e:	4903      	ldr	r1, [pc, #12]	; (405a7c <__fp_lock_all+0x10>)
  405a70:	6818      	ldr	r0, [r3, #0]
  405a72:	f000 bae3 	b.w	40603c <_fwalk>
  405a76:	bf00      	nop
  405a78:	200000e8 	.word	0x200000e8
  405a7c:	004058b5 	.word	0x004058b5

00405a80 <__fp_unlock_all>:
  405a80:	4b02      	ldr	r3, [pc, #8]	; (405a8c <__fp_unlock_all+0xc>)
  405a82:	4903      	ldr	r1, [pc, #12]	; (405a90 <__fp_unlock_all+0x10>)
  405a84:	6818      	ldr	r0, [r3, #0]
  405a86:	f000 bad9 	b.w	40603c <_fwalk>
  405a8a:	bf00      	nop
  405a8c:	200000e8 	.word	0x200000e8
  405a90:	004058b9 	.word	0x004058b9

00405a94 <__libc_fini_array>:
  405a94:	b538      	push	{r3, r4, r5, lr}
  405a96:	4d08      	ldr	r5, [pc, #32]	; (405ab8 <__libc_fini_array+0x24>)
  405a98:	4c08      	ldr	r4, [pc, #32]	; (405abc <__libc_fini_array+0x28>)
  405a9a:	1b64      	subs	r4, r4, r5
  405a9c:	10a4      	asrs	r4, r4, #2
  405a9e:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  405aa2:	b124      	cbz	r4, 405aae <__libc_fini_array+0x1a>
  405aa4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405aa8:	3c01      	subs	r4, #1
  405aaa:	4798      	blx	r3
  405aac:	e7f9      	b.n	405aa2 <__libc_fini_array+0xe>
  405aae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405ab2:	f003 bae7 	b.w	409084 <_fini>
  405ab6:	bf00      	nop
  405ab8:	00409090 	.word	0x00409090
  405abc:	00409094 	.word	0x00409094

00405ac0 <_fputwc_r>:
  405ac0:	8993      	ldrh	r3, [r2, #12]
  405ac2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  405ac6:	460e      	mov	r6, r1
  405ac8:	0499      	lsls	r1, r3, #18
  405aca:	4680      	mov	r8, r0
  405acc:	4614      	mov	r4, r2
  405ace:	d406      	bmi.n	405ade <_fputwc_r+0x1e>
  405ad0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405ad4:	8193      	strh	r3, [r2, #12]
  405ad6:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405ad8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405adc:	6653      	str	r3, [r2, #100]	; 0x64
  405ade:	f000 fb0b 	bl	4060f8 <__locale_mb_cur_max>
  405ae2:	2801      	cmp	r0, #1
  405ae4:	d106      	bne.n	405af4 <_fputwc_r+0x34>
  405ae6:	1e73      	subs	r3, r6, #1
  405ae8:	2bfe      	cmp	r3, #254	; 0xfe
  405aea:	d803      	bhi.n	405af4 <_fputwc_r+0x34>
  405aec:	f88d 6004 	strb.w	r6, [sp, #4]
  405af0:	4607      	mov	r7, r0
  405af2:	e00e      	b.n	405b12 <_fputwc_r+0x52>
  405af4:	4632      	mov	r2, r6
  405af6:	4640      	mov	r0, r8
  405af8:	a901      	add	r1, sp, #4
  405afa:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405afe:	f002 f8a5 	bl	407c4c <_wcrtomb_r>
  405b02:	1c42      	adds	r2, r0, #1
  405b04:	4607      	mov	r7, r0
  405b06:	d104      	bne.n	405b12 <_fputwc_r+0x52>
  405b08:	89a3      	ldrh	r3, [r4, #12]
  405b0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405b0e:	81a3      	strh	r3, [r4, #12]
  405b10:	e02b      	b.n	405b6a <_fputwc_r+0xaa>
  405b12:	2500      	movs	r5, #0
  405b14:	42bd      	cmp	r5, r7
  405b16:	d024      	beq.n	405b62 <_fputwc_r+0xa2>
  405b18:	68a2      	ldr	r2, [r4, #8]
  405b1a:	ab01      	add	r3, sp, #4
  405b1c:	3a01      	subs	r2, #1
  405b1e:	2a00      	cmp	r2, #0
  405b20:	60a2      	str	r2, [r4, #8]
  405b22:	da16      	bge.n	405b52 <_fputwc_r+0x92>
  405b24:	69a1      	ldr	r1, [r4, #24]
  405b26:	428a      	cmp	r2, r1
  405b28:	db08      	blt.n	405b3c <_fputwc_r+0x7c>
  405b2a:	5d5b      	ldrb	r3, [r3, r5]
  405b2c:	6822      	ldr	r2, [r4, #0]
  405b2e:	7013      	strb	r3, [r2, #0]
  405b30:	6823      	ldr	r3, [r4, #0]
  405b32:	7819      	ldrb	r1, [r3, #0]
  405b34:	290a      	cmp	r1, #10
  405b36:	d110      	bne.n	405b5a <_fputwc_r+0x9a>
  405b38:	4640      	mov	r0, r8
  405b3a:	e001      	b.n	405b40 <_fputwc_r+0x80>
  405b3c:	5d59      	ldrb	r1, [r3, r5]
  405b3e:	4640      	mov	r0, r8
  405b40:	4622      	mov	r2, r4
  405b42:	f002 f831 	bl	407ba8 <__swbuf_r>
  405b46:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  405b4a:	4258      	negs	r0, r3
  405b4c:	4158      	adcs	r0, r3
  405b4e:	b130      	cbz	r0, 405b5e <_fputwc_r+0x9e>
  405b50:	e009      	b.n	405b66 <_fputwc_r+0xa6>
  405b52:	5d5b      	ldrb	r3, [r3, r5]
  405b54:	6822      	ldr	r2, [r4, #0]
  405b56:	7013      	strb	r3, [r2, #0]
  405b58:	6823      	ldr	r3, [r4, #0]
  405b5a:	3301      	adds	r3, #1
  405b5c:	6023      	str	r3, [r4, #0]
  405b5e:	3501      	adds	r5, #1
  405b60:	e7d8      	b.n	405b14 <_fputwc_r+0x54>
  405b62:	4630      	mov	r0, r6
  405b64:	e001      	b.n	405b6a <_fputwc_r+0xaa>
  405b66:	f04f 30ff 	mov.w	r0, #4294967295
  405b6a:	b002      	add	sp, #8
  405b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405b70 <fputwc>:
  405b70:	4b08      	ldr	r3, [pc, #32]	; (405b94 <fputwc+0x24>)
  405b72:	b570      	push	{r4, r5, r6, lr}
  405b74:	681c      	ldr	r4, [r3, #0]
  405b76:	4606      	mov	r6, r0
  405b78:	460d      	mov	r5, r1
  405b7a:	b124      	cbz	r4, 405b86 <fputwc+0x16>
  405b7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  405b7e:	b913      	cbnz	r3, 405b86 <fputwc+0x16>
  405b80:	4620      	mov	r0, r4
  405b82:	f7ff febd 	bl	405900 <__sinit>
  405b86:	4620      	mov	r0, r4
  405b88:	4631      	mov	r1, r6
  405b8a:	462a      	mov	r2, r5
  405b8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  405b90:	f7ff bf96 	b.w	405ac0 <_fputwc_r>
  405b94:	200000e8 	.word	0x200000e8

00405b98 <_malloc_trim_r>:
  405b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405b9a:	4d23      	ldr	r5, [pc, #140]	; (405c28 <_malloc_trim_r+0x90>)
  405b9c:	460e      	mov	r6, r1
  405b9e:	4604      	mov	r4, r0
  405ba0:	f000 fd76 	bl	406690 <__malloc_lock>
  405ba4:	68ab      	ldr	r3, [r5, #8]
  405ba6:	685f      	ldr	r7, [r3, #4]
  405ba8:	f027 0703 	bic.w	r7, r7, #3
  405bac:	1bbe      	subs	r6, r7, r6
  405bae:	f606 76ef 	addw	r6, r6, #4079	; 0xfef
  405bb2:	f426 667f 	bic.w	r6, r6, #4080	; 0xff0
  405bb6:	f026 060f 	bic.w	r6, r6, #15
  405bba:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
  405bbe:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  405bc2:	da04      	bge.n	405bce <_malloc_trim_r+0x36>
  405bc4:	4620      	mov	r0, r4
  405bc6:	f000 fd64 	bl	406692 <__malloc_unlock>
  405bca:	2000      	movs	r0, #0
  405bcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405bce:	4620      	mov	r0, r4
  405bd0:	2100      	movs	r1, #0
  405bd2:	f001 fb15 	bl	407200 <_sbrk_r>
  405bd6:	68ab      	ldr	r3, [r5, #8]
  405bd8:	443b      	add	r3, r7
  405bda:	4298      	cmp	r0, r3
  405bdc:	d1f2      	bne.n	405bc4 <_malloc_trim_r+0x2c>
  405bde:	4620      	mov	r0, r4
  405be0:	4271      	negs	r1, r6
  405be2:	f001 fb0d 	bl	407200 <_sbrk_r>
  405be6:	3001      	adds	r0, #1
  405be8:	d110      	bne.n	405c0c <_malloc_trim_r+0x74>
  405bea:	4620      	mov	r0, r4
  405bec:	2100      	movs	r1, #0
  405bee:	f001 fb07 	bl	407200 <_sbrk_r>
  405bf2:	68ab      	ldr	r3, [r5, #8]
  405bf4:	1ac2      	subs	r2, r0, r3
  405bf6:	2a0f      	cmp	r2, #15
  405bf8:	dde4      	ble.n	405bc4 <_malloc_trim_r+0x2c>
  405bfa:	490c      	ldr	r1, [pc, #48]	; (405c2c <_malloc_trim_r+0x94>)
  405bfc:	f042 0201 	orr.w	r2, r2, #1
  405c00:	6809      	ldr	r1, [r1, #0]
  405c02:	605a      	str	r2, [r3, #4]
  405c04:	1a40      	subs	r0, r0, r1
  405c06:	490a      	ldr	r1, [pc, #40]	; (405c30 <_malloc_trim_r+0x98>)
  405c08:	6008      	str	r0, [r1, #0]
  405c0a:	e7db      	b.n	405bc4 <_malloc_trim_r+0x2c>
  405c0c:	68ab      	ldr	r3, [r5, #8]
  405c0e:	1bbf      	subs	r7, r7, r6
  405c10:	f047 0701 	orr.w	r7, r7, #1
  405c14:	605f      	str	r7, [r3, #4]
  405c16:	4b06      	ldr	r3, [pc, #24]	; (405c30 <_malloc_trim_r+0x98>)
  405c18:	4620      	mov	r0, r4
  405c1a:	681a      	ldr	r2, [r3, #0]
  405c1c:	1b96      	subs	r6, r2, r6
  405c1e:	601e      	str	r6, [r3, #0]
  405c20:	f000 fd37 	bl	406692 <__malloc_unlock>
  405c24:	2001      	movs	r0, #1
  405c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405c28:	20000594 	.word	0x20000594
  405c2c:	2000099c 	.word	0x2000099c
  405c30:	20000be4 	.word	0x20000be4

00405c34 <_free_r>:
  405c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405c36:	4606      	mov	r6, r0
  405c38:	460d      	mov	r5, r1
  405c3a:	2900      	cmp	r1, #0
  405c3c:	f000 80a9 	beq.w	405d92 <_free_r+0x15e>
  405c40:	f000 fd26 	bl	406690 <__malloc_lock>
  405c44:	f855 cc04 	ldr.w	ip, [r5, #-4]
  405c48:	4c52      	ldr	r4, [pc, #328]	; (405d94 <_free_r+0x160>)
  405c4a:	f1a5 0308 	sub.w	r3, r5, #8
  405c4e:	f02c 0201 	bic.w	r2, ip, #1
  405c52:	1898      	adds	r0, r3, r2
  405c54:	68a1      	ldr	r1, [r4, #8]
  405c56:	6847      	ldr	r7, [r0, #4]
  405c58:	4288      	cmp	r0, r1
  405c5a:	f027 0703 	bic.w	r7, r7, #3
  405c5e:	f00c 0101 	and.w	r1, ip, #1
  405c62:	d11b      	bne.n	405c9c <_free_r+0x68>
  405c64:	443a      	add	r2, r7
  405c66:	b939      	cbnz	r1, 405c78 <_free_r+0x44>
  405c68:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405c6c:	1a5b      	subs	r3, r3, r1
  405c6e:	6898      	ldr	r0, [r3, #8]
  405c70:	440a      	add	r2, r1
  405c72:	68d9      	ldr	r1, [r3, #12]
  405c74:	60c1      	str	r1, [r0, #12]
  405c76:	6088      	str	r0, [r1, #8]
  405c78:	f042 0101 	orr.w	r1, r2, #1
  405c7c:	6059      	str	r1, [r3, #4]
  405c7e:	60a3      	str	r3, [r4, #8]
  405c80:	4b45      	ldr	r3, [pc, #276]	; (405d98 <_free_r+0x164>)
  405c82:	681b      	ldr	r3, [r3, #0]
  405c84:	429a      	cmp	r2, r3
  405c86:	d304      	bcc.n	405c92 <_free_r+0x5e>
  405c88:	4b44      	ldr	r3, [pc, #272]	; (405d9c <_free_r+0x168>)
  405c8a:	4630      	mov	r0, r6
  405c8c:	6819      	ldr	r1, [r3, #0]
  405c8e:	f7ff ff83 	bl	405b98 <_malloc_trim_r>
  405c92:	4630      	mov	r0, r6
  405c94:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  405c98:	f000 bcfb 	b.w	406692 <__malloc_unlock>
  405c9c:	6047      	str	r7, [r0, #4]
  405c9e:	b979      	cbnz	r1, 405cc0 <_free_r+0x8c>
  405ca0:	f855 5c08 	ldr.w	r5, [r5, #-8]
  405ca4:	f104 0c08 	add.w	ip, r4, #8
  405ca8:	1b5b      	subs	r3, r3, r5
  405caa:	442a      	add	r2, r5
  405cac:	689d      	ldr	r5, [r3, #8]
  405cae:	4565      	cmp	r5, ip
  405cb0:	d008      	beq.n	405cc4 <_free_r+0x90>
  405cb2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405cb6:	f8c5 c00c 	str.w	ip, [r5, #12]
  405cba:	f8cc 5008 	str.w	r5, [ip, #8]
  405cbe:	e002      	b.n	405cc6 <_free_r+0x92>
  405cc0:	2100      	movs	r1, #0
  405cc2:	e000      	b.n	405cc6 <_free_r+0x92>
  405cc4:	2101      	movs	r1, #1
  405cc6:	19c5      	adds	r5, r0, r7
  405cc8:	686d      	ldr	r5, [r5, #4]
  405cca:	07ed      	lsls	r5, r5, #31
  405ccc:	d40e      	bmi.n	405cec <_free_r+0xb8>
  405cce:	443a      	add	r2, r7
  405cd0:	6885      	ldr	r5, [r0, #8]
  405cd2:	b941      	cbnz	r1, 405ce6 <_free_r+0xb2>
  405cd4:	4f32      	ldr	r7, [pc, #200]	; (405da0 <_free_r+0x16c>)
  405cd6:	42bd      	cmp	r5, r7
  405cd8:	d105      	bne.n	405ce6 <_free_r+0xb2>
  405cda:	6163      	str	r3, [r4, #20]
  405cdc:	6123      	str	r3, [r4, #16]
  405cde:	2101      	movs	r1, #1
  405ce0:	60dd      	str	r5, [r3, #12]
  405ce2:	609d      	str	r5, [r3, #8]
  405ce4:	e002      	b.n	405cec <_free_r+0xb8>
  405ce6:	68c0      	ldr	r0, [r0, #12]
  405ce8:	60e8      	str	r0, [r5, #12]
  405cea:	6085      	str	r5, [r0, #8]
  405cec:	f042 0001 	orr.w	r0, r2, #1
  405cf0:	6058      	str	r0, [r3, #4]
  405cf2:	509a      	str	r2, [r3, r2]
  405cf4:	2900      	cmp	r1, #0
  405cf6:	d1cc      	bne.n	405c92 <_free_r+0x5e>
  405cf8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405cfc:	d20e      	bcs.n	405d1c <_free_r+0xe8>
  405cfe:	08d2      	lsrs	r2, r2, #3
  405d00:	1091      	asrs	r1, r2, #2
  405d02:	2001      	movs	r0, #1
  405d04:	4088      	lsls	r0, r1
  405d06:	6861      	ldr	r1, [r4, #4]
  405d08:	4301      	orrs	r1, r0
  405d0a:	6061      	str	r1, [r4, #4]
  405d0c:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
  405d10:	68a2      	ldr	r2, [r4, #8]
  405d12:	60dc      	str	r4, [r3, #12]
  405d14:	609a      	str	r2, [r3, #8]
  405d16:	60a3      	str	r3, [r4, #8]
  405d18:	60d3      	str	r3, [r2, #12]
  405d1a:	e7ba      	b.n	405c92 <_free_r+0x5e>
  405d1c:	0a51      	lsrs	r1, r2, #9
  405d1e:	2904      	cmp	r1, #4
  405d20:	d802      	bhi.n	405d28 <_free_r+0xf4>
  405d22:	0991      	lsrs	r1, r2, #6
  405d24:	3138      	adds	r1, #56	; 0x38
  405d26:	e015      	b.n	405d54 <_free_r+0x120>
  405d28:	2914      	cmp	r1, #20
  405d2a:	d801      	bhi.n	405d30 <_free_r+0xfc>
  405d2c:	315b      	adds	r1, #91	; 0x5b
  405d2e:	e011      	b.n	405d54 <_free_r+0x120>
  405d30:	2954      	cmp	r1, #84	; 0x54
  405d32:	d802      	bhi.n	405d3a <_free_r+0x106>
  405d34:	0b11      	lsrs	r1, r2, #12
  405d36:	316e      	adds	r1, #110	; 0x6e
  405d38:	e00c      	b.n	405d54 <_free_r+0x120>
  405d3a:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  405d3e:	d802      	bhi.n	405d46 <_free_r+0x112>
  405d40:	0bd1      	lsrs	r1, r2, #15
  405d42:	3177      	adds	r1, #119	; 0x77
  405d44:	e006      	b.n	405d54 <_free_r+0x120>
  405d46:	f240 5054 	movw	r0, #1364	; 0x554
  405d4a:	4281      	cmp	r1, r0
  405d4c:	bf9a      	itte	ls
  405d4e:	0c91      	lsrls	r1, r2, #18
  405d50:	317c      	addls	r1, #124	; 0x7c
  405d52:	217e      	movhi	r1, #126	; 0x7e
  405d54:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
  405d58:	68a5      	ldr	r5, [r4, #8]
  405d5a:	480e      	ldr	r0, [pc, #56]	; (405d94 <_free_r+0x160>)
  405d5c:	42a5      	cmp	r5, r4
  405d5e:	d001      	beq.n	405d64 <_free_r+0x130>
  405d60:	4629      	mov	r1, r5
  405d62:	e00b      	b.n	405d7c <_free_r+0x148>
  405d64:	2201      	movs	r2, #1
  405d66:	1089      	asrs	r1, r1, #2
  405d68:	fa02 f101 	lsl.w	r1, r2, r1
  405d6c:	6842      	ldr	r2, [r0, #4]
  405d6e:	430a      	orrs	r2, r1
  405d70:	6042      	str	r2, [r0, #4]
  405d72:	4629      	mov	r1, r5
  405d74:	e008      	b.n	405d88 <_free_r+0x154>
  405d76:	6889      	ldr	r1, [r1, #8]
  405d78:	42a1      	cmp	r1, r4
  405d7a:	d004      	beq.n	405d86 <_free_r+0x152>
  405d7c:	6848      	ldr	r0, [r1, #4]
  405d7e:	f020 0003 	bic.w	r0, r0, #3
  405d82:	4282      	cmp	r2, r0
  405d84:	d3f7      	bcc.n	405d76 <_free_r+0x142>
  405d86:	68cd      	ldr	r5, [r1, #12]
  405d88:	60dd      	str	r5, [r3, #12]
  405d8a:	6099      	str	r1, [r3, #8]
  405d8c:	60ab      	str	r3, [r5, #8]
  405d8e:	60cb      	str	r3, [r1, #12]
  405d90:	e77f      	b.n	405c92 <_free_r+0x5e>
  405d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405d94:	20000594 	.word	0x20000594
  405d98:	200009a0 	.word	0x200009a0
  405d9c:	20000be0 	.word	0x20000be0
  405da0:	2000059c 	.word	0x2000059c

00405da4 <__sfvwrite_r>:
  405da4:	6893      	ldr	r3, [r2, #8]
  405da6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405daa:	4680      	mov	r8, r0
  405dac:	460c      	mov	r4, r1
  405dae:	4691      	mov	r9, r2
  405db0:	b90b      	cbnz	r3, 405db6 <__sfvwrite_r+0x12>
  405db2:	2000      	movs	r0, #0
  405db4:	e13c      	b.n	406030 <__sfvwrite_r+0x28c>
  405db6:	898b      	ldrh	r3, [r1, #12]
  405db8:	0718      	lsls	r0, r3, #28
  405dba:	d50e      	bpl.n	405dda <__sfvwrite_r+0x36>
  405dbc:	690b      	ldr	r3, [r1, #16]
  405dbe:	b163      	cbz	r3, 405dda <__sfvwrite_r+0x36>
  405dc0:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
  405dc4:	f8d9 6000 	ldr.w	r6, [r9]
  405dc8:	f00a 0c02 	and.w	ip, sl, #2
  405dcc:	fa1f f38c 	uxth.w	r3, ip
  405dd0:	b333      	cbz	r3, 405e20 <__sfvwrite_r+0x7c>
  405dd2:	f04f 0a00 	mov.w	sl, #0
  405dd6:	4657      	mov	r7, sl
  405dd8:	e01b      	b.n	405e12 <__sfvwrite_r+0x6e>
  405dda:	4640      	mov	r0, r8
  405ddc:	4621      	mov	r1, r4
  405dde:	f7fe fe11 	bl	404a04 <__swsetup_r>
  405de2:	2800      	cmp	r0, #0
  405de4:	d0ec      	beq.n	405dc0 <__sfvwrite_r+0x1c>
  405de6:	e121      	b.n	40602c <__sfvwrite_r+0x288>
  405de8:	4b93      	ldr	r3, [pc, #588]	; (406038 <__sfvwrite_r+0x294>)
  405dea:	4640      	mov	r0, r8
  405dec:	429f      	cmp	r7, r3
  405dee:	bf38      	it	cc
  405df0:	463b      	movcc	r3, r7
  405df2:	69e1      	ldr	r1, [r4, #28]
  405df4:	4652      	mov	r2, sl
  405df6:	6a65      	ldr	r5, [r4, #36]	; 0x24
  405df8:	47a8      	blx	r5
  405dfa:	2800      	cmp	r0, #0
  405dfc:	f340 8112 	ble.w	406024 <__sfvwrite_r+0x280>
  405e00:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405e04:	4482      	add	sl, r0
  405e06:	1a3f      	subs	r7, r7, r0
  405e08:	1a18      	subs	r0, r3, r0
  405e0a:	f8c9 0008 	str.w	r0, [r9, #8]
  405e0e:	2800      	cmp	r0, #0
  405e10:	d0cf      	beq.n	405db2 <__sfvwrite_r+0xe>
  405e12:	2f00      	cmp	r7, #0
  405e14:	d1e8      	bne.n	405de8 <__sfvwrite_r+0x44>
  405e16:	f8d6 a000 	ldr.w	sl, [r6]
  405e1a:	6877      	ldr	r7, [r6, #4]
  405e1c:	3608      	adds	r6, #8
  405e1e:	e7f8      	b.n	405e12 <__sfvwrite_r+0x6e>
  405e20:	f01a 0a01 	ands.w	sl, sl, #1
  405e24:	d004      	beq.n	405e30 <__sfvwrite_r+0x8c>
  405e26:	469b      	mov	fp, r3
  405e28:	9301      	str	r3, [sp, #4]
  405e2a:	461f      	mov	r7, r3
  405e2c:	469a      	mov	sl, r3
  405e2e:	e0bf      	b.n	405fb0 <__sfvwrite_r+0x20c>
  405e30:	4655      	mov	r5, sl
  405e32:	b925      	cbnz	r5, 405e3e <__sfvwrite_r+0x9a>
  405e34:	f8d6 a000 	ldr.w	sl, [r6]
  405e38:	6875      	ldr	r5, [r6, #4]
  405e3a:	3608      	adds	r6, #8
  405e3c:	e7f9      	b.n	405e32 <__sfvwrite_r+0x8e>
  405e3e:	89a2      	ldrh	r2, [r4, #12]
  405e40:	68a7      	ldr	r7, [r4, #8]
  405e42:	0591      	lsls	r1, r2, #22
  405e44:	d552      	bpl.n	405eec <__sfvwrite_r+0x148>
  405e46:	42bd      	cmp	r5, r7
  405e48:	d342      	bcc.n	405ed0 <__sfvwrite_r+0x12c>
  405e4a:	f412 6f90 	tst.w	r2, #1152	; 0x480
  405e4e:	d03d      	beq.n	405ecc <__sfvwrite_r+0x128>
  405e50:	6921      	ldr	r1, [r4, #16]
  405e52:	6823      	ldr	r3, [r4, #0]
  405e54:	2002      	movs	r0, #2
  405e56:	1a5b      	subs	r3, r3, r1
  405e58:	9301      	str	r3, [sp, #4]
  405e5a:	6963      	ldr	r3, [r4, #20]
  405e5c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  405e60:	fb93 fbf0 	sdiv	fp, r3, r0
  405e64:	9b01      	ldr	r3, [sp, #4]
  405e66:	1c58      	adds	r0, r3, #1
  405e68:	4428      	add	r0, r5
  405e6a:	4583      	cmp	fp, r0
  405e6c:	bf38      	it	cc
  405e6e:	4683      	movcc	fp, r0
  405e70:	0553      	lsls	r3, r2, #21
  405e72:	4640      	mov	r0, r8
  405e74:	d50f      	bpl.n	405e96 <__sfvwrite_r+0xf2>
  405e76:	4659      	mov	r1, fp
  405e78:	f000 f9d0 	bl	40621c <_malloc_r>
  405e7c:	4607      	mov	r7, r0
  405e7e:	b1b8      	cbz	r0, 405eb0 <__sfvwrite_r+0x10c>
  405e80:	9a01      	ldr	r2, [sp, #4]
  405e82:	6921      	ldr	r1, [r4, #16]
  405e84:	f000 fbe0 	bl	406648 <memcpy>
  405e88:	89a2      	ldrh	r2, [r4, #12]
  405e8a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405e8e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405e92:	81a2      	strh	r2, [r4, #12]
  405e94:	e010      	b.n	405eb8 <__sfvwrite_r+0x114>
  405e96:	465a      	mov	r2, fp
  405e98:	f000 ffe6 	bl	406e68 <_realloc_r>
  405e9c:	4607      	mov	r7, r0
  405e9e:	b958      	cbnz	r0, 405eb8 <__sfvwrite_r+0x114>
  405ea0:	4640      	mov	r0, r8
  405ea2:	6921      	ldr	r1, [r4, #16]
  405ea4:	f7ff fec6 	bl	405c34 <_free_r>
  405ea8:	89a3      	ldrh	r3, [r4, #12]
  405eaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405eae:	81a3      	strh	r3, [r4, #12]
  405eb0:	230c      	movs	r3, #12
  405eb2:	f8c8 3000 	str.w	r3, [r8]
  405eb6:	e0b5      	b.n	406024 <__sfvwrite_r+0x280>
  405eb8:	9b01      	ldr	r3, [sp, #4]
  405eba:	6127      	str	r7, [r4, #16]
  405ebc:	441f      	add	r7, r3
  405ebe:	ebc3 030b 	rsb	r3, r3, fp
  405ec2:	6027      	str	r7, [r4, #0]
  405ec4:	f8c4 b014 	str.w	fp, [r4, #20]
  405ec8:	462f      	mov	r7, r5
  405eca:	60a3      	str	r3, [r4, #8]
  405ecc:	42bd      	cmp	r5, r7
  405ece:	d200      	bcs.n	405ed2 <__sfvwrite_r+0x12e>
  405ed0:	462f      	mov	r7, r5
  405ed2:	463a      	mov	r2, r7
  405ed4:	6820      	ldr	r0, [r4, #0]
  405ed6:	4651      	mov	r1, sl
  405ed8:	f000 fbbf 	bl	40665a <memmove>
  405edc:	68a3      	ldr	r3, [r4, #8]
  405ede:	1bdb      	subs	r3, r3, r7
  405ee0:	60a3      	str	r3, [r4, #8]
  405ee2:	6823      	ldr	r3, [r4, #0]
  405ee4:	441f      	add	r7, r3
  405ee6:	6027      	str	r7, [r4, #0]
  405ee8:	462f      	mov	r7, r5
  405eea:	e02a      	b.n	405f42 <__sfvwrite_r+0x19e>
  405eec:	6820      	ldr	r0, [r4, #0]
  405eee:	6923      	ldr	r3, [r4, #16]
  405ef0:	4298      	cmp	r0, r3
  405ef2:	d802      	bhi.n	405efa <__sfvwrite_r+0x156>
  405ef4:	6963      	ldr	r3, [r4, #20]
  405ef6:	429d      	cmp	r5, r3
  405ef8:	d213      	bcs.n	405f22 <__sfvwrite_r+0x17e>
  405efa:	42bd      	cmp	r5, r7
  405efc:	bf38      	it	cc
  405efe:	462f      	movcc	r7, r5
  405f00:	463a      	mov	r2, r7
  405f02:	4651      	mov	r1, sl
  405f04:	f000 fba9 	bl	40665a <memmove>
  405f08:	68a3      	ldr	r3, [r4, #8]
  405f0a:	6822      	ldr	r2, [r4, #0]
  405f0c:	1bdb      	subs	r3, r3, r7
  405f0e:	443a      	add	r2, r7
  405f10:	60a3      	str	r3, [r4, #8]
  405f12:	6022      	str	r2, [r4, #0]
  405f14:	b9ab      	cbnz	r3, 405f42 <__sfvwrite_r+0x19e>
  405f16:	4640      	mov	r0, r8
  405f18:	4621      	mov	r1, r4
  405f1a:	f7ff fca8 	bl	40586e <_fflush_r>
  405f1e:	b180      	cbz	r0, 405f42 <__sfvwrite_r+0x19e>
  405f20:	e080      	b.n	406024 <__sfvwrite_r+0x280>
  405f22:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  405f26:	4575      	cmp	r5, lr
  405f28:	bf38      	it	cc
  405f2a:	46ae      	movcc	lr, r5
  405f2c:	fb9e fef3 	sdiv	lr, lr, r3
  405f30:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405f32:	4640      	mov	r0, r8
  405f34:	69e1      	ldr	r1, [r4, #28]
  405f36:	4652      	mov	r2, sl
  405f38:	fb03 f30e 	mul.w	r3, r3, lr
  405f3c:	47b8      	blx	r7
  405f3e:	1e07      	subs	r7, r0, #0
  405f40:	dd70      	ble.n	406024 <__sfvwrite_r+0x280>
  405f42:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405f46:	44ba      	add	sl, r7
  405f48:	1bed      	subs	r5, r5, r7
  405f4a:	1bdf      	subs	r7, r3, r7
  405f4c:	f8c9 7008 	str.w	r7, [r9, #8]
  405f50:	2f00      	cmp	r7, #0
  405f52:	f47f af6e 	bne.w	405e32 <__sfvwrite_r+0x8e>
  405f56:	e72c      	b.n	405db2 <__sfvwrite_r+0xe>
  405f58:	9d01      	ldr	r5, [sp, #4]
  405f5a:	2d00      	cmp	r5, #0
  405f5c:	d031      	beq.n	405fc2 <__sfvwrite_r+0x21e>
  405f5e:	6820      	ldr	r0, [r4, #0]
  405f60:	6922      	ldr	r2, [r4, #16]
  405f62:	45d3      	cmp	fp, sl
  405f64:	bf34      	ite	cc
  405f66:	465b      	movcc	r3, fp
  405f68:	4653      	movcs	r3, sl
  405f6a:	4290      	cmp	r0, r2
  405f6c:	68a5      	ldr	r5, [r4, #8]
  405f6e:	f8d4 e014 	ldr.w	lr, [r4, #20]
  405f72:	d936      	bls.n	405fe2 <__sfvwrite_r+0x23e>
  405f74:	4475      	add	r5, lr
  405f76:	42ab      	cmp	r3, r5
  405f78:	dd33      	ble.n	405fe2 <__sfvwrite_r+0x23e>
  405f7a:	4639      	mov	r1, r7
  405f7c:	462a      	mov	r2, r5
  405f7e:	f000 fb6c 	bl	40665a <memmove>
  405f82:	6823      	ldr	r3, [r4, #0]
  405f84:	4640      	mov	r0, r8
  405f86:	442b      	add	r3, r5
  405f88:	6023      	str	r3, [r4, #0]
  405f8a:	4621      	mov	r1, r4
  405f8c:	f7ff fc6f 	bl	40586e <_fflush_r>
  405f90:	2800      	cmp	r0, #0
  405f92:	d147      	bne.n	406024 <__sfvwrite_r+0x280>
  405f94:	ebbb 0b05 	subs.w	fp, fp, r5
  405f98:	d03c      	beq.n	406014 <__sfvwrite_r+0x270>
  405f9a:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405f9e:	442f      	add	r7, r5
  405fa0:	ebc5 0a0a 	rsb	sl, r5, sl
  405fa4:	1b5d      	subs	r5, r3, r5
  405fa6:	f8c9 5008 	str.w	r5, [r9, #8]
  405faa:	2d00      	cmp	r5, #0
  405fac:	f43f af01 	beq.w	405db2 <__sfvwrite_r+0xe>
  405fb0:	f1ba 0f00 	cmp.w	sl, #0
  405fb4:	d1d0      	bne.n	405f58 <__sfvwrite_r+0x1b4>
  405fb6:	2500      	movs	r5, #0
  405fb8:	e896 0480 	ldmia.w	r6, {r7, sl}
  405fbc:	9501      	str	r5, [sp, #4]
  405fbe:	3608      	adds	r6, #8
  405fc0:	e7f6      	b.n	405fb0 <__sfvwrite_r+0x20c>
  405fc2:	4638      	mov	r0, r7
  405fc4:	210a      	movs	r1, #10
  405fc6:	4652      	mov	r2, sl
  405fc8:	f000 fb30 	bl	40662c <memchr>
  405fcc:	b120      	cbz	r0, 405fd8 <__sfvwrite_r+0x234>
  405fce:	f100 0c01 	add.w	ip, r0, #1
  405fd2:	ebc7 0b0c 	rsb	fp, r7, ip
  405fd6:	e001      	b.n	405fdc <__sfvwrite_r+0x238>
  405fd8:	f10a 0b01 	add.w	fp, sl, #1
  405fdc:	2501      	movs	r5, #1
  405fde:	9501      	str	r5, [sp, #4]
  405fe0:	e7bd      	b.n	405f5e <__sfvwrite_r+0x1ba>
  405fe2:	4573      	cmp	r3, lr
  405fe4:	db08      	blt.n	405ff8 <__sfvwrite_r+0x254>
  405fe6:	6a65      	ldr	r5, [r4, #36]	; 0x24
  405fe8:	4640      	mov	r0, r8
  405fea:	69e1      	ldr	r1, [r4, #28]
  405fec:	463a      	mov	r2, r7
  405fee:	4673      	mov	r3, lr
  405ff0:	47a8      	blx	r5
  405ff2:	1e05      	subs	r5, r0, #0
  405ff4:	dcce      	bgt.n	405f94 <__sfvwrite_r+0x1f0>
  405ff6:	e015      	b.n	406024 <__sfvwrite_r+0x280>
  405ff8:	461a      	mov	r2, r3
  405ffa:	4639      	mov	r1, r7
  405ffc:	9300      	str	r3, [sp, #0]
  405ffe:	f000 fb2c 	bl	40665a <memmove>
  406002:	9b00      	ldr	r3, [sp, #0]
  406004:	68a2      	ldr	r2, [r4, #8]
  406006:	461d      	mov	r5, r3
  406008:	1ad2      	subs	r2, r2, r3
  40600a:	60a2      	str	r2, [r4, #8]
  40600c:	6822      	ldr	r2, [r4, #0]
  40600e:	441a      	add	r2, r3
  406010:	6022      	str	r2, [r4, #0]
  406012:	e7bf      	b.n	405f94 <__sfvwrite_r+0x1f0>
  406014:	4640      	mov	r0, r8
  406016:	4621      	mov	r1, r4
  406018:	f7ff fc29 	bl	40586e <_fflush_r>
  40601c:	b910      	cbnz	r0, 406024 <__sfvwrite_r+0x280>
  40601e:	f8cd b004 	str.w	fp, [sp, #4]
  406022:	e7ba      	b.n	405f9a <__sfvwrite_r+0x1f6>
  406024:	89a3      	ldrh	r3, [r4, #12]
  406026:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40602a:	81a3      	strh	r3, [r4, #12]
  40602c:	f04f 30ff 	mov.w	r0, #4294967295
  406030:	b003      	add	sp, #12
  406032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406036:	bf00      	nop
  406038:	7ffffc00 	.word	0x7ffffc00

0040603c <_fwalk>:
  40603c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406040:	4688      	mov	r8, r1
  406042:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  406046:	2600      	movs	r6, #0
  406048:	b18c      	cbz	r4, 40606e <_fwalk+0x32>
  40604a:	68a5      	ldr	r5, [r4, #8]
  40604c:	6867      	ldr	r7, [r4, #4]
  40604e:	3f01      	subs	r7, #1
  406050:	d40b      	bmi.n	40606a <_fwalk+0x2e>
  406052:	89ab      	ldrh	r3, [r5, #12]
  406054:	2b01      	cmp	r3, #1
  406056:	d906      	bls.n	406066 <_fwalk+0x2a>
  406058:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  40605c:	3301      	adds	r3, #1
  40605e:	d002      	beq.n	406066 <_fwalk+0x2a>
  406060:	4628      	mov	r0, r5
  406062:	47c0      	blx	r8
  406064:	4306      	orrs	r6, r0
  406066:	3568      	adds	r5, #104	; 0x68
  406068:	e7f1      	b.n	40604e <_fwalk+0x12>
  40606a:	6824      	ldr	r4, [r4, #0]
  40606c:	e7ec      	b.n	406048 <_fwalk+0xc>
  40606e:	4630      	mov	r0, r6
  406070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406074 <_fwalk_reent>:
  406074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406078:	4680      	mov	r8, r0
  40607a:	4689      	mov	r9, r1
  40607c:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  406080:	2600      	movs	r6, #0
  406082:	b194      	cbz	r4, 4060aa <_fwalk_reent+0x36>
  406084:	68a5      	ldr	r5, [r4, #8]
  406086:	6867      	ldr	r7, [r4, #4]
  406088:	3f01      	subs	r7, #1
  40608a:	d40c      	bmi.n	4060a6 <_fwalk_reent+0x32>
  40608c:	89ab      	ldrh	r3, [r5, #12]
  40608e:	2b01      	cmp	r3, #1
  406090:	d907      	bls.n	4060a2 <_fwalk_reent+0x2e>
  406092:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  406096:	3301      	adds	r3, #1
  406098:	d003      	beq.n	4060a2 <_fwalk_reent+0x2e>
  40609a:	4640      	mov	r0, r8
  40609c:	4629      	mov	r1, r5
  40609e:	47c8      	blx	r9
  4060a0:	4306      	orrs	r6, r0
  4060a2:	3568      	adds	r5, #104	; 0x68
  4060a4:	e7f0      	b.n	406088 <_fwalk_reent+0x14>
  4060a6:	6824      	ldr	r4, [r4, #0]
  4060a8:	e7eb      	b.n	406082 <_fwalk_reent+0xe>
  4060aa:	4630      	mov	r0, r6
  4060ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

004060b0 <_setlocale_r>:
  4060b0:	b510      	push	{r4, lr}
  4060b2:	4614      	mov	r4, r2
  4060b4:	b90a      	cbnz	r2, 4060ba <_setlocale_r+0xa>
  4060b6:	480b      	ldr	r0, [pc, #44]	; (4060e4 <_setlocale_r+0x34>)
  4060b8:	bd10      	pop	{r4, pc}
  4060ba:	4610      	mov	r0, r2
  4060bc:	490a      	ldr	r1, [pc, #40]	; (4060e8 <_setlocale_r+0x38>)
  4060be:	f001 f8f4 	bl	4072aa <strcmp>
  4060c2:	2800      	cmp	r0, #0
  4060c4:	d0f7      	beq.n	4060b6 <_setlocale_r+0x6>
  4060c6:	4620      	mov	r0, r4
  4060c8:	4906      	ldr	r1, [pc, #24]	; (4060e4 <_setlocale_r+0x34>)
  4060ca:	f001 f8ee 	bl	4072aa <strcmp>
  4060ce:	2800      	cmp	r0, #0
  4060d0:	d0f1      	beq.n	4060b6 <_setlocale_r+0x6>
  4060d2:	4620      	mov	r0, r4
  4060d4:	4905      	ldr	r1, [pc, #20]	; (4060ec <_setlocale_r+0x3c>)
  4060d6:	f001 f8e8 	bl	4072aa <strcmp>
  4060da:	2800      	cmp	r0, #0
  4060dc:	4801      	ldr	r0, [pc, #4]	; (4060e4 <_setlocale_r+0x34>)
  4060de:	bf18      	it	ne
  4060e0:	2000      	movne	r0, #0
  4060e2:	bd10      	pop	{r4, pc}
  4060e4:	00408e9c 	.word	0x00408e9c
  4060e8:	00408f1f 	.word	0x00408f1f
  4060ec:	00408f26 	.word	0x00408f26

004060f0 <__locale_charset>:
  4060f0:	4800      	ldr	r0, [pc, #0]	; (4060f4 <__locale_charset+0x4>)
  4060f2:	4770      	bx	lr
  4060f4:	20000518 	.word	0x20000518

004060f8 <__locale_mb_cur_max>:
  4060f8:	4b01      	ldr	r3, [pc, #4]	; (406100 <__locale_mb_cur_max+0x8>)
  4060fa:	6a18      	ldr	r0, [r3, #32]
  4060fc:	4770      	bx	lr
  4060fe:	bf00      	nop
  406100:	20000518 	.word	0x20000518

00406104 <__locale_msgcharset>:
  406104:	4800      	ldr	r0, [pc, #0]	; (406108 <__locale_msgcharset+0x4>)
  406106:	4770      	bx	lr
  406108:	2000053c 	.word	0x2000053c

0040610c <__locale_cjk_lang>:
  40610c:	2000      	movs	r0, #0
  40610e:	4770      	bx	lr

00406110 <_localeconv_r>:
  406110:	4800      	ldr	r0, [pc, #0]	; (406114 <_localeconv_r+0x4>)
  406112:	4770      	bx	lr
  406114:	2000055c 	.word	0x2000055c

00406118 <setlocale>:
  406118:	460a      	mov	r2, r1
  40611a:	4903      	ldr	r1, [pc, #12]	; (406128 <setlocale+0x10>)
  40611c:	4603      	mov	r3, r0
  40611e:	6808      	ldr	r0, [r1, #0]
  406120:	4619      	mov	r1, r3
  406122:	f7ff bfc5 	b.w	4060b0 <_setlocale_r>
  406126:	bf00      	nop
  406128:	200000e8 	.word	0x200000e8

0040612c <localeconv>:
  40612c:	4800      	ldr	r0, [pc, #0]	; (406130 <localeconv+0x4>)
  40612e:	4770      	bx	lr
  406130:	2000055c 	.word	0x2000055c

00406134 <__smakebuf_r>:
  406134:	b5f0      	push	{r4, r5, r6, r7, lr}
  406136:	898b      	ldrh	r3, [r1, #12]
  406138:	b091      	sub	sp, #68	; 0x44
  40613a:	079d      	lsls	r5, r3, #30
  40613c:	4606      	mov	r6, r0
  40613e:	460c      	mov	r4, r1
  406140:	d43a      	bmi.n	4061b8 <__smakebuf_r+0x84>
  406142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406146:	2900      	cmp	r1, #0
  406148:	da0b      	bge.n	406162 <__smakebuf_r+0x2e>
  40614a:	89a3      	ldrh	r3, [r4, #12]
  40614c:	2700      	movs	r7, #0
  40614e:	f013 0f80 	tst.w	r3, #128	; 0x80
  406152:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406156:	bf0c      	ite	eq
  406158:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  40615c:	2540      	movne	r5, #64	; 0x40
  40615e:	81a3      	strh	r3, [r4, #12]
  406160:	e01f      	b.n	4061a2 <__smakebuf_r+0x6e>
  406162:	aa01      	add	r2, sp, #4
  406164:	f001 feac 	bl	407ec0 <_fstat_r>
  406168:	2800      	cmp	r0, #0
  40616a:	dbee      	blt.n	40614a <__smakebuf_r+0x16>
  40616c:	9b02      	ldr	r3, [sp, #8]
  40616e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  406172:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  406176:	424f      	negs	r7, r1
  406178:	414f      	adcs	r7, r1
  40617a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40617e:	89a3      	ldrh	r3, [r4, #12]
  406180:	d10a      	bne.n	406198 <__smakebuf_r+0x64>
  406182:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  406184:	491b      	ldr	r1, [pc, #108]	; (4061f4 <__smakebuf_r+0xc0>)
  406186:	428a      	cmp	r2, r1
  406188:	d106      	bne.n	406198 <__smakebuf_r+0x64>
  40618a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40618e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  406192:	81a3      	strh	r3, [r4, #12]
  406194:	64e5      	str	r5, [r4, #76]	; 0x4c
  406196:	e004      	b.n	4061a2 <__smakebuf_r+0x6e>
  406198:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40619c:	81a3      	strh	r3, [r4, #12]
  40619e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4061a2:	4630      	mov	r0, r6
  4061a4:	4629      	mov	r1, r5
  4061a6:	f000 f839 	bl	40621c <_malloc_r>
  4061aa:	b960      	cbnz	r0, 4061c6 <__smakebuf_r+0x92>
  4061ac:	89a3      	ldrh	r3, [r4, #12]
  4061ae:	059a      	lsls	r2, r3, #22
  4061b0:	d41d      	bmi.n	4061ee <__smakebuf_r+0xba>
  4061b2:	f043 0302 	orr.w	r3, r3, #2
  4061b6:	81a3      	strh	r3, [r4, #12]
  4061b8:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4061bc:	6023      	str	r3, [r4, #0]
  4061be:	6123      	str	r3, [r4, #16]
  4061c0:	2301      	movs	r3, #1
  4061c2:	6163      	str	r3, [r4, #20]
  4061c4:	e013      	b.n	4061ee <__smakebuf_r+0xba>
  4061c6:	4b0c      	ldr	r3, [pc, #48]	; (4061f8 <__smakebuf_r+0xc4>)
  4061c8:	63f3      	str	r3, [r6, #60]	; 0x3c
  4061ca:	89a3      	ldrh	r3, [r4, #12]
  4061cc:	6020      	str	r0, [r4, #0]
  4061ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4061d2:	81a3      	strh	r3, [r4, #12]
  4061d4:	6120      	str	r0, [r4, #16]
  4061d6:	6165      	str	r5, [r4, #20]
  4061d8:	b14f      	cbz	r7, 4061ee <__smakebuf_r+0xba>
  4061da:	4630      	mov	r0, r6
  4061dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4061e0:	f001 fe80 	bl	407ee4 <_isatty_r>
  4061e4:	b118      	cbz	r0, 4061ee <__smakebuf_r+0xba>
  4061e6:	89a3      	ldrh	r3, [r4, #12]
  4061e8:	f043 0301 	orr.w	r3, r3, #1
  4061ec:	81a3      	strh	r3, [r4, #12]
  4061ee:	b011      	add	sp, #68	; 0x44
  4061f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4061f2:	bf00      	nop
  4061f4:	0040727f 	.word	0x0040727f
  4061f8:	004058bd 	.word	0x004058bd

004061fc <malloc>:
  4061fc:	4b02      	ldr	r3, [pc, #8]	; (406208 <malloc+0xc>)
  4061fe:	4601      	mov	r1, r0
  406200:	6818      	ldr	r0, [r3, #0]
  406202:	f000 b80b 	b.w	40621c <_malloc_r>
  406206:	bf00      	nop
  406208:	200000e8 	.word	0x200000e8

0040620c <free>:
  40620c:	4b02      	ldr	r3, [pc, #8]	; (406218 <free+0xc>)
  40620e:	4601      	mov	r1, r0
  406210:	6818      	ldr	r0, [r3, #0]
  406212:	f7ff bd0f 	b.w	405c34 <_free_r>
  406216:	bf00      	nop
  406218:	200000e8 	.word	0x200000e8

0040621c <_malloc_r>:
  40621c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406220:	f101 040b 	add.w	r4, r1, #11
  406224:	2c16      	cmp	r4, #22
  406226:	4607      	mov	r7, r0
  406228:	d903      	bls.n	406232 <_malloc_r+0x16>
  40622a:	f034 0407 	bics.w	r4, r4, #7
  40622e:	d501      	bpl.n	406234 <_malloc_r+0x18>
  406230:	e002      	b.n	406238 <_malloc_r+0x1c>
  406232:	2410      	movs	r4, #16
  406234:	428c      	cmp	r4, r1
  406236:	d202      	bcs.n	40623e <_malloc_r+0x22>
  406238:	230c      	movs	r3, #12
  40623a:	603b      	str	r3, [r7, #0]
  40623c:	e1de      	b.n	4065fc <_malloc_r+0x3e0>
  40623e:	4638      	mov	r0, r7
  406240:	f000 fa26 	bl	406690 <__malloc_lock>
  406244:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  406248:	4da3      	ldr	r5, [pc, #652]	; (4064d8 <_malloc_r+0x2bc>)
  40624a:	d214      	bcs.n	406276 <_malloc_r+0x5a>
  40624c:	08e2      	lsrs	r2, r4, #3
  40624e:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  406252:	68de      	ldr	r6, [r3, #12]
  406254:	429e      	cmp	r6, r3
  406256:	d106      	bne.n	406266 <_malloc_r+0x4a>
  406258:	f106 0308 	add.w	r3, r6, #8
  40625c:	6976      	ldr	r6, [r6, #20]
  40625e:	429e      	cmp	r6, r3
  406260:	bf08      	it	eq
  406262:	3202      	addeq	r2, #2
  406264:	d043      	beq.n	4062ee <_malloc_r+0xd2>
  406266:	6873      	ldr	r3, [r6, #4]
  406268:	68f2      	ldr	r2, [r6, #12]
  40626a:	68b1      	ldr	r1, [r6, #8]
  40626c:	f023 0303 	bic.w	r3, r3, #3
  406270:	60ca      	str	r2, [r1, #12]
  406272:	6091      	str	r1, [r2, #8]
  406274:	e05d      	b.n	406332 <_malloc_r+0x116>
  406276:	0a62      	lsrs	r2, r4, #9
  406278:	d01a      	beq.n	4062b0 <_malloc_r+0x94>
  40627a:	2a04      	cmp	r2, #4
  40627c:	d802      	bhi.n	406284 <_malloc_r+0x68>
  40627e:	09a2      	lsrs	r2, r4, #6
  406280:	3238      	adds	r2, #56	; 0x38
  406282:	e018      	b.n	4062b6 <_malloc_r+0x9a>
  406284:	2a14      	cmp	r2, #20
  406286:	d801      	bhi.n	40628c <_malloc_r+0x70>
  406288:	325b      	adds	r2, #91	; 0x5b
  40628a:	e014      	b.n	4062b6 <_malloc_r+0x9a>
  40628c:	2a54      	cmp	r2, #84	; 0x54
  40628e:	d802      	bhi.n	406296 <_malloc_r+0x7a>
  406290:	0b22      	lsrs	r2, r4, #12
  406292:	326e      	adds	r2, #110	; 0x6e
  406294:	e00f      	b.n	4062b6 <_malloc_r+0x9a>
  406296:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40629a:	d802      	bhi.n	4062a2 <_malloc_r+0x86>
  40629c:	0be2      	lsrs	r2, r4, #15
  40629e:	3277      	adds	r2, #119	; 0x77
  4062a0:	e009      	b.n	4062b6 <_malloc_r+0x9a>
  4062a2:	f240 5354 	movw	r3, #1364	; 0x554
  4062a6:	429a      	cmp	r2, r3
  4062a8:	d804      	bhi.n	4062b4 <_malloc_r+0x98>
  4062aa:	0ca2      	lsrs	r2, r4, #18
  4062ac:	327c      	adds	r2, #124	; 0x7c
  4062ae:	e002      	b.n	4062b6 <_malloc_r+0x9a>
  4062b0:	223f      	movs	r2, #63	; 0x3f
  4062b2:	e000      	b.n	4062b6 <_malloc_r+0x9a>
  4062b4:	227e      	movs	r2, #126	; 0x7e
  4062b6:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  4062ba:	68de      	ldr	r6, [r3, #12]
  4062bc:	429e      	cmp	r6, r3
  4062be:	d015      	beq.n	4062ec <_malloc_r+0xd0>
  4062c0:	6871      	ldr	r1, [r6, #4]
  4062c2:	f021 0103 	bic.w	r1, r1, #3
  4062c6:	1b08      	subs	r0, r1, r4
  4062c8:	280f      	cmp	r0, #15
  4062ca:	dd01      	ble.n	4062d0 <_malloc_r+0xb4>
  4062cc:	3a01      	subs	r2, #1
  4062ce:	e00d      	b.n	4062ec <_malloc_r+0xd0>
  4062d0:	2800      	cmp	r0, #0
  4062d2:	db09      	blt.n	4062e8 <_malloc_r+0xcc>
  4062d4:	68f3      	ldr	r3, [r6, #12]
  4062d6:	68b2      	ldr	r2, [r6, #8]
  4062d8:	60d3      	str	r3, [r2, #12]
  4062da:	609a      	str	r2, [r3, #8]
  4062dc:	1873      	adds	r3, r6, r1
  4062de:	685a      	ldr	r2, [r3, #4]
  4062e0:	f042 0201 	orr.w	r2, r2, #1
  4062e4:	605a      	str	r2, [r3, #4]
  4062e6:	e194      	b.n	406612 <_malloc_r+0x3f6>
  4062e8:	68f6      	ldr	r6, [r6, #12]
  4062ea:	e7e7      	b.n	4062bc <_malloc_r+0xa0>
  4062ec:	3201      	adds	r2, #1
  4062ee:	497a      	ldr	r1, [pc, #488]	; (4064d8 <_malloc_r+0x2bc>)
  4062f0:	692e      	ldr	r6, [r5, #16]
  4062f2:	f101 0008 	add.w	r0, r1, #8
  4062f6:	4286      	cmp	r6, r0
  4062f8:	4686      	mov	lr, r0
  4062fa:	d06d      	beq.n	4063d8 <_malloc_r+0x1bc>
  4062fc:	6873      	ldr	r3, [r6, #4]
  4062fe:	f023 0303 	bic.w	r3, r3, #3
  406302:	ebc4 0c03 	rsb	ip, r4, r3
  406306:	f1bc 0f0f 	cmp.w	ip, #15
  40630a:	dd0d      	ble.n	406328 <_malloc_r+0x10c>
  40630c:	1933      	adds	r3, r6, r4
  40630e:	f04c 0201 	orr.w	r2, ip, #1
  406312:	f044 0401 	orr.w	r4, r4, #1
  406316:	6074      	str	r4, [r6, #4]
  406318:	614b      	str	r3, [r1, #20]
  40631a:	610b      	str	r3, [r1, #16]
  40631c:	60d8      	str	r0, [r3, #12]
  40631e:	6098      	str	r0, [r3, #8]
  406320:	605a      	str	r2, [r3, #4]
  406322:	f843 c00c 	str.w	ip, [r3, ip]
  406326:	e174      	b.n	406612 <_malloc_r+0x3f6>
  406328:	f1bc 0f00 	cmp.w	ip, #0
  40632c:	6148      	str	r0, [r1, #20]
  40632e:	6108      	str	r0, [r1, #16]
  406330:	db01      	blt.n	406336 <_malloc_r+0x11a>
  406332:	4433      	add	r3, r6
  406334:	e7d3      	b.n	4062de <_malloc_r+0xc2>
  406336:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40633a:	d211      	bcs.n	406360 <_malloc_r+0x144>
  40633c:	08db      	lsrs	r3, r3, #3
  40633e:	1098      	asrs	r0, r3, #2
  406340:	f04f 0c01 	mov.w	ip, #1
  406344:	fa0c fc00 	lsl.w	ip, ip, r0
  406348:	6848      	ldr	r0, [r1, #4]
  40634a:	ea4c 0000 	orr.w	r0, ip, r0
  40634e:	6048      	str	r0, [r1, #4]
  406350:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406354:	688b      	ldr	r3, [r1, #8]
  406356:	60f1      	str	r1, [r6, #12]
  406358:	60b3      	str	r3, [r6, #8]
  40635a:	608e      	str	r6, [r1, #8]
  40635c:	60de      	str	r6, [r3, #12]
  40635e:	e03b      	b.n	4063d8 <_malloc_r+0x1bc>
  406360:	0a58      	lsrs	r0, r3, #9
  406362:	2804      	cmp	r0, #4
  406364:	d802      	bhi.n	40636c <_malloc_r+0x150>
  406366:	0998      	lsrs	r0, r3, #6
  406368:	3038      	adds	r0, #56	; 0x38
  40636a:	e015      	b.n	406398 <_malloc_r+0x17c>
  40636c:	2814      	cmp	r0, #20
  40636e:	d801      	bhi.n	406374 <_malloc_r+0x158>
  406370:	305b      	adds	r0, #91	; 0x5b
  406372:	e011      	b.n	406398 <_malloc_r+0x17c>
  406374:	2854      	cmp	r0, #84	; 0x54
  406376:	d802      	bhi.n	40637e <_malloc_r+0x162>
  406378:	0b18      	lsrs	r0, r3, #12
  40637a:	306e      	adds	r0, #110	; 0x6e
  40637c:	e00c      	b.n	406398 <_malloc_r+0x17c>
  40637e:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  406382:	d802      	bhi.n	40638a <_malloc_r+0x16e>
  406384:	0bd8      	lsrs	r0, r3, #15
  406386:	3077      	adds	r0, #119	; 0x77
  406388:	e006      	b.n	406398 <_malloc_r+0x17c>
  40638a:	f240 5154 	movw	r1, #1364	; 0x554
  40638e:	4288      	cmp	r0, r1
  406390:	bf9a      	itte	ls
  406392:	0c98      	lsrls	r0, r3, #18
  406394:	307c      	addls	r0, #124	; 0x7c
  406396:	207e      	movhi	r0, #126	; 0x7e
  406398:	eb05 0cc0 	add.w	ip, r5, r0, lsl #3
  40639c:	f8dc 1008 	ldr.w	r1, [ip, #8]
  4063a0:	f8df 8134 	ldr.w	r8, [pc, #308]	; 4064d8 <_malloc_r+0x2bc>
  4063a4:	4561      	cmp	r1, ip
  4063a6:	d10d      	bne.n	4063c4 <_malloc_r+0x1a8>
  4063a8:	2301      	movs	r3, #1
  4063aa:	1080      	asrs	r0, r0, #2
  4063ac:	fa03 f000 	lsl.w	r0, r3, r0
  4063b0:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4063b4:	4303      	orrs	r3, r0
  4063b6:	f8c8 3004 	str.w	r3, [r8, #4]
  4063ba:	460b      	mov	r3, r1
  4063bc:	e008      	b.n	4063d0 <_malloc_r+0x1b4>
  4063be:	6889      	ldr	r1, [r1, #8]
  4063c0:	4561      	cmp	r1, ip
  4063c2:	d004      	beq.n	4063ce <_malloc_r+0x1b2>
  4063c4:	6848      	ldr	r0, [r1, #4]
  4063c6:	f020 0003 	bic.w	r0, r0, #3
  4063ca:	4283      	cmp	r3, r0
  4063cc:	d3f7      	bcc.n	4063be <_malloc_r+0x1a2>
  4063ce:	68cb      	ldr	r3, [r1, #12]
  4063d0:	60f3      	str	r3, [r6, #12]
  4063d2:	60b1      	str	r1, [r6, #8]
  4063d4:	609e      	str	r6, [r3, #8]
  4063d6:	60ce      	str	r6, [r1, #12]
  4063d8:	2101      	movs	r1, #1
  4063da:	1093      	asrs	r3, r2, #2
  4063dc:	fa01 f303 	lsl.w	r3, r1, r3
  4063e0:	6869      	ldr	r1, [r5, #4]
  4063e2:	428b      	cmp	r3, r1
  4063e4:	d85d      	bhi.n	4064a2 <_malloc_r+0x286>
  4063e6:	420b      	tst	r3, r1
  4063e8:	d106      	bne.n	4063f8 <_malloc_r+0x1dc>
  4063ea:	f022 0203 	bic.w	r2, r2, #3
  4063ee:	005b      	lsls	r3, r3, #1
  4063f0:	420b      	tst	r3, r1
  4063f2:	f102 0204 	add.w	r2, r2, #4
  4063f6:	d0fa      	beq.n	4063ee <_malloc_r+0x1d2>
  4063f8:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
  4063fc:	4680      	mov	r8, r0
  4063fe:	4694      	mov	ip, r2
  406400:	f8d8 600c 	ldr.w	r6, [r8, #12]
  406404:	4546      	cmp	r6, r8
  406406:	d02d      	beq.n	406464 <_malloc_r+0x248>
  406408:	6871      	ldr	r1, [r6, #4]
  40640a:	f021 0903 	bic.w	r9, r1, #3
  40640e:	ebc4 0109 	rsb	r1, r4, r9
  406412:	290f      	cmp	r1, #15
  406414:	dd13      	ble.n	40643e <_malloc_r+0x222>
  406416:	1933      	adds	r3, r6, r4
  406418:	f044 0401 	orr.w	r4, r4, #1
  40641c:	68f2      	ldr	r2, [r6, #12]
  40641e:	6074      	str	r4, [r6, #4]
  406420:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406424:	60c2      	str	r2, [r0, #12]
  406426:	6090      	str	r0, [r2, #8]
  406428:	f041 0201 	orr.w	r2, r1, #1
  40642c:	616b      	str	r3, [r5, #20]
  40642e:	612b      	str	r3, [r5, #16]
  406430:	f8c3 e00c 	str.w	lr, [r3, #12]
  406434:	f8c3 e008 	str.w	lr, [r3, #8]
  406438:	605a      	str	r2, [r3, #4]
  40643a:	5059      	str	r1, [r3, r1]
  40643c:	e00c      	b.n	406458 <_malloc_r+0x23c>
  40643e:	2900      	cmp	r1, #0
  406440:	db0e      	blt.n	406460 <_malloc_r+0x244>
  406442:	eb06 0109 	add.w	r1, r6, r9
  406446:	684b      	ldr	r3, [r1, #4]
  406448:	f043 0301 	orr.w	r3, r3, #1
  40644c:	604b      	str	r3, [r1, #4]
  40644e:	68f3      	ldr	r3, [r6, #12]
  406450:	f856 2f08 	ldr.w	r2, [r6, #8]!
  406454:	60d3      	str	r3, [r2, #12]
  406456:	609a      	str	r2, [r3, #8]
  406458:	4638      	mov	r0, r7
  40645a:	f000 f91a 	bl	406692 <__malloc_unlock>
  40645e:	e0dc      	b.n	40661a <_malloc_r+0x3fe>
  406460:	68f6      	ldr	r6, [r6, #12]
  406462:	e7cf      	b.n	406404 <_malloc_r+0x1e8>
  406464:	f10c 0c01 	add.w	ip, ip, #1
  406468:	f01c 0f03 	tst.w	ip, #3
  40646c:	f108 0808 	add.w	r8, r8, #8
  406470:	d1c6      	bne.n	406400 <_malloc_r+0x1e4>
  406472:	0791      	lsls	r1, r2, #30
  406474:	d104      	bne.n	406480 <_malloc_r+0x264>
  406476:	686a      	ldr	r2, [r5, #4]
  406478:	ea22 0203 	bic.w	r2, r2, r3
  40647c:	606a      	str	r2, [r5, #4]
  40647e:	e005      	b.n	40648c <_malloc_r+0x270>
  406480:	f1a0 0108 	sub.w	r1, r0, #8
  406484:	6800      	ldr	r0, [r0, #0]
  406486:	3a01      	subs	r2, #1
  406488:	4288      	cmp	r0, r1
  40648a:	d0f2      	beq.n	406472 <_malloc_r+0x256>
  40648c:	6869      	ldr	r1, [r5, #4]
  40648e:	005b      	lsls	r3, r3, #1
  406490:	428b      	cmp	r3, r1
  406492:	d806      	bhi.n	4064a2 <_malloc_r+0x286>
  406494:	b12b      	cbz	r3, 4064a2 <_malloc_r+0x286>
  406496:	4662      	mov	r2, ip
  406498:	420b      	tst	r3, r1
  40649a:	d1ad      	bne.n	4063f8 <_malloc_r+0x1dc>
  40649c:	3204      	adds	r2, #4
  40649e:	005b      	lsls	r3, r3, #1
  4064a0:	e7fa      	b.n	406498 <_malloc_r+0x27c>
  4064a2:	f8d5 9008 	ldr.w	r9, [r5, #8]
  4064a6:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4064aa:	f023 0b03 	bic.w	fp, r3, #3
  4064ae:	45a3      	cmp	fp, r4
  4064b0:	d304      	bcc.n	4064bc <_malloc_r+0x2a0>
  4064b2:	ebc4 030b 	rsb	r3, r4, fp
  4064b6:	2b0f      	cmp	r3, #15
  4064b8:	f300 80a2 	bgt.w	406600 <_malloc_r+0x3e4>
  4064bc:	4907      	ldr	r1, [pc, #28]	; (4064dc <_malloc_r+0x2c0>)
  4064be:	eb09 030b 	add.w	r3, r9, fp
  4064c2:	680a      	ldr	r2, [r1, #0]
  4064c4:	4688      	mov	r8, r1
  4064c6:	eb04 0a02 	add.w	sl, r4, r2
  4064ca:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
  4064ce:	3201      	adds	r2, #1
  4064d0:	d106      	bne.n	4064e0 <_malloc_r+0x2c4>
  4064d2:	f10a 0a10 	add.w	sl, sl, #16
  4064d6:	e00b      	b.n	4064f0 <_malloc_r+0x2d4>
  4064d8:	20000594 	.word	0x20000594
  4064dc:	20000be0 	.word	0x20000be0
  4064e0:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  4064e4:	f10a 0a0f 	add.w	sl, sl, #15
  4064e8:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  4064ec:	f02a 0a0f 	bic.w	sl, sl, #15
  4064f0:	4638      	mov	r0, r7
  4064f2:	4651      	mov	r1, sl
  4064f4:	9301      	str	r3, [sp, #4]
  4064f6:	f000 fe83 	bl	407200 <_sbrk_r>
  4064fa:	1c42      	adds	r2, r0, #1
  4064fc:	4606      	mov	r6, r0
  4064fe:	9b01      	ldr	r3, [sp, #4]
  406500:	d06f      	beq.n	4065e2 <_malloc_r+0x3c6>
  406502:	4298      	cmp	r0, r3
  406504:	d201      	bcs.n	40650a <_malloc_r+0x2ee>
  406506:	45a9      	cmp	r9, r5
  406508:	d16b      	bne.n	4065e2 <_malloc_r+0x3c6>
  40650a:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40650e:	429e      	cmp	r6, r3
  406510:	4452      	add	r2, sl
  406512:	f8c8 2004 	str.w	r2, [r8, #4]
  406516:	d108      	bne.n	40652a <_malloc_r+0x30e>
  406518:	f3c6 010b 	ubfx	r1, r6, #0, #12
  40651c:	b929      	cbnz	r1, 40652a <_malloc_r+0x30e>
  40651e:	68ab      	ldr	r3, [r5, #8]
  406520:	44da      	add	sl, fp
  406522:	f04a 0201 	orr.w	r2, sl, #1
  406526:	605a      	str	r2, [r3, #4]
  406528:	e04d      	b.n	4065c6 <_malloc_r+0x3aa>
  40652a:	f8d5 1408 	ldr.w	r1, [r5, #1032]	; 0x408
  40652e:	3101      	adds	r1, #1
  406530:	d103      	bne.n	40653a <_malloc_r+0x31e>
  406532:	4b3c      	ldr	r3, [pc, #240]	; (406624 <_malloc_r+0x408>)
  406534:	f8c3 6408 	str.w	r6, [r3, #1032]	; 0x408
  406538:	e003      	b.n	406542 <_malloc_r+0x326>
  40653a:	1af3      	subs	r3, r6, r3
  40653c:	441a      	add	r2, r3
  40653e:	f8c8 2004 	str.w	r2, [r8, #4]
  406542:	f016 0307 	ands.w	r3, r6, #7
  406546:	bf1c      	itt	ne
  406548:	f1c3 0308 	rsbne	r3, r3, #8
  40654c:	18f6      	addne	r6, r6, r3
  40654e:	44b2      	add	sl, r6
  406550:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406554:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  406558:	ebca 0a03 	rsb	sl, sl, r3
  40655c:	4651      	mov	r1, sl
  40655e:	4638      	mov	r0, r7
  406560:	f000 fe4e 	bl	407200 <_sbrk_r>
  406564:	1c43      	adds	r3, r0, #1
  406566:	bf04      	itt	eq
  406568:	4630      	moveq	r0, r6
  40656a:	f04f 0a00 	moveq.w	sl, #0
  40656e:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406572:	1b80      	subs	r0, r0, r6
  406574:	4450      	add	r0, sl
  406576:	4453      	add	r3, sl
  406578:	f040 0001 	orr.w	r0, r0, #1
  40657c:	45a9      	cmp	r9, r5
  40657e:	60ae      	str	r6, [r5, #8]
  406580:	f8c8 3004 	str.w	r3, [r8, #4]
  406584:	6070      	str	r0, [r6, #4]
  406586:	d01e      	beq.n	4065c6 <_malloc_r+0x3aa>
  406588:	f1bb 0f0f 	cmp.w	fp, #15
  40658c:	d802      	bhi.n	406594 <_malloc_r+0x378>
  40658e:	2301      	movs	r3, #1
  406590:	6073      	str	r3, [r6, #4]
  406592:	e026      	b.n	4065e2 <_malloc_r+0x3c6>
  406594:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406598:	f1ab 0b0c 	sub.w	fp, fp, #12
  40659c:	f02b 0b07 	bic.w	fp, fp, #7
  4065a0:	f003 0301 	and.w	r3, r3, #1
  4065a4:	ea4b 0303 	orr.w	r3, fp, r3
  4065a8:	f8c9 3004 	str.w	r3, [r9, #4]
  4065ac:	2205      	movs	r2, #5
  4065ae:	eb09 030b 	add.w	r3, r9, fp
  4065b2:	f1bb 0f0f 	cmp.w	fp, #15
  4065b6:	605a      	str	r2, [r3, #4]
  4065b8:	609a      	str	r2, [r3, #8]
  4065ba:	d904      	bls.n	4065c6 <_malloc_r+0x3aa>
  4065bc:	4638      	mov	r0, r7
  4065be:	f109 0108 	add.w	r1, r9, #8
  4065c2:	f7ff fb37 	bl	405c34 <_free_r>
  4065c6:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4065ca:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
  4065ce:	4293      	cmp	r3, r2
  4065d0:	bf84      	itt	hi
  4065d2:	4a15      	ldrhi	r2, [pc, #84]	; (406628 <_malloc_r+0x40c>)
  4065d4:	62d3      	strhi	r3, [r2, #44]	; 0x2c
  4065d6:	f8d8 2030 	ldr.w	r2, [r8, #48]	; 0x30
  4065da:	4293      	cmp	r3, r2
  4065dc:	bf84      	itt	hi
  4065de:	4a12      	ldrhi	r2, [pc, #72]	; (406628 <_malloc_r+0x40c>)
  4065e0:	6313      	strhi	r3, [r2, #48]	; 0x30
  4065e2:	68ab      	ldr	r3, [r5, #8]
  4065e4:	685a      	ldr	r2, [r3, #4]
  4065e6:	f022 0203 	bic.w	r2, r2, #3
  4065ea:	42a2      	cmp	r2, r4
  4065ec:	ebc4 0302 	rsb	r3, r4, r2
  4065f0:	d301      	bcc.n	4065f6 <_malloc_r+0x3da>
  4065f2:	2b0f      	cmp	r3, #15
  4065f4:	dc04      	bgt.n	406600 <_malloc_r+0x3e4>
  4065f6:	4638      	mov	r0, r7
  4065f8:	f000 f84b 	bl	406692 <__malloc_unlock>
  4065fc:	2600      	movs	r6, #0
  4065fe:	e00c      	b.n	40661a <_malloc_r+0x3fe>
  406600:	68ae      	ldr	r6, [r5, #8]
  406602:	f044 0201 	orr.w	r2, r4, #1
  406606:	f043 0301 	orr.w	r3, r3, #1
  40660a:	4434      	add	r4, r6
  40660c:	6072      	str	r2, [r6, #4]
  40660e:	60ac      	str	r4, [r5, #8]
  406610:	6063      	str	r3, [r4, #4]
  406612:	4638      	mov	r0, r7
  406614:	f000 f83d 	bl	406692 <__malloc_unlock>
  406618:	3608      	adds	r6, #8
  40661a:	4630      	mov	r0, r6
  40661c:	b003      	add	sp, #12
  40661e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406622:	bf00      	nop
  406624:	20000594 	.word	0x20000594
  406628:	20000be0 	.word	0x20000be0

0040662c <memchr>:
  40662c:	b510      	push	{r4, lr}
  40662e:	b2c9      	uxtb	r1, r1
  406630:	4402      	add	r2, r0
  406632:	4290      	cmp	r0, r2
  406634:	4603      	mov	r3, r0
  406636:	d005      	beq.n	406644 <memchr+0x18>
  406638:	781c      	ldrb	r4, [r3, #0]
  40663a:	3001      	adds	r0, #1
  40663c:	428c      	cmp	r4, r1
  40663e:	d1f8      	bne.n	406632 <memchr+0x6>
  406640:	4618      	mov	r0, r3
  406642:	bd10      	pop	{r4, pc}
  406644:	2000      	movs	r0, #0
  406646:	bd10      	pop	{r4, pc}

00406648 <memcpy>:
  406648:	b510      	push	{r4, lr}
  40664a:	2300      	movs	r3, #0
  40664c:	4293      	cmp	r3, r2
  40664e:	d003      	beq.n	406658 <memcpy+0x10>
  406650:	5ccc      	ldrb	r4, [r1, r3]
  406652:	54c4      	strb	r4, [r0, r3]
  406654:	3301      	adds	r3, #1
  406656:	e7f9      	b.n	40664c <memcpy+0x4>
  406658:	bd10      	pop	{r4, pc}

0040665a <memmove>:
  40665a:	4281      	cmp	r1, r0
  40665c:	b570      	push	{r4, r5, r6, lr}
  40665e:	d301      	bcc.n	406664 <memmove+0xa>
  406660:	2300      	movs	r3, #0
  406662:	e00e      	b.n	406682 <memmove+0x28>
  406664:	188c      	adds	r4, r1, r2
  406666:	42a0      	cmp	r0, r4
  406668:	d2fa      	bcs.n	406660 <memmove+0x6>
  40666a:	1885      	adds	r5, r0, r2
  40666c:	4613      	mov	r3, r2
  40666e:	f113 33ff 	adds.w	r3, r3, #4294967295
  406672:	d305      	bcc.n	406680 <memmove+0x26>
  406674:	4251      	negs	r1, r2
  406676:	1866      	adds	r6, r4, r1
  406678:	5cf6      	ldrb	r6, [r6, r3]
  40667a:	4429      	add	r1, r5
  40667c:	54ce      	strb	r6, [r1, r3]
  40667e:	e7f6      	b.n	40666e <memmove+0x14>
  406680:	bd70      	pop	{r4, r5, r6, pc}
  406682:	4293      	cmp	r3, r2
  406684:	d003      	beq.n	40668e <memmove+0x34>
  406686:	5ccc      	ldrb	r4, [r1, r3]
  406688:	54c4      	strb	r4, [r0, r3]
  40668a:	3301      	adds	r3, #1
  40668c:	e7f9      	b.n	406682 <memmove+0x28>
  40668e:	bd70      	pop	{r4, r5, r6, pc}

00406690 <__malloc_lock>:
  406690:	4770      	bx	lr

00406692 <__malloc_unlock>:
  406692:	4770      	bx	lr

00406694 <_Balloc>:
  406694:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406696:	b570      	push	{r4, r5, r6, lr}
  406698:	4605      	mov	r5, r0
  40669a:	460c      	mov	r4, r1
  40669c:	b13b      	cbz	r3, 4066ae <_Balloc+0x1a>
  40669e:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  4066a0:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  4066a4:	b160      	cbz	r0, 4066c0 <_Balloc+0x2c>
  4066a6:	6801      	ldr	r1, [r0, #0]
  4066a8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  4066ac:	e014      	b.n	4066d8 <_Balloc+0x44>
  4066ae:	2104      	movs	r1, #4
  4066b0:	2221      	movs	r2, #33	; 0x21
  4066b2:	f001 fb81 	bl	407db8 <_calloc_r>
  4066b6:	64e8      	str	r0, [r5, #76]	; 0x4c
  4066b8:	2800      	cmp	r0, #0
  4066ba:	d1f0      	bne.n	40669e <_Balloc+0xa>
  4066bc:	2000      	movs	r0, #0
  4066be:	bd70      	pop	{r4, r5, r6, pc}
  4066c0:	2101      	movs	r1, #1
  4066c2:	fa01 f604 	lsl.w	r6, r1, r4
  4066c6:	1d72      	adds	r2, r6, #5
  4066c8:	4628      	mov	r0, r5
  4066ca:	0092      	lsls	r2, r2, #2
  4066cc:	f001 fb74 	bl	407db8 <_calloc_r>
  4066d0:	2800      	cmp	r0, #0
  4066d2:	d0f3      	beq.n	4066bc <_Balloc+0x28>
  4066d4:	6044      	str	r4, [r0, #4]
  4066d6:	6086      	str	r6, [r0, #8]
  4066d8:	2200      	movs	r2, #0
  4066da:	6102      	str	r2, [r0, #16]
  4066dc:	60c2      	str	r2, [r0, #12]
  4066de:	bd70      	pop	{r4, r5, r6, pc}

004066e0 <_Bfree>:
  4066e0:	b131      	cbz	r1, 4066f0 <_Bfree+0x10>
  4066e2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4066e4:	684a      	ldr	r2, [r1, #4]
  4066e6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4066ea:	6008      	str	r0, [r1, #0]
  4066ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4066f0:	4770      	bx	lr

004066f2 <__multadd>:
  4066f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4066f6:	460c      	mov	r4, r1
  4066f8:	461e      	mov	r6, r3
  4066fa:	690d      	ldr	r5, [r1, #16]
  4066fc:	4607      	mov	r7, r0
  4066fe:	3114      	adds	r1, #20
  406700:	2300      	movs	r3, #0
  406702:	6808      	ldr	r0, [r1, #0]
  406704:	3301      	adds	r3, #1
  406706:	fa1f fc80 	uxth.w	ip, r0
  40670a:	0c00      	lsrs	r0, r0, #16
  40670c:	fb02 6c0c 	mla	ip, r2, ip, r6
  406710:	4350      	muls	r0, r2
  406712:	eb00 401c 	add.w	r0, r0, ip, lsr #16
  406716:	fa1f fc8c 	uxth.w	ip, ip
  40671a:	0c06      	lsrs	r6, r0, #16
  40671c:	42ab      	cmp	r3, r5
  40671e:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
  406722:	f841 0b04 	str.w	r0, [r1], #4
  406726:	dbec      	blt.n	406702 <__multadd+0x10>
  406728:	b1d6      	cbz	r6, 406760 <__multadd+0x6e>
  40672a:	68a3      	ldr	r3, [r4, #8]
  40672c:	429d      	cmp	r5, r3
  40672e:	db12      	blt.n	406756 <__multadd+0x64>
  406730:	6861      	ldr	r1, [r4, #4]
  406732:	4638      	mov	r0, r7
  406734:	3101      	adds	r1, #1
  406736:	f7ff ffad 	bl	406694 <_Balloc>
  40673a:	6922      	ldr	r2, [r4, #16]
  40673c:	f104 010c 	add.w	r1, r4, #12
  406740:	3202      	adds	r2, #2
  406742:	4680      	mov	r8, r0
  406744:	0092      	lsls	r2, r2, #2
  406746:	300c      	adds	r0, #12
  406748:	f7ff ff7e 	bl	406648 <memcpy>
  40674c:	4621      	mov	r1, r4
  40674e:	4638      	mov	r0, r7
  406750:	f7ff ffc6 	bl	4066e0 <_Bfree>
  406754:	4644      	mov	r4, r8
  406756:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  40675a:	3501      	adds	r5, #1
  40675c:	615e      	str	r6, [r3, #20]
  40675e:	6125      	str	r5, [r4, #16]
  406760:	4620      	mov	r0, r4
  406762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406766 <__s2b>:
  406766:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40676a:	4614      	mov	r4, r2
  40676c:	4698      	mov	r8, r3
  40676e:	f103 0208 	add.w	r2, r3, #8
  406772:	2309      	movs	r3, #9
  406774:	460d      	mov	r5, r1
  406776:	fb92 f2f3 	sdiv	r2, r2, r3
  40677a:	4606      	mov	r6, r0
  40677c:	2301      	movs	r3, #1
  40677e:	2100      	movs	r1, #0
  406780:	429a      	cmp	r2, r3
  406782:	dd02      	ble.n	40678a <__s2b+0x24>
  406784:	005b      	lsls	r3, r3, #1
  406786:	3101      	adds	r1, #1
  406788:	e7fa      	b.n	406780 <__s2b+0x1a>
  40678a:	4630      	mov	r0, r6
  40678c:	f7ff ff82 	bl	406694 <_Balloc>
  406790:	9b08      	ldr	r3, [sp, #32]
  406792:	2c09      	cmp	r4, #9
  406794:	6143      	str	r3, [r0, #20]
  406796:	f04f 0301 	mov.w	r3, #1
  40679a:	4601      	mov	r1, r0
  40679c:	6103      	str	r3, [r0, #16]
  40679e:	dd11      	ble.n	4067c4 <__s2b+0x5e>
  4067a0:	f105 0909 	add.w	r9, r5, #9
  4067a4:	464f      	mov	r7, r9
  4067a6:	4425      	add	r5, r4
  4067a8:	f817 3b01 	ldrb.w	r3, [r7], #1
  4067ac:	4630      	mov	r0, r6
  4067ae:	220a      	movs	r2, #10
  4067b0:	3b30      	subs	r3, #48	; 0x30
  4067b2:	f7ff ff9e 	bl	4066f2 <__multadd>
  4067b6:	42af      	cmp	r7, r5
  4067b8:	4601      	mov	r1, r0
  4067ba:	d1f5      	bne.n	4067a8 <__s2b+0x42>
  4067bc:	eb09 0704 	add.w	r7, r9, r4
  4067c0:	3f08      	subs	r7, #8
  4067c2:	e002      	b.n	4067ca <__s2b+0x64>
  4067c4:	f105 070a 	add.w	r7, r5, #10
  4067c8:	2409      	movs	r4, #9
  4067ca:	4625      	mov	r5, r4
  4067cc:	4545      	cmp	r5, r8
  4067ce:	da09      	bge.n	4067e4 <__s2b+0x7e>
  4067d0:	1b3b      	subs	r3, r7, r4
  4067d2:	5d5b      	ldrb	r3, [r3, r5]
  4067d4:	4630      	mov	r0, r6
  4067d6:	220a      	movs	r2, #10
  4067d8:	3b30      	subs	r3, #48	; 0x30
  4067da:	f7ff ff8a 	bl	4066f2 <__multadd>
  4067de:	3501      	adds	r5, #1
  4067e0:	4601      	mov	r1, r0
  4067e2:	e7f3      	b.n	4067cc <__s2b+0x66>
  4067e4:	4608      	mov	r0, r1
  4067e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

004067ea <__hi0bits>:
  4067ea:	0c03      	lsrs	r3, r0, #16
  4067ec:	041b      	lsls	r3, r3, #16
  4067ee:	b913      	cbnz	r3, 4067f6 <__hi0bits+0xc>
  4067f0:	0400      	lsls	r0, r0, #16
  4067f2:	2310      	movs	r3, #16
  4067f4:	e000      	b.n	4067f8 <__hi0bits+0xe>
  4067f6:	2300      	movs	r3, #0
  4067f8:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4067fc:	bf04      	itt	eq
  4067fe:	0200      	lsleq	r0, r0, #8
  406800:	3308      	addeq	r3, #8
  406802:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  406806:	bf04      	itt	eq
  406808:	0100      	lsleq	r0, r0, #4
  40680a:	3304      	addeq	r3, #4
  40680c:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  406810:	bf04      	itt	eq
  406812:	0080      	lsleq	r0, r0, #2
  406814:	3302      	addeq	r3, #2
  406816:	2800      	cmp	r0, #0
  406818:	db03      	blt.n	406822 <__hi0bits+0x38>
  40681a:	0042      	lsls	r2, r0, #1
  40681c:	d503      	bpl.n	406826 <__hi0bits+0x3c>
  40681e:	1c58      	adds	r0, r3, #1
  406820:	4770      	bx	lr
  406822:	4618      	mov	r0, r3
  406824:	4770      	bx	lr
  406826:	2020      	movs	r0, #32
  406828:	4770      	bx	lr

0040682a <__lo0bits>:
  40682a:	6803      	ldr	r3, [r0, #0]
  40682c:	f013 0207 	ands.w	r2, r3, #7
  406830:	d00b      	beq.n	40684a <__lo0bits+0x20>
  406832:	07d9      	lsls	r1, r3, #31
  406834:	d422      	bmi.n	40687c <__lo0bits+0x52>
  406836:	079a      	lsls	r2, r3, #30
  406838:	d503      	bpl.n	406842 <__lo0bits+0x18>
  40683a:	085b      	lsrs	r3, r3, #1
  40683c:	6003      	str	r3, [r0, #0]
  40683e:	2001      	movs	r0, #1
  406840:	4770      	bx	lr
  406842:	089b      	lsrs	r3, r3, #2
  406844:	6003      	str	r3, [r0, #0]
  406846:	2002      	movs	r0, #2
  406848:	4770      	bx	lr
  40684a:	b299      	uxth	r1, r3
  40684c:	b909      	cbnz	r1, 406852 <__lo0bits+0x28>
  40684e:	0c1b      	lsrs	r3, r3, #16
  406850:	2210      	movs	r2, #16
  406852:	f013 0fff 	tst.w	r3, #255	; 0xff
  406856:	bf04      	itt	eq
  406858:	0a1b      	lsreq	r3, r3, #8
  40685a:	3208      	addeq	r2, #8
  40685c:	0719      	lsls	r1, r3, #28
  40685e:	bf04      	itt	eq
  406860:	091b      	lsreq	r3, r3, #4
  406862:	3204      	addeq	r2, #4
  406864:	0799      	lsls	r1, r3, #30
  406866:	bf04      	itt	eq
  406868:	089b      	lsreq	r3, r3, #2
  40686a:	3202      	addeq	r2, #2
  40686c:	07d9      	lsls	r1, r3, #31
  40686e:	d402      	bmi.n	406876 <__lo0bits+0x4c>
  406870:	085b      	lsrs	r3, r3, #1
  406872:	d005      	beq.n	406880 <__lo0bits+0x56>
  406874:	3201      	adds	r2, #1
  406876:	6003      	str	r3, [r0, #0]
  406878:	4610      	mov	r0, r2
  40687a:	4770      	bx	lr
  40687c:	2000      	movs	r0, #0
  40687e:	4770      	bx	lr
  406880:	2020      	movs	r0, #32
  406882:	4770      	bx	lr

00406884 <__i2b>:
  406884:	b510      	push	{r4, lr}
  406886:	460c      	mov	r4, r1
  406888:	2101      	movs	r1, #1
  40688a:	f7ff ff03 	bl	406694 <_Balloc>
  40688e:	2201      	movs	r2, #1
  406890:	6144      	str	r4, [r0, #20]
  406892:	6102      	str	r2, [r0, #16]
  406894:	bd10      	pop	{r4, pc}

00406896 <__multiply>:
  406896:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40689a:	4616      	mov	r6, r2
  40689c:	6933      	ldr	r3, [r6, #16]
  40689e:	690a      	ldr	r2, [r1, #16]
  4068a0:	b085      	sub	sp, #20
  4068a2:	429a      	cmp	r2, r3
  4068a4:	460d      	mov	r5, r1
  4068a6:	da01      	bge.n	4068ac <__multiply+0x16>
  4068a8:	4635      	mov	r5, r6
  4068aa:	460e      	mov	r6, r1
  4068ac:	f8d5 8010 	ldr.w	r8, [r5, #16]
  4068b0:	6937      	ldr	r7, [r6, #16]
  4068b2:	68ab      	ldr	r3, [r5, #8]
  4068b4:	6869      	ldr	r1, [r5, #4]
  4068b6:	eb08 0407 	add.w	r4, r8, r7
  4068ba:	429c      	cmp	r4, r3
  4068bc:	bfc8      	it	gt
  4068be:	3101      	addgt	r1, #1
  4068c0:	f7ff fee8 	bl	406694 <_Balloc>
  4068c4:	f100 0314 	add.w	r3, r0, #20
  4068c8:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  4068cc:	9101      	str	r1, [sp, #4]
  4068ce:	461a      	mov	r2, r3
  4068d0:	f8dd a004 	ldr.w	sl, [sp, #4]
  4068d4:	4552      	cmp	r2, sl
  4068d6:	d203      	bcs.n	4068e0 <__multiply+0x4a>
  4068d8:	2100      	movs	r1, #0
  4068da:	f842 1b04 	str.w	r1, [r2], #4
  4068de:	e7f7      	b.n	4068d0 <__multiply+0x3a>
  4068e0:	f105 0114 	add.w	r1, r5, #20
  4068e4:	f106 0214 	add.w	r2, r6, #20
  4068e8:	eb01 0888 	add.w	r8, r1, r8, lsl #2
  4068ec:	eb02 0787 	add.w	r7, r2, r7, lsl #2
  4068f0:	f8cd 8008 	str.w	r8, [sp, #8]
  4068f4:	9703      	str	r7, [sp, #12]
  4068f6:	9e03      	ldr	r6, [sp, #12]
  4068f8:	4615      	mov	r5, r2
  4068fa:	42b2      	cmp	r2, r6
  4068fc:	d256      	bcs.n	4069ac <__multiply+0x116>
  4068fe:	f8b5 c000 	ldrh.w	ip, [r5]
  406902:	3204      	adds	r2, #4
  406904:	f1bc 0f00 	cmp.w	ip, #0
  406908:	d025      	beq.n	406956 <__multiply+0xc0>
  40690a:	460f      	mov	r7, r1
  40690c:	461d      	mov	r5, r3
  40690e:	2600      	movs	r6, #0
  406910:	f857 9b04 	ldr.w	r9, [r7], #4
  406914:	f8d5 8000 	ldr.w	r8, [r5]
  406918:	fa1f fb89 	uxth.w	fp, r9
  40691c:	fa1f fa88 	uxth.w	sl, r8
  406920:	fb0c aa0b 	mla	sl, ip, fp, sl
  406924:	ea4f 4919 	mov.w	r9, r9, lsr #16
  406928:	ea4f 4818 	mov.w	r8, r8, lsr #16
  40692c:	fb0c 8809 	mla	r8, ip, r9, r8
  406930:	44b2      	add	sl, r6
  406932:	eb08 481a 	add.w	r8, r8, sl, lsr #16
  406936:	fa1f fa8a 	uxth.w	sl, sl
  40693a:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
  40693e:	ea4f 4618 	mov.w	r6, r8, lsr #16
  406942:	f8dd 8008 	ldr.w	r8, [sp, #8]
  406946:	46ab      	mov	fp, r5
  406948:	45b8      	cmp	r8, r7
  40694a:	f84b ab04 	str.w	sl, [fp], #4
  40694e:	d901      	bls.n	406954 <__multiply+0xbe>
  406950:	465d      	mov	r5, fp
  406952:	e7dd      	b.n	406910 <__multiply+0x7a>
  406954:	606e      	str	r6, [r5, #4]
  406956:	f832 8c02 	ldrh.w	r8, [r2, #-2]
  40695a:	f1b8 0f00 	cmp.w	r8, #0
  40695e:	d023      	beq.n	4069a8 <__multiply+0x112>
  406960:	681e      	ldr	r6, [r3, #0]
  406962:	460f      	mov	r7, r1
  406964:	461d      	mov	r5, r3
  406966:	f04f 0900 	mov.w	r9, #0
  40696a:	f8b7 a000 	ldrh.w	sl, [r7]
  40696e:	f8b5 c002 	ldrh.w	ip, [r5, #2]
  406972:	b2b6      	uxth	r6, r6
  406974:	fb08 cc0a 	mla	ip, r8, sl, ip
  406978:	44e1      	add	r9, ip
  40697a:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
  40697e:	46ac      	mov	ip, r5
  406980:	f84c 6b04 	str.w	r6, [ip], #4
  406984:	f857 6b04 	ldr.w	r6, [r7], #4
  406988:	f8b5 a004 	ldrh.w	sl, [r5, #4]
  40698c:	0c36      	lsrs	r6, r6, #16
  40698e:	fb08 a606 	mla	r6, r8, r6, sl
  406992:	f8dd a008 	ldr.w	sl, [sp, #8]
  406996:	eb06 4619 	add.w	r6, r6, r9, lsr #16
  40699a:	4557      	cmp	r7, sl
  40699c:	ea4f 4916 	mov.w	r9, r6, lsr #16
  4069a0:	d201      	bcs.n	4069a6 <__multiply+0x110>
  4069a2:	4665      	mov	r5, ip
  4069a4:	e7e1      	b.n	40696a <__multiply+0xd4>
  4069a6:	606e      	str	r6, [r5, #4]
  4069a8:	3304      	adds	r3, #4
  4069aa:	e7a4      	b.n	4068f6 <__multiply+0x60>
  4069ac:	9b01      	ldr	r3, [sp, #4]
  4069ae:	2c00      	cmp	r4, #0
  4069b0:	dc03      	bgt.n	4069ba <__multiply+0x124>
  4069b2:	6104      	str	r4, [r0, #16]
  4069b4:	b005      	add	sp, #20
  4069b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4069ba:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4069be:	2a00      	cmp	r2, #0
  4069c0:	d1f7      	bne.n	4069b2 <__multiply+0x11c>
  4069c2:	3c01      	subs	r4, #1
  4069c4:	e7f3      	b.n	4069ae <__multiply+0x118>

004069c6 <__pow5mult>:
  4069c6:	f012 0303 	ands.w	r3, r2, #3
  4069ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4069ce:	4605      	mov	r5, r0
  4069d0:	460e      	mov	r6, r1
  4069d2:	4617      	mov	r7, r2
  4069d4:	d007      	beq.n	4069e6 <__pow5mult+0x20>
  4069d6:	4a1a      	ldr	r2, [pc, #104]	; (406a40 <__pow5mult+0x7a>)
  4069d8:	3b01      	subs	r3, #1
  4069da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4069de:	2300      	movs	r3, #0
  4069e0:	f7ff fe87 	bl	4066f2 <__multadd>
  4069e4:	4606      	mov	r6, r0
  4069e6:	10bf      	asrs	r7, r7, #2
  4069e8:	d027      	beq.n	406a3a <__pow5mult+0x74>
  4069ea:	6cac      	ldr	r4, [r5, #72]	; 0x48
  4069ec:	b974      	cbnz	r4, 406a0c <__pow5mult+0x46>
  4069ee:	4628      	mov	r0, r5
  4069f0:	f240 2171 	movw	r1, #625	; 0x271
  4069f4:	f7ff ff46 	bl	406884 <__i2b>
  4069f8:	2300      	movs	r3, #0
  4069fa:	64a8      	str	r0, [r5, #72]	; 0x48
  4069fc:	4604      	mov	r4, r0
  4069fe:	6003      	str	r3, [r0, #0]
  406a00:	e004      	b.n	406a0c <__pow5mult+0x46>
  406a02:	107f      	asrs	r7, r7, #1
  406a04:	d019      	beq.n	406a3a <__pow5mult+0x74>
  406a06:	6820      	ldr	r0, [r4, #0]
  406a08:	b170      	cbz	r0, 406a28 <__pow5mult+0x62>
  406a0a:	4604      	mov	r4, r0
  406a0c:	07fb      	lsls	r3, r7, #31
  406a0e:	d5f8      	bpl.n	406a02 <__pow5mult+0x3c>
  406a10:	4631      	mov	r1, r6
  406a12:	4622      	mov	r2, r4
  406a14:	4628      	mov	r0, r5
  406a16:	f7ff ff3e 	bl	406896 <__multiply>
  406a1a:	4631      	mov	r1, r6
  406a1c:	4680      	mov	r8, r0
  406a1e:	4628      	mov	r0, r5
  406a20:	f7ff fe5e 	bl	4066e0 <_Bfree>
  406a24:	4646      	mov	r6, r8
  406a26:	e7ec      	b.n	406a02 <__pow5mult+0x3c>
  406a28:	4628      	mov	r0, r5
  406a2a:	4621      	mov	r1, r4
  406a2c:	4622      	mov	r2, r4
  406a2e:	f7ff ff32 	bl	406896 <__multiply>
  406a32:	2300      	movs	r3, #0
  406a34:	6020      	str	r0, [r4, #0]
  406a36:	6003      	str	r3, [r0, #0]
  406a38:	e7e7      	b.n	406a0a <__pow5mult+0x44>
  406a3a:	4630      	mov	r0, r6
  406a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406a40:	00408f28 	.word	0x00408f28

00406a44 <__lshift>:
  406a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406a48:	460c      	mov	r4, r1
  406a4a:	6923      	ldr	r3, [r4, #16]
  406a4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
  406a50:	eb0a 0903 	add.w	r9, sl, r3
  406a54:	6849      	ldr	r1, [r1, #4]
  406a56:	68a3      	ldr	r3, [r4, #8]
  406a58:	4680      	mov	r8, r0
  406a5a:	4615      	mov	r5, r2
  406a5c:	f109 0701 	add.w	r7, r9, #1
  406a60:	429f      	cmp	r7, r3
  406a62:	dd02      	ble.n	406a6a <__lshift+0x26>
  406a64:	3101      	adds	r1, #1
  406a66:	005b      	lsls	r3, r3, #1
  406a68:	e7fa      	b.n	406a60 <__lshift+0x1c>
  406a6a:	4640      	mov	r0, r8
  406a6c:	f7ff fe12 	bl	406694 <_Balloc>
  406a70:	2300      	movs	r3, #0
  406a72:	4606      	mov	r6, r0
  406a74:	f100 0214 	add.w	r2, r0, #20
  406a78:	4553      	cmp	r3, sl
  406a7a:	da04      	bge.n	406a86 <__lshift+0x42>
  406a7c:	2100      	movs	r1, #0
  406a7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  406a82:	3301      	adds	r3, #1
  406a84:	e7f8      	b.n	406a78 <__lshift+0x34>
  406a86:	6920      	ldr	r0, [r4, #16]
  406a88:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
  406a8c:	f104 0314 	add.w	r3, r4, #20
  406a90:	f015 0c1f 	ands.w	ip, r5, #31
  406a94:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  406a98:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
  406a9c:	d016      	beq.n	406acc <__lshift+0x88>
  406a9e:	f1cc 0a20 	rsb	sl, ip, #32
  406aa2:	2500      	movs	r5, #0
  406aa4:	6818      	ldr	r0, [r3, #0]
  406aa6:	460a      	mov	r2, r1
  406aa8:	fa00 f00c 	lsl.w	r0, r0, ip
  406aac:	4305      	orrs	r5, r0
  406aae:	f842 5b04 	str.w	r5, [r2], #4
  406ab2:	f853 5b04 	ldr.w	r5, [r3], #4
  406ab6:	4573      	cmp	r3, lr
  406ab8:	fa25 f50a 	lsr.w	r5, r5, sl
  406abc:	d201      	bcs.n	406ac2 <__lshift+0x7e>
  406abe:	4611      	mov	r1, r2
  406ac0:	e7f0      	b.n	406aa4 <__lshift+0x60>
  406ac2:	604d      	str	r5, [r1, #4]
  406ac4:	b145      	cbz	r5, 406ad8 <__lshift+0x94>
  406ac6:	f109 0702 	add.w	r7, r9, #2
  406aca:	e005      	b.n	406ad8 <__lshift+0x94>
  406acc:	f853 2b04 	ldr.w	r2, [r3], #4
  406ad0:	4573      	cmp	r3, lr
  406ad2:	f841 2b04 	str.w	r2, [r1], #4
  406ad6:	d3f9      	bcc.n	406acc <__lshift+0x88>
  406ad8:	3f01      	subs	r7, #1
  406ada:	4640      	mov	r0, r8
  406adc:	6137      	str	r7, [r6, #16]
  406ade:	4621      	mov	r1, r4
  406ae0:	f7ff fdfe 	bl	4066e0 <_Bfree>
  406ae4:	4630      	mov	r0, r6
  406ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00406aea <__mcmp>:
  406aea:	6902      	ldr	r2, [r0, #16]
  406aec:	690b      	ldr	r3, [r1, #16]
  406aee:	b510      	push	{r4, lr}
  406af0:	1ad2      	subs	r2, r2, r3
  406af2:	d113      	bne.n	406b1c <__mcmp+0x32>
  406af4:	009c      	lsls	r4, r3, #2
  406af6:	3014      	adds	r0, #20
  406af8:	f101 0214 	add.w	r2, r1, #20
  406afc:	1903      	adds	r3, r0, r4
  406afe:	4422      	add	r2, r4
  406b00:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406b04:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  406b08:	428c      	cmp	r4, r1
  406b0a:	d003      	beq.n	406b14 <__mcmp+0x2a>
  406b0c:	d208      	bcs.n	406b20 <__mcmp+0x36>
  406b0e:	f04f 30ff 	mov.w	r0, #4294967295
  406b12:	bd10      	pop	{r4, pc}
  406b14:	4298      	cmp	r0, r3
  406b16:	d3f3      	bcc.n	406b00 <__mcmp+0x16>
  406b18:	2000      	movs	r0, #0
  406b1a:	bd10      	pop	{r4, pc}
  406b1c:	4610      	mov	r0, r2
  406b1e:	bd10      	pop	{r4, pc}
  406b20:	2001      	movs	r0, #1
  406b22:	bd10      	pop	{r4, pc}

00406b24 <__mdiff>:
  406b24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406b28:	4606      	mov	r6, r0
  406b2a:	460c      	mov	r4, r1
  406b2c:	4608      	mov	r0, r1
  406b2e:	4611      	mov	r1, r2
  406b30:	4615      	mov	r5, r2
  406b32:	f7ff ffda 	bl	406aea <__mcmp>
  406b36:	1e07      	subs	r7, r0, #0
  406b38:	d108      	bne.n	406b4c <__mdiff+0x28>
  406b3a:	4630      	mov	r0, r6
  406b3c:	4639      	mov	r1, r7
  406b3e:	f7ff fda9 	bl	406694 <_Balloc>
  406b42:	2301      	movs	r3, #1
  406b44:	6103      	str	r3, [r0, #16]
  406b46:	6147      	str	r7, [r0, #20]
  406b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406b4c:	db01      	blt.n	406b52 <__mdiff+0x2e>
  406b4e:	2700      	movs	r7, #0
  406b50:	e003      	b.n	406b5a <__mdiff+0x36>
  406b52:	4623      	mov	r3, r4
  406b54:	2701      	movs	r7, #1
  406b56:	462c      	mov	r4, r5
  406b58:	461d      	mov	r5, r3
  406b5a:	6861      	ldr	r1, [r4, #4]
  406b5c:	4630      	mov	r0, r6
  406b5e:	f7ff fd99 	bl	406694 <_Balloc>
  406b62:	6922      	ldr	r2, [r4, #16]
  406b64:	692b      	ldr	r3, [r5, #16]
  406b66:	3414      	adds	r4, #20
  406b68:	f105 0614 	add.w	r6, r5, #20
  406b6c:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
  406b70:	60c7      	str	r7, [r0, #12]
  406b72:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
  406b76:	f100 0314 	add.w	r3, r0, #20
  406b7a:	2100      	movs	r1, #0
  406b7c:	f854 7b04 	ldr.w	r7, [r4], #4
  406b80:	f856 9b04 	ldr.w	r9, [r6], #4
  406b84:	fa1f f887 	uxth.w	r8, r7
  406b88:	fa1f f589 	uxth.w	r5, r9
  406b8c:	4441      	add	r1, r8
  406b8e:	ea4f 4919 	mov.w	r9, r9, lsr #16
  406b92:	ebc5 0801 	rsb	r8, r5, r1
  406b96:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
  406b9a:	eb07 4728 	add.w	r7, r7, r8, asr #16
  406b9e:	fa1f f888 	uxth.w	r8, r8
  406ba2:	1439      	asrs	r1, r7, #16
  406ba4:	45b2      	cmp	sl, r6
  406ba6:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  406baa:	4625      	mov	r5, r4
  406bac:	f843 7b04 	str.w	r7, [r3], #4
  406bb0:	d8e4      	bhi.n	406b7c <__mdiff+0x58>
  406bb2:	4565      	cmp	r5, ip
  406bb4:	d20d      	bcs.n	406bd2 <__mdiff+0xae>
  406bb6:	f855 4b04 	ldr.w	r4, [r5], #4
  406bba:	b2a6      	uxth	r6, r4
  406bbc:	440e      	add	r6, r1
  406bbe:	0c24      	lsrs	r4, r4, #16
  406bc0:	eb04 4426 	add.w	r4, r4, r6, asr #16
  406bc4:	b2b6      	uxth	r6, r6
  406bc6:	1421      	asrs	r1, r4, #16
  406bc8:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  406bcc:	f843 4b04 	str.w	r4, [r3], #4
  406bd0:	e7ef      	b.n	406bb2 <__mdiff+0x8e>
  406bd2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  406bd6:	b909      	cbnz	r1, 406bdc <__mdiff+0xb8>
  406bd8:	3a01      	subs	r2, #1
  406bda:	e7fa      	b.n	406bd2 <__mdiff+0xae>
  406bdc:	6102      	str	r2, [r0, #16]
  406bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00406be2 <__ulp>:
  406be2:	4b0f      	ldr	r3, [pc, #60]	; (406c20 <__ulp+0x3e>)
  406be4:	400b      	ands	r3, r1
  406be6:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  406bea:	2b00      	cmp	r3, #0
  406bec:	dd01      	ble.n	406bf2 <__ulp+0x10>
  406bee:	4619      	mov	r1, r3
  406bf0:	e009      	b.n	406c06 <__ulp+0x24>
  406bf2:	425b      	negs	r3, r3
  406bf4:	151b      	asrs	r3, r3, #20
  406bf6:	2b13      	cmp	r3, #19
  406bf8:	f04f 0100 	mov.w	r1, #0
  406bfc:	dc05      	bgt.n	406c0a <__ulp+0x28>
  406bfe:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  406c02:	fa42 f103 	asr.w	r1, r2, r3
  406c06:	2000      	movs	r0, #0
  406c08:	4770      	bx	lr
  406c0a:	2b32      	cmp	r3, #50	; 0x32
  406c0c:	f04f 0201 	mov.w	r2, #1
  406c10:	bfda      	itte	le
  406c12:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  406c16:	fa02 f303 	lslle.w	r3, r2, r3
  406c1a:	4613      	movgt	r3, r2
  406c1c:	4618      	mov	r0, r3
  406c1e:	4770      	bx	lr
  406c20:	7ff00000 	.word	0x7ff00000

00406c24 <__b2d>:
  406c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406c28:	6906      	ldr	r6, [r0, #16]
  406c2a:	f100 0714 	add.w	r7, r0, #20
  406c2e:	eb07 0686 	add.w	r6, r7, r6, lsl #2
  406c32:	f856 4c04 	ldr.w	r4, [r6, #-4]
  406c36:	4688      	mov	r8, r1
  406c38:	4620      	mov	r0, r4
  406c3a:	f7ff fdd6 	bl	4067ea <__hi0bits>
  406c3e:	f1c0 0320 	rsb	r3, r0, #32
  406c42:	280a      	cmp	r0, #10
  406c44:	f1a6 0504 	sub.w	r5, r6, #4
  406c48:	f8c8 3000 	str.w	r3, [r8]
  406c4c:	dc14      	bgt.n	406c78 <__b2d+0x54>
  406c4e:	42bd      	cmp	r5, r7
  406c50:	f1c0 010b 	rsb	r1, r0, #11
  406c54:	bf88      	it	hi
  406c56:	f856 5c08 	ldrhi.w	r5, [r6, #-8]
  406c5a:	fa24 fc01 	lsr.w	ip, r4, r1
  406c5e:	bf98      	it	ls
  406c60:	2500      	movls	r5, #0
  406c62:	3015      	adds	r0, #21
  406c64:	fa25 f101 	lsr.w	r1, r5, r1
  406c68:	4084      	lsls	r4, r0
  406c6a:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  406c6e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  406c72:	ea41 0204 	orr.w	r2, r1, r4
  406c76:	e024      	b.n	406cc2 <__b2d+0x9e>
  406c78:	42bd      	cmp	r5, r7
  406c7a:	bf86      	itte	hi
  406c7c:	f1a6 0508 	subhi.w	r5, r6, #8
  406c80:	f856 1c08 	ldrhi.w	r1, [r6, #-8]
  406c84:	2100      	movls	r1, #0
  406c86:	f1b0 060b 	subs.w	r6, r0, #11
  406c8a:	d015      	beq.n	406cb8 <__b2d+0x94>
  406c8c:	40b4      	lsls	r4, r6
  406c8e:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  406c92:	fa21 fc00 	lsr.w	ip, r1, r0
  406c96:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
  406c9a:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
  406c9e:	42bd      	cmp	r5, r7
  406ca0:	ea44 030c 	orr.w	r3, r4, ip
  406ca4:	bf8c      	ite	hi
  406ca6:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
  406caa:	2400      	movls	r4, #0
  406cac:	fa24 f000 	lsr.w	r0, r4, r0
  406cb0:	40b1      	lsls	r1, r6
  406cb2:	ea40 0201 	orr.w	r2, r0, r1
  406cb6:	e004      	b.n	406cc2 <__b2d+0x9e>
  406cb8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
  406cbc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  406cc0:	460a      	mov	r2, r1
  406cc2:	4610      	mov	r0, r2
  406cc4:	4619      	mov	r1, r3
  406cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406cca <__d2b>:
  406cca:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  406cce:	2101      	movs	r1, #1
  406cd0:	461d      	mov	r5, r3
  406cd2:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  406cd6:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  406cda:	4614      	mov	r4, r2
  406cdc:	f7ff fcda 	bl	406694 <_Balloc>
  406ce0:	f3c5 570a 	ubfx	r7, r5, #20, #11
  406ce4:	4606      	mov	r6, r0
  406ce6:	f3c5 0313 	ubfx	r3, r5, #0, #20
  406cea:	b10f      	cbz	r7, 406cf0 <__d2b+0x26>
  406cec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406cf0:	9301      	str	r3, [sp, #4]
  406cf2:	b1d4      	cbz	r4, 406d2a <__d2b+0x60>
  406cf4:	a802      	add	r0, sp, #8
  406cf6:	f840 4d08 	str.w	r4, [r0, #-8]!
  406cfa:	4668      	mov	r0, sp
  406cfc:	f7ff fd95 	bl	40682a <__lo0bits>
  406d00:	9b00      	ldr	r3, [sp, #0]
  406d02:	b148      	cbz	r0, 406d18 <__d2b+0x4e>
  406d04:	9a01      	ldr	r2, [sp, #4]
  406d06:	f1c0 0120 	rsb	r1, r0, #32
  406d0a:	fa02 f101 	lsl.w	r1, r2, r1
  406d0e:	40c2      	lsrs	r2, r0
  406d10:	430b      	orrs	r3, r1
  406d12:	6173      	str	r3, [r6, #20]
  406d14:	9201      	str	r2, [sp, #4]
  406d16:	e000      	b.n	406d1a <__d2b+0x50>
  406d18:	6173      	str	r3, [r6, #20]
  406d1a:	9b01      	ldr	r3, [sp, #4]
  406d1c:	2b00      	cmp	r3, #0
  406d1e:	bf0c      	ite	eq
  406d20:	2401      	moveq	r4, #1
  406d22:	2402      	movne	r4, #2
  406d24:	61b3      	str	r3, [r6, #24]
  406d26:	6134      	str	r4, [r6, #16]
  406d28:	e007      	b.n	406d3a <__d2b+0x70>
  406d2a:	a801      	add	r0, sp, #4
  406d2c:	f7ff fd7d 	bl	40682a <__lo0bits>
  406d30:	9b01      	ldr	r3, [sp, #4]
  406d32:	2401      	movs	r4, #1
  406d34:	6173      	str	r3, [r6, #20]
  406d36:	6134      	str	r4, [r6, #16]
  406d38:	3020      	adds	r0, #32
  406d3a:	b13f      	cbz	r7, 406d4c <__d2b+0x82>
  406d3c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406d40:	4407      	add	r7, r0
  406d42:	f8c9 7000 	str.w	r7, [r9]
  406d46:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406d4a:	e00a      	b.n	406d62 <__d2b+0x98>
  406d4c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406d50:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  406d54:	f8c9 0000 	str.w	r0, [r9]
  406d58:	6918      	ldr	r0, [r3, #16]
  406d5a:	f7ff fd46 	bl	4067ea <__hi0bits>
  406d5e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  406d62:	f8c8 0000 	str.w	r0, [r8]
  406d66:	4630      	mov	r0, r6
  406d68:	b003      	add	sp, #12
  406d6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00406d6e <__ratio>:
  406d6e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  406d72:	460e      	mov	r6, r1
  406d74:	4669      	mov	r1, sp
  406d76:	4680      	mov	r8, r0
  406d78:	f7ff ff54 	bl	406c24 <__b2d>
  406d7c:	460d      	mov	r5, r1
  406d7e:	4604      	mov	r4, r0
  406d80:	a901      	add	r1, sp, #4
  406d82:	4630      	mov	r0, r6
  406d84:	f7ff ff4e 	bl	406c24 <__b2d>
  406d88:	9f00      	ldr	r7, [sp, #0]
  406d8a:	460b      	mov	r3, r1
  406d8c:	9901      	ldr	r1, [sp, #4]
  406d8e:	4602      	mov	r2, r0
  406d90:	1a7f      	subs	r7, r7, r1
  406d92:	f8d8 0010 	ldr.w	r0, [r8, #16]
  406d96:	6931      	ldr	r1, [r6, #16]
  406d98:	1a41      	subs	r1, r0, r1
  406d9a:	eb07 1141 	add.w	r1, r7, r1, lsl #5
  406d9e:	2900      	cmp	r1, #0
  406da0:	bfcc      	ite	gt
  406da2:	eb05 5501 	addgt.w	r5, r5, r1, lsl #20
  406da6:	eba3 5301 	suble.w	r3, r3, r1, lsl #20
  406daa:	4620      	mov	r0, r4
  406dac:	4629      	mov	r1, r5
  406dae:	f7fb fcd5 	bl	40275c <__aeabi_ddiv>
  406db2:	b002      	add	sp, #8
  406db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406db8 <_mprec_log10>:
  406db8:	2817      	cmp	r0, #23
  406dba:	b510      	push	{r4, lr}
  406dbc:	4604      	mov	r4, r0
  406dbe:	dc05      	bgt.n	406dcc <_mprec_log10+0x14>
  406dc0:	4b07      	ldr	r3, [pc, #28]	; (406de0 <_mprec_log10+0x28>)
  406dc2:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
  406dc6:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  406dca:	bd10      	pop	{r4, pc}
  406dcc:	4905      	ldr	r1, [pc, #20]	; (406de4 <_mprec_log10+0x2c>)
  406dce:	2000      	movs	r0, #0
  406dd0:	2200      	movs	r2, #0
  406dd2:	4b05      	ldr	r3, [pc, #20]	; (406de8 <_mprec_log10+0x30>)
  406dd4:	f7fb fb98 	bl	402508 <__aeabi_dmul>
  406dd8:	3c01      	subs	r4, #1
  406dda:	d1f9      	bne.n	406dd0 <_mprec_log10+0x18>
  406ddc:	bd10      	pop	{r4, pc}
  406dde:	bf00      	nop
  406de0:	00408f28 	.word	0x00408f28
  406de4:	3ff00000 	.word	0x3ff00000
  406de8:	40240000 	.word	0x40240000

00406dec <__copybits>:
  406dec:	b510      	push	{r4, lr}
  406dee:	3901      	subs	r1, #1
  406df0:	f102 0314 	add.w	r3, r2, #20
  406df4:	1149      	asrs	r1, r1, #5
  406df6:	6912      	ldr	r2, [r2, #16]
  406df8:	3101      	adds	r1, #1
  406dfa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  406dfe:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  406e02:	4293      	cmp	r3, r2
  406e04:	d204      	bcs.n	406e10 <__copybits+0x24>
  406e06:	f853 4b04 	ldr.w	r4, [r3], #4
  406e0a:	f840 4b04 	str.w	r4, [r0], #4
  406e0e:	e7f8      	b.n	406e02 <__copybits+0x16>
  406e10:	4288      	cmp	r0, r1
  406e12:	d203      	bcs.n	406e1c <__copybits+0x30>
  406e14:	2300      	movs	r3, #0
  406e16:	f840 3b04 	str.w	r3, [r0], #4
  406e1a:	e7f9      	b.n	406e10 <__copybits+0x24>
  406e1c:	bd10      	pop	{r4, pc}

00406e1e <__any_on>:
  406e1e:	f100 0214 	add.w	r2, r0, #20
  406e22:	6900      	ldr	r0, [r0, #16]
  406e24:	114b      	asrs	r3, r1, #5
  406e26:	4283      	cmp	r3, r0
  406e28:	b510      	push	{r4, lr}
  406e2a:	dc0c      	bgt.n	406e46 <__any_on+0x28>
  406e2c:	da0c      	bge.n	406e48 <__any_on+0x2a>
  406e2e:	f011 011f 	ands.w	r1, r1, #31
  406e32:	d009      	beq.n	406e48 <__any_on+0x2a>
  406e34:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  406e38:	fa20 f401 	lsr.w	r4, r0, r1
  406e3c:	fa04 f101 	lsl.w	r1, r4, r1
  406e40:	4281      	cmp	r1, r0
  406e42:	d10e      	bne.n	406e62 <__any_on+0x44>
  406e44:	e000      	b.n	406e48 <__any_on+0x2a>
  406e46:	4603      	mov	r3, r0
  406e48:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  406e4c:	4293      	cmp	r3, r2
  406e4e:	4619      	mov	r1, r3
  406e50:	d905      	bls.n	406e5e <__any_on+0x40>
  406e52:	f851 1c04 	ldr.w	r1, [r1, #-4]
  406e56:	3b04      	subs	r3, #4
  406e58:	2900      	cmp	r1, #0
  406e5a:	d0f7      	beq.n	406e4c <__any_on+0x2e>
  406e5c:	e001      	b.n	406e62 <__any_on+0x44>
  406e5e:	2000      	movs	r0, #0
  406e60:	bd10      	pop	{r4, pc}
  406e62:	2001      	movs	r0, #1
  406e64:	bd10      	pop	{r4, pc}
  406e66:	bf00      	nop

00406e68 <_realloc_r>:
  406e68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e6c:	4681      	mov	r9, r0
  406e6e:	460c      	mov	r4, r1
  406e70:	b929      	cbnz	r1, 406e7e <_realloc_r+0x16>
  406e72:	4611      	mov	r1, r2
  406e74:	b003      	add	sp, #12
  406e76:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e7a:	f7ff b9cf 	b.w	40621c <_malloc_r>
  406e7e:	9201      	str	r2, [sp, #4]
  406e80:	f7ff fc06 	bl	406690 <__malloc_lock>
  406e84:	9a01      	ldr	r2, [sp, #4]
  406e86:	f854 5c04 	ldr.w	r5, [r4, #-4]
  406e8a:	f102 070b 	add.w	r7, r2, #11
  406e8e:	2f16      	cmp	r7, #22
  406e90:	f1a4 0808 	sub.w	r8, r4, #8
  406e94:	f025 0603 	bic.w	r6, r5, #3
  406e98:	d903      	bls.n	406ea2 <_realloc_r+0x3a>
  406e9a:	f037 0707 	bics.w	r7, r7, #7
  406e9e:	d501      	bpl.n	406ea4 <_realloc_r+0x3c>
  406ea0:	e002      	b.n	406ea8 <_realloc_r+0x40>
  406ea2:	2710      	movs	r7, #16
  406ea4:	4297      	cmp	r7, r2
  406ea6:	d204      	bcs.n	406eb2 <_realloc_r+0x4a>
  406ea8:	230c      	movs	r3, #12
  406eaa:	f8c9 3000 	str.w	r3, [r9]
  406eae:	2000      	movs	r0, #0
  406eb0:	e180      	b.n	4071b4 <_realloc_r+0x34c>
  406eb2:	42be      	cmp	r6, r7
  406eb4:	f280 8156 	bge.w	407164 <_realloc_r+0x2fc>
  406eb8:	49a3      	ldr	r1, [pc, #652]	; (407148 <_realloc_r+0x2e0>)
  406eba:	eb08 0306 	add.w	r3, r8, r6
  406ebe:	f8d1 e008 	ldr.w	lr, [r1, #8]
  406ec2:	468b      	mov	fp, r1
  406ec4:	4573      	cmp	r3, lr
  406ec6:	6858      	ldr	r0, [r3, #4]
  406ec8:	d005      	beq.n	406ed6 <_realloc_r+0x6e>
  406eca:	f020 0101 	bic.w	r1, r0, #1
  406ece:	4419      	add	r1, r3
  406ed0:	6849      	ldr	r1, [r1, #4]
  406ed2:	07c9      	lsls	r1, r1, #31
  406ed4:	d425      	bmi.n	406f22 <_realloc_r+0xba>
  406ed6:	f020 0003 	bic.w	r0, r0, #3
  406eda:	4573      	cmp	r3, lr
  406edc:	eb00 0106 	add.w	r1, r0, r6
  406ee0:	d117      	bne.n	406f12 <_realloc_r+0xaa>
  406ee2:	f107 0c10 	add.w	ip, r7, #16
  406ee6:	4561      	cmp	r1, ip
  406ee8:	db1d      	blt.n	406f26 <_realloc_r+0xbe>
  406eea:	1bc9      	subs	r1, r1, r7
  406eec:	eb08 0507 	add.w	r5, r8, r7
  406ef0:	f041 0101 	orr.w	r1, r1, #1
  406ef4:	f8cb 5008 	str.w	r5, [fp, #8]
  406ef8:	6069      	str	r1, [r5, #4]
  406efa:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406efe:	4648      	mov	r0, r9
  406f00:	f003 0301 	and.w	r3, r3, #1
  406f04:	431f      	orrs	r7, r3
  406f06:	f844 7c04 	str.w	r7, [r4, #-4]
  406f0a:	f7ff fbc2 	bl	406692 <__malloc_unlock>
  406f0e:	4620      	mov	r0, r4
  406f10:	e150      	b.n	4071b4 <_realloc_r+0x34c>
  406f12:	42b9      	cmp	r1, r7
  406f14:	db07      	blt.n	406f26 <_realloc_r+0xbe>
  406f16:	68da      	ldr	r2, [r3, #12]
  406f18:	689b      	ldr	r3, [r3, #8]
  406f1a:	460e      	mov	r6, r1
  406f1c:	60da      	str	r2, [r3, #12]
  406f1e:	6093      	str	r3, [r2, #8]
  406f20:	e120      	b.n	407164 <_realloc_r+0x2fc>
  406f22:	2000      	movs	r0, #0
  406f24:	4603      	mov	r3, r0
  406f26:	07e9      	lsls	r1, r5, #31
  406f28:	f100 80cb 	bmi.w	4070c2 <_realloc_r+0x25a>
  406f2c:	f854 5c08 	ldr.w	r5, [r4, #-8]
  406f30:	ebc5 0508 	rsb	r5, r5, r8
  406f34:	6869      	ldr	r1, [r5, #4]
  406f36:	f021 0103 	bic.w	r1, r1, #3
  406f3a:	eb01 0a06 	add.w	sl, r1, r6
  406f3e:	2b00      	cmp	r3, #0
  406f40:	f000 808a 	beq.w	407058 <_realloc_r+0x1f0>
  406f44:	4573      	cmp	r3, lr
  406f46:	d14d      	bne.n	406fe4 <_realloc_r+0x17c>
  406f48:	eb0a 0300 	add.w	r3, sl, r0
  406f4c:	f107 0110 	add.w	r1, r7, #16
  406f50:	428b      	cmp	r3, r1
  406f52:	f2c0 8081 	blt.w	407058 <_realloc_r+0x1f0>
  406f56:	46a8      	mov	r8, r5
  406f58:	68ea      	ldr	r2, [r5, #12]
  406f5a:	f858 1f08 	ldr.w	r1, [r8, #8]!
  406f5e:	60ca      	str	r2, [r1, #12]
  406f60:	6091      	str	r1, [r2, #8]
  406f62:	1f32      	subs	r2, r6, #4
  406f64:	2a24      	cmp	r2, #36	; 0x24
  406f66:	d826      	bhi.n	406fb6 <_realloc_r+0x14e>
  406f68:	2a13      	cmp	r2, #19
  406f6a:	d91c      	bls.n	406fa6 <_realloc_r+0x13e>
  406f6c:	6821      	ldr	r1, [r4, #0]
  406f6e:	2a1b      	cmp	r2, #27
  406f70:	60a9      	str	r1, [r5, #8]
  406f72:	6861      	ldr	r1, [r4, #4]
  406f74:	60e9      	str	r1, [r5, #12]
  406f76:	d803      	bhi.n	406f80 <_realloc_r+0x118>
  406f78:	f105 0210 	add.w	r2, r5, #16
  406f7c:	3408      	adds	r4, #8
  406f7e:	e013      	b.n	406fa8 <_realloc_r+0x140>
  406f80:	68a1      	ldr	r1, [r4, #8]
  406f82:	2a24      	cmp	r2, #36	; 0x24
  406f84:	6129      	str	r1, [r5, #16]
  406f86:	68e1      	ldr	r1, [r4, #12]
  406f88:	6169      	str	r1, [r5, #20]
  406f8a:	d003      	beq.n	406f94 <_realloc_r+0x12c>
  406f8c:	f105 0218 	add.w	r2, r5, #24
  406f90:	3410      	adds	r4, #16
  406f92:	e009      	b.n	406fa8 <_realloc_r+0x140>
  406f94:	6922      	ldr	r2, [r4, #16]
  406f96:	3418      	adds	r4, #24
  406f98:	61aa      	str	r2, [r5, #24]
  406f9a:	f854 1c04 	ldr.w	r1, [r4, #-4]
  406f9e:	f105 0220 	add.w	r2, r5, #32
  406fa2:	61e9      	str	r1, [r5, #28]
  406fa4:	e000      	b.n	406fa8 <_realloc_r+0x140>
  406fa6:	4642      	mov	r2, r8
  406fa8:	6821      	ldr	r1, [r4, #0]
  406faa:	6011      	str	r1, [r2, #0]
  406fac:	6861      	ldr	r1, [r4, #4]
  406fae:	6051      	str	r1, [r2, #4]
  406fb0:	68a1      	ldr	r1, [r4, #8]
  406fb2:	6091      	str	r1, [r2, #8]
  406fb4:	e005      	b.n	406fc2 <_realloc_r+0x15a>
  406fb6:	4640      	mov	r0, r8
  406fb8:	4621      	mov	r1, r4
  406fba:	9301      	str	r3, [sp, #4]
  406fbc:	f7ff fb4d 	bl	40665a <memmove>
  406fc0:	9b01      	ldr	r3, [sp, #4]
  406fc2:	1bdb      	subs	r3, r3, r7
  406fc4:	19ea      	adds	r2, r5, r7
  406fc6:	f043 0301 	orr.w	r3, r3, #1
  406fca:	f8cb 2008 	str.w	r2, [fp, #8]
  406fce:	6053      	str	r3, [r2, #4]
  406fd0:	686b      	ldr	r3, [r5, #4]
  406fd2:	4648      	mov	r0, r9
  406fd4:	f003 0301 	and.w	r3, r3, #1
  406fd8:	431f      	orrs	r7, r3
  406fda:	606f      	str	r7, [r5, #4]
  406fdc:	f7ff fb59 	bl	406692 <__malloc_unlock>
  406fe0:	4640      	mov	r0, r8
  406fe2:	e0e7      	b.n	4071b4 <_realloc_r+0x34c>
  406fe4:	eb0a 0b00 	add.w	fp, sl, r0
  406fe8:	45bb      	cmp	fp, r7
  406fea:	db35      	blt.n	407058 <_realloc_r+0x1f0>
  406fec:	68da      	ldr	r2, [r3, #12]
  406fee:	689b      	ldr	r3, [r3, #8]
  406ff0:	4628      	mov	r0, r5
  406ff2:	60da      	str	r2, [r3, #12]
  406ff4:	6093      	str	r3, [r2, #8]
  406ff6:	f850 2f08 	ldr.w	r2, [r0, #8]!
  406ffa:	68eb      	ldr	r3, [r5, #12]
  406ffc:	60d3      	str	r3, [r2, #12]
  406ffe:	609a      	str	r2, [r3, #8]
  407000:	1f32      	subs	r2, r6, #4
  407002:	2a24      	cmp	r2, #36	; 0x24
  407004:	d823      	bhi.n	40704e <_realloc_r+0x1e6>
  407006:	2a13      	cmp	r2, #19
  407008:	d91a      	bls.n	407040 <_realloc_r+0x1d8>
  40700a:	6823      	ldr	r3, [r4, #0]
  40700c:	2a1b      	cmp	r2, #27
  40700e:	60ab      	str	r3, [r5, #8]
  407010:	6863      	ldr	r3, [r4, #4]
  407012:	60eb      	str	r3, [r5, #12]
  407014:	d803      	bhi.n	40701e <_realloc_r+0x1b6>
  407016:	f105 0010 	add.w	r0, r5, #16
  40701a:	3408      	adds	r4, #8
  40701c:	e010      	b.n	407040 <_realloc_r+0x1d8>
  40701e:	68a3      	ldr	r3, [r4, #8]
  407020:	2a24      	cmp	r2, #36	; 0x24
  407022:	612b      	str	r3, [r5, #16]
  407024:	68e3      	ldr	r3, [r4, #12]
  407026:	616b      	str	r3, [r5, #20]
  407028:	d003      	beq.n	407032 <_realloc_r+0x1ca>
  40702a:	f105 0018 	add.w	r0, r5, #24
  40702e:	3410      	adds	r4, #16
  407030:	e006      	b.n	407040 <_realloc_r+0x1d8>
  407032:	6923      	ldr	r3, [r4, #16]
  407034:	f105 0020 	add.w	r0, r5, #32
  407038:	61ab      	str	r3, [r5, #24]
  40703a:	6963      	ldr	r3, [r4, #20]
  40703c:	3418      	adds	r4, #24
  40703e:	61eb      	str	r3, [r5, #28]
  407040:	6823      	ldr	r3, [r4, #0]
  407042:	6003      	str	r3, [r0, #0]
  407044:	6863      	ldr	r3, [r4, #4]
  407046:	6043      	str	r3, [r0, #4]
  407048:	68a3      	ldr	r3, [r4, #8]
  40704a:	6083      	str	r3, [r0, #8]
  40704c:	e002      	b.n	407054 <_realloc_r+0x1ec>
  40704e:	4621      	mov	r1, r4
  407050:	f7ff fb03 	bl	40665a <memmove>
  407054:	465e      	mov	r6, fp
  407056:	e02e      	b.n	4070b6 <_realloc_r+0x24e>
  407058:	45ba      	cmp	sl, r7
  40705a:	db32      	blt.n	4070c2 <_realloc_r+0x25a>
  40705c:	4628      	mov	r0, r5
  40705e:	f850 2f08 	ldr.w	r2, [r0, #8]!
  407062:	68eb      	ldr	r3, [r5, #12]
  407064:	60d3      	str	r3, [r2, #12]
  407066:	609a      	str	r2, [r3, #8]
  407068:	1f32      	subs	r2, r6, #4
  40706a:	2a24      	cmp	r2, #36	; 0x24
  40706c:	d825      	bhi.n	4070ba <_realloc_r+0x252>
  40706e:	2a13      	cmp	r2, #19
  407070:	d91a      	bls.n	4070a8 <_realloc_r+0x240>
  407072:	6823      	ldr	r3, [r4, #0]
  407074:	2a1b      	cmp	r2, #27
  407076:	60ab      	str	r3, [r5, #8]
  407078:	6863      	ldr	r3, [r4, #4]
  40707a:	60eb      	str	r3, [r5, #12]
  40707c:	d803      	bhi.n	407086 <_realloc_r+0x21e>
  40707e:	f105 0010 	add.w	r0, r5, #16
  407082:	3408      	adds	r4, #8
  407084:	e010      	b.n	4070a8 <_realloc_r+0x240>
  407086:	68a3      	ldr	r3, [r4, #8]
  407088:	2a24      	cmp	r2, #36	; 0x24
  40708a:	612b      	str	r3, [r5, #16]
  40708c:	68e3      	ldr	r3, [r4, #12]
  40708e:	616b      	str	r3, [r5, #20]
  407090:	d003      	beq.n	40709a <_realloc_r+0x232>
  407092:	f105 0018 	add.w	r0, r5, #24
  407096:	3410      	adds	r4, #16
  407098:	e006      	b.n	4070a8 <_realloc_r+0x240>
  40709a:	6923      	ldr	r3, [r4, #16]
  40709c:	f105 0020 	add.w	r0, r5, #32
  4070a0:	61ab      	str	r3, [r5, #24]
  4070a2:	6963      	ldr	r3, [r4, #20]
  4070a4:	3418      	adds	r4, #24
  4070a6:	61eb      	str	r3, [r5, #28]
  4070a8:	6823      	ldr	r3, [r4, #0]
  4070aa:	6003      	str	r3, [r0, #0]
  4070ac:	6863      	ldr	r3, [r4, #4]
  4070ae:	6043      	str	r3, [r0, #4]
  4070b0:	68a3      	ldr	r3, [r4, #8]
  4070b2:	6083      	str	r3, [r0, #8]
  4070b4:	4656      	mov	r6, sl
  4070b6:	46a8      	mov	r8, r5
  4070b8:	e054      	b.n	407164 <_realloc_r+0x2fc>
  4070ba:	4621      	mov	r1, r4
  4070bc:	f7ff facd 	bl	40665a <memmove>
  4070c0:	e7f8      	b.n	4070b4 <_realloc_r+0x24c>
  4070c2:	4648      	mov	r0, r9
  4070c4:	4611      	mov	r1, r2
  4070c6:	f7ff f8a9 	bl	40621c <_malloc_r>
  4070ca:	4605      	mov	r5, r0
  4070cc:	2800      	cmp	r0, #0
  4070ce:	d044      	beq.n	40715a <_realloc_r+0x2f2>
  4070d0:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4070d4:	f1a0 0208 	sub.w	r2, r0, #8
  4070d8:	f023 0301 	bic.w	r3, r3, #1
  4070dc:	4443      	add	r3, r8
  4070de:	429a      	cmp	r2, r3
  4070e0:	d105      	bne.n	4070ee <_realloc_r+0x286>
  4070e2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4070e6:	f023 0303 	bic.w	r3, r3, #3
  4070ea:	441e      	add	r6, r3
  4070ec:	e03a      	b.n	407164 <_realloc_r+0x2fc>
  4070ee:	1f32      	subs	r2, r6, #4
  4070f0:	2a24      	cmp	r2, #36	; 0x24
  4070f2:	d82b      	bhi.n	40714c <_realloc_r+0x2e4>
  4070f4:	2a13      	cmp	r2, #19
  4070f6:	d91e      	bls.n	407136 <_realloc_r+0x2ce>
  4070f8:	6823      	ldr	r3, [r4, #0]
  4070fa:	2a1b      	cmp	r2, #27
  4070fc:	6003      	str	r3, [r0, #0]
  4070fe:	6863      	ldr	r3, [r4, #4]
  407100:	6043      	str	r3, [r0, #4]
  407102:	d804      	bhi.n	40710e <_realloc_r+0x2a6>
  407104:	f100 0308 	add.w	r3, r0, #8
  407108:	f104 0208 	add.w	r2, r4, #8
  40710c:	e015      	b.n	40713a <_realloc_r+0x2d2>
  40710e:	68a3      	ldr	r3, [r4, #8]
  407110:	2a24      	cmp	r2, #36	; 0x24
  407112:	6083      	str	r3, [r0, #8]
  407114:	68e3      	ldr	r3, [r4, #12]
  407116:	60c3      	str	r3, [r0, #12]
  407118:	d004      	beq.n	407124 <_realloc_r+0x2bc>
  40711a:	f100 0310 	add.w	r3, r0, #16
  40711e:	f104 0210 	add.w	r2, r4, #16
  407122:	e00a      	b.n	40713a <_realloc_r+0x2d2>
  407124:	6923      	ldr	r3, [r4, #16]
  407126:	f104 0218 	add.w	r2, r4, #24
  40712a:	6103      	str	r3, [r0, #16]
  40712c:	6961      	ldr	r1, [r4, #20]
  40712e:	f100 0318 	add.w	r3, r0, #24
  407132:	6141      	str	r1, [r0, #20]
  407134:	e001      	b.n	40713a <_realloc_r+0x2d2>
  407136:	4603      	mov	r3, r0
  407138:	4622      	mov	r2, r4
  40713a:	6811      	ldr	r1, [r2, #0]
  40713c:	6019      	str	r1, [r3, #0]
  40713e:	6851      	ldr	r1, [r2, #4]
  407140:	6059      	str	r1, [r3, #4]
  407142:	6892      	ldr	r2, [r2, #8]
  407144:	609a      	str	r2, [r3, #8]
  407146:	e004      	b.n	407152 <_realloc_r+0x2ea>
  407148:	20000594 	.word	0x20000594
  40714c:	4621      	mov	r1, r4
  40714e:	f7ff fa84 	bl	40665a <memmove>
  407152:	4648      	mov	r0, r9
  407154:	4621      	mov	r1, r4
  407156:	f7fe fd6d 	bl	405c34 <_free_r>
  40715a:	4648      	mov	r0, r9
  40715c:	f7ff fa99 	bl	406692 <__malloc_unlock>
  407160:	4628      	mov	r0, r5
  407162:	e027      	b.n	4071b4 <_realloc_r+0x34c>
  407164:	1bf3      	subs	r3, r6, r7
  407166:	2b0f      	cmp	r3, #15
  407168:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40716c:	d913      	bls.n	407196 <_realloc_r+0x32e>
  40716e:	f002 0201 	and.w	r2, r2, #1
  407172:	eb08 0107 	add.w	r1, r8, r7
  407176:	4317      	orrs	r7, r2
  407178:	f043 0201 	orr.w	r2, r3, #1
  40717c:	f8c8 7004 	str.w	r7, [r8, #4]
  407180:	440b      	add	r3, r1
  407182:	604a      	str	r2, [r1, #4]
  407184:	685a      	ldr	r2, [r3, #4]
  407186:	4648      	mov	r0, r9
  407188:	f042 0201 	orr.w	r2, r2, #1
  40718c:	605a      	str	r2, [r3, #4]
  40718e:	3108      	adds	r1, #8
  407190:	f7fe fd50 	bl	405c34 <_free_r>
  407194:	e009      	b.n	4071aa <_realloc_r+0x342>
  407196:	f002 0201 	and.w	r2, r2, #1
  40719a:	4332      	orrs	r2, r6
  40719c:	f8c8 2004 	str.w	r2, [r8, #4]
  4071a0:	4446      	add	r6, r8
  4071a2:	6873      	ldr	r3, [r6, #4]
  4071a4:	f043 0301 	orr.w	r3, r3, #1
  4071a8:	6073      	str	r3, [r6, #4]
  4071aa:	4648      	mov	r0, r9
  4071ac:	f7ff fa71 	bl	406692 <__malloc_unlock>
  4071b0:	f108 0008 	add.w	r0, r8, #8
  4071b4:	b003      	add	sp, #12
  4071b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071ba:	bf00      	nop

004071bc <__fpclassifyd>:
  4071bc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4071c0:	b510      	push	{r4, lr}
  4071c2:	d100      	bne.n	4071c6 <__fpclassifyd+0xa>
  4071c4:	b178      	cbz	r0, 4071e6 <__fpclassifyd+0x2a>
  4071c6:	4a0c      	ldr	r2, [pc, #48]	; (4071f8 <__fpclassifyd+0x3c>)
  4071c8:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  4071cc:	4294      	cmp	r4, r2
  4071ce:	d90c      	bls.n	4071ea <__fpclassifyd+0x2e>
  4071d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  4071d4:	d30b      	bcc.n	4071ee <__fpclassifyd+0x32>
  4071d6:	4a09      	ldr	r2, [pc, #36]	; (4071fc <__fpclassifyd+0x40>)
  4071d8:	4293      	cmp	r3, r2
  4071da:	d10a      	bne.n	4071f2 <__fpclassifyd+0x36>
  4071dc:	f1d0 0001 	rsbs	r0, r0, #1
  4071e0:	bf38      	it	cc
  4071e2:	2000      	movcc	r0, #0
  4071e4:	bd10      	pop	{r4, pc}
  4071e6:	2002      	movs	r0, #2
  4071e8:	bd10      	pop	{r4, pc}
  4071ea:	2004      	movs	r0, #4
  4071ec:	bd10      	pop	{r4, pc}
  4071ee:	2003      	movs	r0, #3
  4071f0:	bd10      	pop	{r4, pc}
  4071f2:	2000      	movs	r0, #0
  4071f4:	bd10      	pop	{r4, pc}
  4071f6:	bf00      	nop
  4071f8:	7fdfffff 	.word	0x7fdfffff
  4071fc:	7ff00000 	.word	0x7ff00000

00407200 <_sbrk_r>:
  407200:	b538      	push	{r3, r4, r5, lr}
  407202:	4c06      	ldr	r4, [pc, #24]	; (40721c <_sbrk_r+0x1c>)
  407204:	2300      	movs	r3, #0
  407206:	4605      	mov	r5, r0
  407208:	4608      	mov	r0, r1
  40720a:	6023      	str	r3, [r4, #0]
  40720c:	f7fa fbfc 	bl	401a08 <_sbrk>
  407210:	1c43      	adds	r3, r0, #1
  407212:	d102      	bne.n	40721a <_sbrk_r+0x1a>
  407214:	6823      	ldr	r3, [r4, #0]
  407216:	b103      	cbz	r3, 40721a <_sbrk_r+0x1a>
  407218:	602b      	str	r3, [r5, #0]
  40721a:	bd38      	pop	{r3, r4, r5, pc}
  40721c:	20000c94 	.word	0x20000c94

00407220 <__sread>:
  407220:	b510      	push	{r4, lr}
  407222:	460c      	mov	r4, r1
  407224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407228:	f000 fe7e 	bl	407f28 <_read_r>
  40722c:	2800      	cmp	r0, #0
  40722e:	db03      	blt.n	407238 <__sread+0x18>
  407230:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407232:	4403      	add	r3, r0
  407234:	6523      	str	r3, [r4, #80]	; 0x50
  407236:	bd10      	pop	{r4, pc}
  407238:	89a3      	ldrh	r3, [r4, #12]
  40723a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40723e:	81a3      	strh	r3, [r4, #12]
  407240:	bd10      	pop	{r4, pc}

00407242 <__seofread>:
  407242:	2000      	movs	r0, #0
  407244:	4770      	bx	lr

00407246 <__swrite>:
  407246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40724a:	461d      	mov	r5, r3
  40724c:	898b      	ldrh	r3, [r1, #12]
  40724e:	4607      	mov	r7, r0
  407250:	05db      	lsls	r3, r3, #23
  407252:	460c      	mov	r4, r1
  407254:	4616      	mov	r6, r2
  407256:	d505      	bpl.n	407264 <__swrite+0x1e>
  407258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40725c:	2200      	movs	r2, #0
  40725e:	2302      	movs	r3, #2
  407260:	f000 fe50 	bl	407f04 <_lseek_r>
  407264:	89a3      	ldrh	r3, [r4, #12]
  407266:	4638      	mov	r0, r7
  407268:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40726c:	81a3      	strh	r3, [r4, #12]
  40726e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407272:	4632      	mov	r2, r6
  407274:	462b      	mov	r3, r5
  407276:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40727a:	f000 bd3f 	b.w	407cfc <_write_r>

0040727e <__sseek>:
  40727e:	b510      	push	{r4, lr}
  407280:	460c      	mov	r4, r1
  407282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407286:	f000 fe3d 	bl	407f04 <_lseek_r>
  40728a:	1c43      	adds	r3, r0, #1
  40728c:	89a3      	ldrh	r3, [r4, #12]
  40728e:	d103      	bne.n	407298 <__sseek+0x1a>
  407290:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407294:	81a3      	strh	r3, [r4, #12]
  407296:	bd10      	pop	{r4, pc}
  407298:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40729c:	81a3      	strh	r3, [r4, #12]
  40729e:	6520      	str	r0, [r4, #80]	; 0x50
  4072a0:	bd10      	pop	{r4, pc}

004072a2 <__sclose>:
  4072a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4072a6:	f000 bdb5 	b.w	407e14 <_close_r>

004072aa <strcmp>:
  4072aa:	f810 2b01 	ldrb.w	r2, [r0], #1
  4072ae:	f811 3b01 	ldrb.w	r3, [r1], #1
  4072b2:	2a01      	cmp	r2, #1
  4072b4:	bf28      	it	cs
  4072b6:	429a      	cmpcs	r2, r3
  4072b8:	d0f7      	beq.n	4072aa <strcmp>
  4072ba:	1ad0      	subs	r0, r2, r3
  4072bc:	4770      	bx	lr

004072be <strlen>:
  4072be:	4603      	mov	r3, r0
  4072c0:	f813 2b01 	ldrb.w	r2, [r3], #1
  4072c4:	2a00      	cmp	r2, #0
  4072c6:	d1fb      	bne.n	4072c0 <strlen+0x2>
  4072c8:	1a18      	subs	r0, r3, r0
  4072ca:	3801      	subs	r0, #1
  4072cc:	4770      	bx	lr
	...

004072d0 <__ssprint_r>:
  4072d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4072d4:	4680      	mov	r8, r0
  4072d6:	6890      	ldr	r0, [r2, #8]
  4072d8:	460c      	mov	r4, r1
  4072da:	4615      	mov	r5, r2
  4072dc:	f8d2 9000 	ldr.w	r9, [r2]
  4072e0:	b118      	cbz	r0, 4072ea <__ssprint_r+0x1a>
  4072e2:	2300      	movs	r3, #0
  4072e4:	9301      	str	r3, [sp, #4]
  4072e6:	461e      	mov	r6, r3
  4072e8:	e008      	b.n	4072fc <__ssprint_r+0x2c>
  4072ea:	6050      	str	r0, [r2, #4]
  4072ec:	e066      	b.n	4073bc <__ssprint_r+0xec>
  4072ee:	f8d9 3000 	ldr.w	r3, [r9]
  4072f2:	f8d9 6004 	ldr.w	r6, [r9, #4]
  4072f6:	9301      	str	r3, [sp, #4]
  4072f8:	f109 0908 	add.w	r9, r9, #8
  4072fc:	2e00      	cmp	r6, #0
  4072fe:	d0f6      	beq.n	4072ee <__ssprint_r+0x1e>
  407300:	68a7      	ldr	r7, [r4, #8]
  407302:	42be      	cmp	r6, r7
  407304:	d347      	bcc.n	407396 <__ssprint_r+0xc6>
  407306:	89a2      	ldrh	r2, [r4, #12]
  407308:	f412 6f90 	tst.w	r2, #1152	; 0x480
  40730c:	d041      	beq.n	407392 <__ssprint_r+0xc2>
  40730e:	6823      	ldr	r3, [r4, #0]
  407310:	6921      	ldr	r1, [r4, #16]
  407312:	2002      	movs	r0, #2
  407314:	ebc1 0a03 	rsb	sl, r1, r3
  407318:	6963      	ldr	r3, [r4, #20]
  40731a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40731e:	fb93 fbf0 	sdiv	fp, r3, r0
  407322:	f10a 0001 	add.w	r0, sl, #1
  407326:	4430      	add	r0, r6
  407328:	4583      	cmp	fp, r0
  40732a:	bf38      	it	cc
  40732c:	4683      	movcc	fp, r0
  40732e:	0553      	lsls	r3, r2, #21
  407330:	4640      	mov	r0, r8
  407332:	d50f      	bpl.n	407354 <__ssprint_r+0x84>
  407334:	4659      	mov	r1, fp
  407336:	f7fe ff71 	bl	40621c <_malloc_r>
  40733a:	4607      	mov	r7, r0
  40733c:	b198      	cbz	r0, 407366 <__ssprint_r+0x96>
  40733e:	4652      	mov	r2, sl
  407340:	6921      	ldr	r1, [r4, #16]
  407342:	f7ff f981 	bl	406648 <memcpy>
  407346:	89a2      	ldrh	r2, [r4, #12]
  407348:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40734c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407350:	81a2      	strh	r2, [r4, #12]
  407352:	e015      	b.n	407380 <__ssprint_r+0xb0>
  407354:	465a      	mov	r2, fp
  407356:	f7ff fd87 	bl	406e68 <_realloc_r>
  40735a:	4607      	mov	r7, r0
  40735c:	b980      	cbnz	r0, 407380 <__ssprint_r+0xb0>
  40735e:	4640      	mov	r0, r8
  407360:	6921      	ldr	r1, [r4, #16]
  407362:	f7fe fc67 	bl	405c34 <_free_r>
  407366:	230c      	movs	r3, #12
  407368:	f8c8 3000 	str.w	r3, [r8]
  40736c:	89a3      	ldrh	r3, [r4, #12]
  40736e:	f04f 30ff 	mov.w	r0, #4294967295
  407372:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407376:	81a3      	strh	r3, [r4, #12]
  407378:	2300      	movs	r3, #0
  40737a:	60ab      	str	r3, [r5, #8]
  40737c:	606b      	str	r3, [r5, #4]
  40737e:	e01d      	b.n	4073bc <__ssprint_r+0xec>
  407380:	6127      	str	r7, [r4, #16]
  407382:	ebca 030b 	rsb	r3, sl, fp
  407386:	4457      	add	r7, sl
  407388:	6027      	str	r7, [r4, #0]
  40738a:	f8c4 b014 	str.w	fp, [r4, #20]
  40738e:	4637      	mov	r7, r6
  407390:	60a3      	str	r3, [r4, #8]
  407392:	42be      	cmp	r6, r7
  407394:	d200      	bcs.n	407398 <__ssprint_r+0xc8>
  407396:	4637      	mov	r7, r6
  407398:	463a      	mov	r2, r7
  40739a:	6820      	ldr	r0, [r4, #0]
  40739c:	9901      	ldr	r1, [sp, #4]
  40739e:	f7ff f95c 	bl	40665a <memmove>
  4073a2:	68a3      	ldr	r3, [r4, #8]
  4073a4:	1bdb      	subs	r3, r3, r7
  4073a6:	60a3      	str	r3, [r4, #8]
  4073a8:	6823      	ldr	r3, [r4, #0]
  4073aa:	441f      	add	r7, r3
  4073ac:	68ab      	ldr	r3, [r5, #8]
  4073ae:	6027      	str	r7, [r4, #0]
  4073b0:	1b9e      	subs	r6, r3, r6
  4073b2:	60ae      	str	r6, [r5, #8]
  4073b4:	2e00      	cmp	r6, #0
  4073b6:	d19a      	bne.n	4072ee <__ssprint_r+0x1e>
  4073b8:	606e      	str	r6, [r5, #4]
  4073ba:	4630      	mov	r0, r6
  4073bc:	b003      	add	sp, #12
  4073be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004073c2 <_svfiprintf_r>:
  4073c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073c6:	461e      	mov	r6, r3
  4073c8:	898b      	ldrh	r3, [r1, #12]
  4073ca:	b0ad      	sub	sp, #180	; 0xb4
  4073cc:	4688      	mov	r8, r1
  4073ce:	0619      	lsls	r1, r3, #24
  4073d0:	4683      	mov	fp, r0
  4073d2:	9202      	str	r2, [sp, #8]
  4073d4:	d513      	bpl.n	4073fe <_svfiprintf_r+0x3c>
  4073d6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4073da:	b983      	cbnz	r3, 4073fe <_svfiprintf_r+0x3c>
  4073dc:	2140      	movs	r1, #64	; 0x40
  4073de:	f7fe ff1d 	bl	40621c <_malloc_r>
  4073e2:	f8c8 0000 	str.w	r0, [r8]
  4073e6:	f8c8 0010 	str.w	r0, [r8, #16]
  4073ea:	b928      	cbnz	r0, 4073f8 <_svfiprintf_r+0x36>
  4073ec:	230c      	movs	r3, #12
  4073ee:	f8cb 3000 	str.w	r3, [fp]
  4073f2:	f04f 30ff 	mov.w	r0, #4294967295
  4073f6:	e3d4      	b.n	407ba2 <_svfiprintf_r+0x7e0>
  4073f8:	2340      	movs	r3, #64	; 0x40
  4073fa:	f8c8 3014 	str.w	r3, [r8, #20]
  4073fe:	2300      	movs	r3, #0
  407400:	aa1c      	add	r2, sp, #112	; 0x70
  407402:	920f      	str	r2, [sp, #60]	; 0x3c
  407404:	9311      	str	r3, [sp, #68]	; 0x44
  407406:	9310      	str	r3, [sp, #64]	; 0x40
  407408:	4694      	mov	ip, r2
  40740a:	930a      	str	r3, [sp, #40]	; 0x28
  40740c:	9305      	str	r3, [sp, #20]
  40740e:	9b02      	ldr	r3, [sp, #8]
  407410:	461c      	mov	r4, r3
  407412:	f813 2b01 	ldrb.w	r2, [r3], #1
  407416:	b91a      	cbnz	r2, 407420 <_svfiprintf_r+0x5e>
  407418:	9802      	ldr	r0, [sp, #8]
  40741a:	1a25      	subs	r5, r4, r0
  40741c:	d103      	bne.n	407426 <_svfiprintf_r+0x64>
  40741e:	e01d      	b.n	40745c <_svfiprintf_r+0x9a>
  407420:	2a25      	cmp	r2, #37	; 0x25
  407422:	d1f5      	bne.n	407410 <_svfiprintf_r+0x4e>
  407424:	e7f8      	b.n	407418 <_svfiprintf_r+0x56>
  407426:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407428:	9902      	ldr	r1, [sp, #8]
  40742a:	442b      	add	r3, r5
  40742c:	9311      	str	r3, [sp, #68]	; 0x44
  40742e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407430:	e88c 0022 	stmia.w	ip, {r1, r5}
  407434:	3301      	adds	r3, #1
  407436:	2b07      	cmp	r3, #7
  407438:	9310      	str	r3, [sp, #64]	; 0x40
  40743a:	dc02      	bgt.n	407442 <_svfiprintf_r+0x80>
  40743c:	f10c 0c08 	add.w	ip, ip, #8
  407440:	e009      	b.n	407456 <_svfiprintf_r+0x94>
  407442:	4658      	mov	r0, fp
  407444:	4641      	mov	r1, r8
  407446:	aa0f      	add	r2, sp, #60	; 0x3c
  407448:	f7ff ff42 	bl	4072d0 <__ssprint_r>
  40744c:	2800      	cmp	r0, #0
  40744e:	f040 83a0 	bne.w	407b92 <_svfiprintf_r+0x7d0>
  407452:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407456:	9a05      	ldr	r2, [sp, #20]
  407458:	442a      	add	r2, r5
  40745a:	9205      	str	r2, [sp, #20]
  40745c:	7823      	ldrb	r3, [r4, #0]
  40745e:	2b00      	cmp	r3, #0
  407460:	f000 8390 	beq.w	407b84 <_svfiprintf_r+0x7c2>
  407464:	2200      	movs	r2, #0
  407466:	3401      	adds	r4, #1
  407468:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40746c:	f04f 3aff 	mov.w	sl, #4294967295
  407470:	9204      	str	r2, [sp, #16]
  407472:	4617      	mov	r7, r2
  407474:	1c65      	adds	r5, r4, #1
  407476:	7823      	ldrb	r3, [r4, #0]
  407478:	9502      	str	r5, [sp, #8]
  40747a:	2b58      	cmp	r3, #88	; 0x58
  40747c:	d064      	beq.n	407548 <_svfiprintf_r+0x186>
  40747e:	dc2d      	bgt.n	4074dc <_svfiprintf_r+0x11a>
  407480:	2b2e      	cmp	r3, #46	; 0x2e
  407482:	d076      	beq.n	407572 <_svfiprintf_r+0x1b0>
  407484:	dc12      	bgt.n	4074ac <_svfiprintf_r+0xea>
  407486:	2b2a      	cmp	r3, #42	; 0x2a
  407488:	d066      	beq.n	407558 <_svfiprintf_r+0x196>
  40748a:	dc08      	bgt.n	40749e <_svfiprintf_r+0xdc>
  40748c:	2b20      	cmp	r3, #32
  40748e:	d05f      	beq.n	407550 <_svfiprintf_r+0x18e>
  407490:	2b23      	cmp	r3, #35	; 0x23
  407492:	f040 8201 	bne.w	407898 <_svfiprintf_r+0x4d6>
  407496:	f047 0701 	orr.w	r7, r7, #1
  40749a:	9c02      	ldr	r4, [sp, #8]
  40749c:	e7ea      	b.n	407474 <_svfiprintf_r+0xb2>
  40749e:	2b2b      	cmp	r3, #43	; 0x2b
  4074a0:	d101      	bne.n	4074a6 <_svfiprintf_r+0xe4>
  4074a2:	461a      	mov	r2, r3
  4074a4:	e7f9      	b.n	40749a <_svfiprintf_r+0xd8>
  4074a6:	2b2d      	cmp	r3, #45	; 0x2d
  4074a8:	d060      	beq.n	40756c <_svfiprintf_r+0x1aa>
  4074aa:	e1f5      	b.n	407898 <_svfiprintf_r+0x4d6>
  4074ac:	2b39      	cmp	r3, #57	; 0x39
  4074ae:	dc07      	bgt.n	4074c0 <_svfiprintf_r+0xfe>
  4074b0:	2b31      	cmp	r3, #49	; 0x31
  4074b2:	da7f      	bge.n	4075b4 <_svfiprintf_r+0x1f2>
  4074b4:	2b30      	cmp	r3, #48	; 0x30
  4074b6:	f040 81ef 	bne.w	407898 <_svfiprintf_r+0x4d6>
  4074ba:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  4074be:	e7ec      	b.n	40749a <_svfiprintf_r+0xd8>
  4074c0:	2b4f      	cmp	r3, #79	; 0x4f
  4074c2:	f000 80e0 	beq.w	407686 <_svfiprintf_r+0x2c4>
  4074c6:	2b55      	cmp	r3, #85	; 0x55
  4074c8:	f000 8120 	beq.w	40770c <_svfiprintf_r+0x34a>
  4074cc:	2b44      	cmp	r3, #68	; 0x44
  4074ce:	f040 81e3 	bne.w	407898 <_svfiprintf_r+0x4d6>
  4074d2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4074d6:	f047 0710 	orr.w	r7, r7, #16
  4074da:	e094      	b.n	407606 <_svfiprintf_r+0x244>
  4074dc:	2b6e      	cmp	r3, #110	; 0x6e
  4074de:	f000 80b6 	beq.w	40764e <_svfiprintf_r+0x28c>
  4074e2:	dc0d      	bgt.n	407500 <_svfiprintf_r+0x13e>
  4074e4:	2b68      	cmp	r3, #104	; 0x68
  4074e6:	d076      	beq.n	4075d6 <_svfiprintf_r+0x214>
  4074e8:	dc05      	bgt.n	4074f6 <_svfiprintf_r+0x134>
  4074ea:	2b63      	cmp	r3, #99	; 0x63
  4074ec:	f000 8083 	beq.w	4075f6 <_svfiprintf_r+0x234>
  4074f0:	2b64      	cmp	r3, #100	; 0x64
  4074f2:	d026      	beq.n	407542 <_svfiprintf_r+0x180>
  4074f4:	e1d0      	b.n	407898 <_svfiprintf_r+0x4d6>
  4074f6:	2b69      	cmp	r3, #105	; 0x69
  4074f8:	d023      	beq.n	407542 <_svfiprintf_r+0x180>
  4074fa:	2b6c      	cmp	r3, #108	; 0x6c
  4074fc:	d06e      	beq.n	4075dc <_svfiprintf_r+0x21a>
  4074fe:	e1cb      	b.n	407898 <_svfiprintf_r+0x4d6>
  407500:	2b71      	cmp	r3, #113	; 0x71
  407502:	d075      	beq.n	4075f0 <_svfiprintf_r+0x22e>
  407504:	dc13      	bgt.n	40752e <_svfiprintf_r+0x16c>
  407506:	2b6f      	cmp	r3, #111	; 0x6f
  407508:	f000 80bf 	beq.w	40768a <_svfiprintf_r+0x2c8>
  40750c:	2b70      	cmp	r3, #112	; 0x70
  40750e:	f040 81c3 	bne.w	407898 <_svfiprintf_r+0x4d6>
  407512:	2330      	movs	r3, #48	; 0x30
  407514:	48a0      	ldr	r0, [pc, #640]	; (407798 <_svfiprintf_r+0x3d6>)
  407516:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  40751a:	2378      	movs	r3, #120	; 0x78
  40751c:	6834      	ldr	r4, [r6, #0]
  40751e:	2500      	movs	r5, #0
  407520:	f047 0702 	orr.w	r7, r7, #2
  407524:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  407528:	3604      	adds	r6, #4
  40752a:	900a      	str	r0, [sp, #40]	; 0x28
  40752c:	e12e      	b.n	40778c <_svfiprintf_r+0x3ca>
  40752e:	2b75      	cmp	r3, #117	; 0x75
  407530:	f000 80ee 	beq.w	407710 <_svfiprintf_r+0x34e>
  407534:	2b78      	cmp	r3, #120	; 0x78
  407536:	f000 8103 	beq.w	407740 <_svfiprintf_r+0x37e>
  40753a:	2b73      	cmp	r3, #115	; 0x73
  40753c:	f040 81ac 	bne.w	407898 <_svfiprintf_r+0x4d6>
  407540:	e0bf      	b.n	4076c2 <_svfiprintf_r+0x300>
  407542:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407546:	e05e      	b.n	407606 <_svfiprintf_r+0x244>
  407548:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40754c:	4c93      	ldr	r4, [pc, #588]	; (40779c <_svfiprintf_r+0x3da>)
  40754e:	e0fa      	b.n	407746 <_svfiprintf_r+0x384>
  407550:	2a00      	cmp	r2, #0
  407552:	bf08      	it	eq
  407554:	2220      	moveq	r2, #32
  407556:	e7a0      	b.n	40749a <_svfiprintf_r+0xd8>
  407558:	1d33      	adds	r3, r6, #4
  40755a:	6836      	ldr	r6, [r6, #0]
  40755c:	2e00      	cmp	r6, #0
  40755e:	9604      	str	r6, [sp, #16]
  407560:	db01      	blt.n	407566 <_svfiprintf_r+0x1a4>
  407562:	461e      	mov	r6, r3
  407564:	e799      	b.n	40749a <_svfiprintf_r+0xd8>
  407566:	4275      	negs	r5, r6
  407568:	9504      	str	r5, [sp, #16]
  40756a:	461e      	mov	r6, r3
  40756c:	f047 0704 	orr.w	r7, r7, #4
  407570:	e793      	b.n	40749a <_svfiprintf_r+0xd8>
  407572:	9c02      	ldr	r4, [sp, #8]
  407574:	7823      	ldrb	r3, [r4, #0]
  407576:	1c61      	adds	r1, r4, #1
  407578:	2b2a      	cmp	r3, #42	; 0x2a
  40757a:	d002      	beq.n	407582 <_svfiprintf_r+0x1c0>
  40757c:	f04f 0a00 	mov.w	sl, #0
  407580:	e00a      	b.n	407598 <_svfiprintf_r+0x1d6>
  407582:	f8d6 a000 	ldr.w	sl, [r6]
  407586:	1d33      	adds	r3, r6, #4
  407588:	f1ba 0f00 	cmp.w	sl, #0
  40758c:	461e      	mov	r6, r3
  40758e:	9102      	str	r1, [sp, #8]
  407590:	da83      	bge.n	40749a <_svfiprintf_r+0xd8>
  407592:	f04f 3aff 	mov.w	sl, #4294967295
  407596:	e780      	b.n	40749a <_svfiprintf_r+0xd8>
  407598:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40759c:	2809      	cmp	r0, #9
  40759e:	d805      	bhi.n	4075ac <_svfiprintf_r+0x1ea>
  4075a0:	230a      	movs	r3, #10
  4075a2:	fb03 0a0a 	mla	sl, r3, sl, r0
  4075a6:	f811 3b01 	ldrb.w	r3, [r1], #1
  4075aa:	e7f5      	b.n	407598 <_svfiprintf_r+0x1d6>
  4075ac:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  4075b0:	9102      	str	r1, [sp, #8]
  4075b2:	e762      	b.n	40747a <_svfiprintf_r+0xb8>
  4075b4:	2500      	movs	r5, #0
  4075b6:	9504      	str	r5, [sp, #16]
  4075b8:	9c04      	ldr	r4, [sp, #16]
  4075ba:	3b30      	subs	r3, #48	; 0x30
  4075bc:	210a      	movs	r1, #10
  4075be:	fb01 3404 	mla	r4, r1, r4, r3
  4075c2:	9902      	ldr	r1, [sp, #8]
  4075c4:	9404      	str	r4, [sp, #16]
  4075c6:	f811 3b01 	ldrb.w	r3, [r1], #1
  4075ca:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4075ce:	2809      	cmp	r0, #9
  4075d0:	d8ee      	bhi.n	4075b0 <_svfiprintf_r+0x1ee>
  4075d2:	9102      	str	r1, [sp, #8]
  4075d4:	e7f0      	b.n	4075b8 <_svfiprintf_r+0x1f6>
  4075d6:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  4075da:	e75e      	b.n	40749a <_svfiprintf_r+0xd8>
  4075dc:	9d02      	ldr	r5, [sp, #8]
  4075de:	782b      	ldrb	r3, [r5, #0]
  4075e0:	2b6c      	cmp	r3, #108	; 0x6c
  4075e2:	d102      	bne.n	4075ea <_svfiprintf_r+0x228>
  4075e4:	3501      	adds	r5, #1
  4075e6:	9502      	str	r5, [sp, #8]
  4075e8:	e002      	b.n	4075f0 <_svfiprintf_r+0x22e>
  4075ea:	f047 0710 	orr.w	r7, r7, #16
  4075ee:	e754      	b.n	40749a <_svfiprintf_r+0xd8>
  4075f0:	f047 0720 	orr.w	r7, r7, #32
  4075f4:	e751      	b.n	40749a <_svfiprintf_r+0xd8>
  4075f6:	6833      	ldr	r3, [r6, #0]
  4075f8:	2500      	movs	r5, #0
  4075fa:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  4075fe:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  407602:	3604      	adds	r6, #4
  407604:	e152      	b.n	4078ac <_svfiprintf_r+0x4ea>
  407606:	06ba      	lsls	r2, r7, #26
  407608:	d507      	bpl.n	40761a <_svfiprintf_r+0x258>
  40760a:	3607      	adds	r6, #7
  40760c:	f026 0307 	bic.w	r3, r6, #7
  407610:	f103 0608 	add.w	r6, r3, #8
  407614:	e9d3 4500 	ldrd	r4, r5, [r3]
  407618:	e00d      	b.n	407636 <_svfiprintf_r+0x274>
  40761a:	f017 0f10 	tst.w	r7, #16
  40761e:	f106 0304 	add.w	r3, r6, #4
  407622:	d001      	beq.n	407628 <_svfiprintf_r+0x266>
  407624:	6834      	ldr	r4, [r6, #0]
  407626:	e004      	b.n	407632 <_svfiprintf_r+0x270>
  407628:	6834      	ldr	r4, [r6, #0]
  40762a:	f017 0f40 	tst.w	r7, #64	; 0x40
  40762e:	bf18      	it	ne
  407630:	b224      	sxthne	r4, r4
  407632:	17e5      	asrs	r5, r4, #31
  407634:	461e      	mov	r6, r3
  407636:	2c00      	cmp	r4, #0
  407638:	f175 0000 	sbcs.w	r0, r5, #0
  40763c:	f280 80b0 	bge.w	4077a0 <_svfiprintf_r+0x3de>
  407640:	232d      	movs	r3, #45	; 0x2d
  407642:	4264      	negs	r4, r4
  407644:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  407648:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40764c:	e0a8      	b.n	4077a0 <_svfiprintf_r+0x3de>
  40764e:	f017 0f20 	tst.w	r7, #32
  407652:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407656:	f106 0104 	add.w	r1, r6, #4
  40765a:	d007      	beq.n	40766c <_svfiprintf_r+0x2aa>
  40765c:	9c05      	ldr	r4, [sp, #20]
  40765e:	6830      	ldr	r0, [r6, #0]
  407660:	17e5      	asrs	r5, r4, #31
  407662:	4622      	mov	r2, r4
  407664:	462b      	mov	r3, r5
  407666:	e9c0 2300 	strd	r2, r3, [r0]
  40766a:	e00a      	b.n	407682 <_svfiprintf_r+0x2c0>
  40766c:	06fb      	lsls	r3, r7, #27
  40766e:	d405      	bmi.n	40767c <_svfiprintf_r+0x2ba>
  407670:	067f      	lsls	r7, r7, #25
  407672:	d503      	bpl.n	40767c <_svfiprintf_r+0x2ba>
  407674:	6833      	ldr	r3, [r6, #0]
  407676:	9c05      	ldr	r4, [sp, #20]
  407678:	801c      	strh	r4, [r3, #0]
  40767a:	e002      	b.n	407682 <_svfiprintf_r+0x2c0>
  40767c:	6833      	ldr	r3, [r6, #0]
  40767e:	9d05      	ldr	r5, [sp, #20]
  407680:	601d      	str	r5, [r3, #0]
  407682:	460e      	mov	r6, r1
  407684:	e6c3      	b.n	40740e <_svfiprintf_r+0x4c>
  407686:	f047 0710 	orr.w	r7, r7, #16
  40768a:	f017 0320 	ands.w	r3, r7, #32
  40768e:	d008      	beq.n	4076a2 <_svfiprintf_r+0x2e0>
  407690:	3607      	adds	r6, #7
  407692:	f026 0307 	bic.w	r3, r6, #7
  407696:	f103 0608 	add.w	r6, r3, #8
  40769a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40769e:	2300      	movs	r3, #0
  4076a0:	e075      	b.n	40778e <_svfiprintf_r+0x3cc>
  4076a2:	f017 0110 	ands.w	r1, r7, #16
  4076a6:	f106 0204 	add.w	r2, r6, #4
  4076aa:	d106      	bne.n	4076ba <_svfiprintf_r+0x2f8>
  4076ac:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  4076b0:	d003      	beq.n	4076ba <_svfiprintf_r+0x2f8>
  4076b2:	8834      	ldrh	r4, [r6, #0]
  4076b4:	2500      	movs	r5, #0
  4076b6:	4616      	mov	r6, r2
  4076b8:	e7f1      	b.n	40769e <_svfiprintf_r+0x2dc>
  4076ba:	6834      	ldr	r4, [r6, #0]
  4076bc:	2500      	movs	r5, #0
  4076be:	4616      	mov	r6, r2
  4076c0:	e065      	b.n	40778e <_svfiprintf_r+0x3cc>
  4076c2:	f8d6 9000 	ldr.w	r9, [r6]
  4076c6:	2300      	movs	r3, #0
  4076c8:	459a      	cmp	sl, r3
  4076ca:	f106 0604 	add.w	r6, r6, #4
  4076ce:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4076d2:	4648      	mov	r0, r9
  4076d4:	db11      	blt.n	4076fa <_svfiprintf_r+0x338>
  4076d6:	4619      	mov	r1, r3
  4076d8:	4652      	mov	r2, sl
  4076da:	f8cd c004 	str.w	ip, [sp, #4]
  4076de:	f7fe ffa5 	bl	40662c <memchr>
  4076e2:	f8dd c004 	ldr.w	ip, [sp, #4]
  4076e6:	2800      	cmp	r0, #0
  4076e8:	f000 80e5 	beq.w	4078b6 <_svfiprintf_r+0x4f4>
  4076ec:	ebc9 0000 	rsb	r0, r9, r0
  4076f0:	4550      	cmp	r0, sl
  4076f2:	bfb8      	it	lt
  4076f4:	4682      	movlt	sl, r0
  4076f6:	2500      	movs	r5, #0
  4076f8:	e0de      	b.n	4078b8 <_svfiprintf_r+0x4f6>
  4076fa:	f8cd c004 	str.w	ip, [sp, #4]
  4076fe:	f7ff fdde 	bl	4072be <strlen>
  407702:	2500      	movs	r5, #0
  407704:	4682      	mov	sl, r0
  407706:	f8dd c004 	ldr.w	ip, [sp, #4]
  40770a:	e0d5      	b.n	4078b8 <_svfiprintf_r+0x4f6>
  40770c:	f047 0710 	orr.w	r7, r7, #16
  407710:	06bd      	lsls	r5, r7, #26
  407712:	d507      	bpl.n	407724 <_svfiprintf_r+0x362>
  407714:	3607      	adds	r6, #7
  407716:	f026 0307 	bic.w	r3, r6, #7
  40771a:	f103 0608 	add.w	r6, r3, #8
  40771e:	e9d3 4500 	ldrd	r4, r5, [r3]
  407722:	e00b      	b.n	40773c <_svfiprintf_r+0x37a>
  407724:	f017 0f10 	tst.w	r7, #16
  407728:	f106 0304 	add.w	r3, r6, #4
  40772c:	d103      	bne.n	407736 <_svfiprintf_r+0x374>
  40772e:	067c      	lsls	r4, r7, #25
  407730:	d501      	bpl.n	407736 <_svfiprintf_r+0x374>
  407732:	8834      	ldrh	r4, [r6, #0]
  407734:	e000      	b.n	407738 <_svfiprintf_r+0x376>
  407736:	6834      	ldr	r4, [r6, #0]
  407738:	2500      	movs	r5, #0
  40773a:	461e      	mov	r6, r3
  40773c:	2301      	movs	r3, #1
  40773e:	e026      	b.n	40778e <_svfiprintf_r+0x3cc>
  407740:	4c15      	ldr	r4, [pc, #84]	; (407798 <_svfiprintf_r+0x3d6>)
  407742:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407746:	06b8      	lsls	r0, r7, #26
  407748:	940a      	str	r4, [sp, #40]	; 0x28
  40774a:	d507      	bpl.n	40775c <_svfiprintf_r+0x39a>
  40774c:	3607      	adds	r6, #7
  40774e:	f026 0207 	bic.w	r2, r6, #7
  407752:	f102 0608 	add.w	r6, r2, #8
  407756:	e9d2 4500 	ldrd	r4, r5, [r2]
  40775a:	e00b      	b.n	407774 <_svfiprintf_r+0x3b2>
  40775c:	f017 0f10 	tst.w	r7, #16
  407760:	f106 0204 	add.w	r2, r6, #4
  407764:	d103      	bne.n	40776e <_svfiprintf_r+0x3ac>
  407766:	0679      	lsls	r1, r7, #25
  407768:	d501      	bpl.n	40776e <_svfiprintf_r+0x3ac>
  40776a:	8834      	ldrh	r4, [r6, #0]
  40776c:	e000      	b.n	407770 <_svfiprintf_r+0x3ae>
  40776e:	6834      	ldr	r4, [r6, #0]
  407770:	2500      	movs	r5, #0
  407772:	4616      	mov	r6, r2
  407774:	07fa      	lsls	r2, r7, #31
  407776:	d509      	bpl.n	40778c <_svfiprintf_r+0x3ca>
  407778:	ea54 0005 	orrs.w	r0, r4, r5
  40777c:	d006      	beq.n	40778c <_svfiprintf_r+0x3ca>
  40777e:	2230      	movs	r2, #48	; 0x30
  407780:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  407784:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  407788:	f047 0702 	orr.w	r7, r7, #2
  40778c:	2302      	movs	r3, #2
  40778e:	2200      	movs	r2, #0
  407790:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407794:	e005      	b.n	4077a2 <_svfiprintf_r+0x3e0>
  407796:	bf00      	nop
  407798:	00408edf 	.word	0x00408edf
  40779c:	00408ece 	.word	0x00408ece
  4077a0:	2301      	movs	r3, #1
  4077a2:	f1ba 0f00 	cmp.w	sl, #0
  4077a6:	bfa8      	it	ge
  4077a8:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  4077ac:	ea54 0105 	orrs.w	r1, r4, r5
  4077b0:	d102      	bne.n	4077b8 <_svfiprintf_r+0x3f6>
  4077b2:	f1ba 0f00 	cmp.w	sl, #0
  4077b6:	d05e      	beq.n	407876 <_svfiprintf_r+0x4b4>
  4077b8:	2b01      	cmp	r3, #1
  4077ba:	d01f      	beq.n	4077fc <_svfiprintf_r+0x43a>
  4077bc:	2b02      	cmp	r3, #2
  4077be:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  4077c2:	d045      	beq.n	407850 <_svfiprintf_r+0x48e>
  4077c4:	08e0      	lsrs	r0, r4, #3
  4077c6:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  4077ca:	08e8      	lsrs	r0, r5, #3
  4077cc:	f004 0207 	and.w	r2, r4, #7
  4077d0:	9106      	str	r1, [sp, #24]
  4077d2:	9007      	str	r0, [sp, #28]
  4077d4:	3230      	adds	r2, #48	; 0x30
  4077d6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  4077da:	ea54 0105 	orrs.w	r1, r4, r5
  4077de:	4699      	mov	r9, r3
  4077e0:	701a      	strb	r2, [r3, #0]
  4077e2:	f103 33ff 	add.w	r3, r3, #4294967295
  4077e6:	d1ed      	bne.n	4077c4 <_svfiprintf_r+0x402>
  4077e8:	07f8      	lsls	r0, r7, #31
  4077ea:	4649      	mov	r1, r9
  4077ec:	d54e      	bpl.n	40788c <_svfiprintf_r+0x4ca>
  4077ee:	2a30      	cmp	r2, #48	; 0x30
  4077f0:	d04c      	beq.n	40788c <_svfiprintf_r+0x4ca>
  4077f2:	4699      	mov	r9, r3
  4077f4:	2330      	movs	r3, #48	; 0x30
  4077f6:	f801 3c01 	strb.w	r3, [r1, #-1]
  4077fa:	e047      	b.n	40788c <_svfiprintf_r+0x4ca>
  4077fc:	2d00      	cmp	r5, #0
  4077fe:	bf08      	it	eq
  407800:	2c0a      	cmpeq	r4, #10
  407802:	d205      	bcs.n	407810 <_svfiprintf_r+0x44e>
  407804:	3430      	adds	r4, #48	; 0x30
  407806:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40780a:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  40780e:	e03d      	b.n	40788c <_svfiprintf_r+0x4ca>
  407810:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  407814:	9203      	str	r2, [sp, #12]
  407816:	4620      	mov	r0, r4
  407818:	4629      	mov	r1, r5
  40781a:	220a      	movs	r2, #10
  40781c:	2300      	movs	r3, #0
  40781e:	f8cd c004 	str.w	ip, [sp, #4]
  407822:	f000 fc43 	bl	4080ac <__aeabi_uldivmod>
  407826:	9b03      	ldr	r3, [sp, #12]
  407828:	3230      	adds	r2, #48	; 0x30
  40782a:	f803 2901 	strb.w	r2, [r3], #-1
  40782e:	4620      	mov	r0, r4
  407830:	4629      	mov	r1, r5
  407832:	f8dd 900c 	ldr.w	r9, [sp, #12]
  407836:	220a      	movs	r2, #10
  407838:	9303      	str	r3, [sp, #12]
  40783a:	2300      	movs	r3, #0
  40783c:	f000 fc36 	bl	4080ac <__aeabi_uldivmod>
  407840:	4604      	mov	r4, r0
  407842:	460d      	mov	r5, r1
  407844:	ea54 0005 	orrs.w	r0, r4, r5
  407848:	f8dd c004 	ldr.w	ip, [sp, #4]
  40784c:	d1e3      	bne.n	407816 <_svfiprintf_r+0x454>
  40784e:	e01d      	b.n	40788c <_svfiprintf_r+0x4ca>
  407850:	990a      	ldr	r1, [sp, #40]	; 0x28
  407852:	f004 020f 	and.w	r2, r4, #15
  407856:	5c8a      	ldrb	r2, [r1, r2]
  407858:	4699      	mov	r9, r3
  40785a:	f803 2901 	strb.w	r2, [r3], #-1
  40785e:	0922      	lsrs	r2, r4, #4
  407860:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  407864:	0929      	lsrs	r1, r5, #4
  407866:	9008      	str	r0, [sp, #32]
  407868:	9109      	str	r1, [sp, #36]	; 0x24
  40786a:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  40786e:	ea54 0205 	orrs.w	r2, r4, r5
  407872:	d1ed      	bne.n	407850 <_svfiprintf_r+0x48e>
  407874:	e00a      	b.n	40788c <_svfiprintf_r+0x4ca>
  407876:	b93b      	cbnz	r3, 407888 <_svfiprintf_r+0x4c6>
  407878:	07f9      	lsls	r1, r7, #31
  40787a:	d505      	bpl.n	407888 <_svfiprintf_r+0x4c6>
  40787c:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  407880:	2330      	movs	r3, #48	; 0x30
  407882:	f809 3d41 	strb.w	r3, [r9, #-65]!
  407886:	e001      	b.n	40788c <_svfiprintf_r+0x4ca>
  407888:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  40788c:	4655      	mov	r5, sl
  40788e:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  407892:	ebc9 0a0a 	rsb	sl, r9, sl
  407896:	e00f      	b.n	4078b8 <_svfiprintf_r+0x4f6>
  407898:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40789c:	2b00      	cmp	r3, #0
  40789e:	f000 8171 	beq.w	407b84 <_svfiprintf_r+0x7c2>
  4078a2:	2500      	movs	r5, #0
  4078a4:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  4078a8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4078ac:	f04f 0a01 	mov.w	sl, #1
  4078b0:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  4078b4:	e000      	b.n	4078b8 <_svfiprintf_r+0x4f6>
  4078b6:	4605      	mov	r5, r0
  4078b8:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4078bc:	45aa      	cmp	sl, r5
  4078be:	bfac      	ite	ge
  4078c0:	4654      	movge	r4, sl
  4078c2:	462c      	movlt	r4, r5
  4078c4:	b103      	cbz	r3, 4078c8 <_svfiprintf_r+0x506>
  4078c6:	3401      	adds	r4, #1
  4078c8:	f017 0302 	ands.w	r3, r7, #2
  4078cc:	9303      	str	r3, [sp, #12]
  4078ce:	bf18      	it	ne
  4078d0:	3402      	addne	r4, #2
  4078d2:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  4078d6:	930b      	str	r3, [sp, #44]	; 0x2c
  4078d8:	d13b      	bne.n	407952 <_svfiprintf_r+0x590>
  4078da:	9804      	ldr	r0, [sp, #16]
  4078dc:	1b03      	subs	r3, r0, r4
  4078de:	2b00      	cmp	r3, #0
  4078e0:	dd37      	ble.n	407952 <_svfiprintf_r+0x590>
  4078e2:	4aa6      	ldr	r2, [pc, #664]	; (407b7c <_svfiprintf_r+0x7ba>)
  4078e4:	2b10      	cmp	r3, #16
  4078e6:	f8cc 2000 	str.w	r2, [ip]
  4078ea:	dd1b      	ble.n	407924 <_svfiprintf_r+0x562>
  4078ec:	2210      	movs	r2, #16
  4078ee:	f8cc 2004 	str.w	r2, [ip, #4]
  4078f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4078f4:	3210      	adds	r2, #16
  4078f6:	9211      	str	r2, [sp, #68]	; 0x44
  4078f8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4078fa:	3201      	adds	r2, #1
  4078fc:	2a07      	cmp	r2, #7
  4078fe:	9210      	str	r2, [sp, #64]	; 0x40
  407900:	dc02      	bgt.n	407908 <_svfiprintf_r+0x546>
  407902:	f10c 0c08 	add.w	ip, ip, #8
  407906:	e00b      	b.n	407920 <_svfiprintf_r+0x55e>
  407908:	4658      	mov	r0, fp
  40790a:	4641      	mov	r1, r8
  40790c:	aa0f      	add	r2, sp, #60	; 0x3c
  40790e:	9301      	str	r3, [sp, #4]
  407910:	f7ff fcde 	bl	4072d0 <__ssprint_r>
  407914:	9b01      	ldr	r3, [sp, #4]
  407916:	2800      	cmp	r0, #0
  407918:	f040 813b 	bne.w	407b92 <_svfiprintf_r+0x7d0>
  40791c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407920:	3b10      	subs	r3, #16
  407922:	e7de      	b.n	4078e2 <_svfiprintf_r+0x520>
  407924:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407926:	f8cc 3004 	str.w	r3, [ip, #4]
  40792a:	4413      	add	r3, r2
  40792c:	9311      	str	r3, [sp, #68]	; 0x44
  40792e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407930:	3301      	adds	r3, #1
  407932:	2b07      	cmp	r3, #7
  407934:	9310      	str	r3, [sp, #64]	; 0x40
  407936:	dc02      	bgt.n	40793e <_svfiprintf_r+0x57c>
  407938:	f10c 0c08 	add.w	ip, ip, #8
  40793c:	e009      	b.n	407952 <_svfiprintf_r+0x590>
  40793e:	4658      	mov	r0, fp
  407940:	4641      	mov	r1, r8
  407942:	aa0f      	add	r2, sp, #60	; 0x3c
  407944:	f7ff fcc4 	bl	4072d0 <__ssprint_r>
  407948:	2800      	cmp	r0, #0
  40794a:	f040 8122 	bne.w	407b92 <_svfiprintf_r+0x7d0>
  40794e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407952:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  407956:	b1db      	cbz	r3, 407990 <_svfiprintf_r+0x5ce>
  407958:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  40795c:	f8cc 3000 	str.w	r3, [ip]
  407960:	2301      	movs	r3, #1
  407962:	f8cc 3004 	str.w	r3, [ip, #4]
  407966:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407968:	3301      	adds	r3, #1
  40796a:	9311      	str	r3, [sp, #68]	; 0x44
  40796c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40796e:	3301      	adds	r3, #1
  407970:	2b07      	cmp	r3, #7
  407972:	9310      	str	r3, [sp, #64]	; 0x40
  407974:	dc02      	bgt.n	40797c <_svfiprintf_r+0x5ba>
  407976:	f10c 0c08 	add.w	ip, ip, #8
  40797a:	e009      	b.n	407990 <_svfiprintf_r+0x5ce>
  40797c:	4658      	mov	r0, fp
  40797e:	4641      	mov	r1, r8
  407980:	aa0f      	add	r2, sp, #60	; 0x3c
  407982:	f7ff fca5 	bl	4072d0 <__ssprint_r>
  407986:	2800      	cmp	r0, #0
  407988:	f040 8103 	bne.w	407b92 <_svfiprintf_r+0x7d0>
  40798c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407990:	9b03      	ldr	r3, [sp, #12]
  407992:	b1d3      	cbz	r3, 4079ca <_svfiprintf_r+0x608>
  407994:	ab0e      	add	r3, sp, #56	; 0x38
  407996:	f8cc 3000 	str.w	r3, [ip]
  40799a:	2302      	movs	r3, #2
  40799c:	f8cc 3004 	str.w	r3, [ip, #4]
  4079a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4079a2:	3302      	adds	r3, #2
  4079a4:	9311      	str	r3, [sp, #68]	; 0x44
  4079a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4079a8:	3301      	adds	r3, #1
  4079aa:	2b07      	cmp	r3, #7
  4079ac:	9310      	str	r3, [sp, #64]	; 0x40
  4079ae:	dc02      	bgt.n	4079b6 <_svfiprintf_r+0x5f4>
  4079b0:	f10c 0c08 	add.w	ip, ip, #8
  4079b4:	e009      	b.n	4079ca <_svfiprintf_r+0x608>
  4079b6:	4658      	mov	r0, fp
  4079b8:	4641      	mov	r1, r8
  4079ba:	aa0f      	add	r2, sp, #60	; 0x3c
  4079bc:	f7ff fc88 	bl	4072d0 <__ssprint_r>
  4079c0:	2800      	cmp	r0, #0
  4079c2:	f040 80e6 	bne.w	407b92 <_svfiprintf_r+0x7d0>
  4079c6:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4079ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4079cc:	2b80      	cmp	r3, #128	; 0x80
  4079ce:	d13f      	bne.n	407a50 <_svfiprintf_r+0x68e>
  4079d0:	9b04      	ldr	r3, [sp, #16]
  4079d2:	1b1b      	subs	r3, r3, r4
  4079d4:	2b00      	cmp	r3, #0
  4079d6:	9303      	str	r3, [sp, #12]
  4079d8:	dd3a      	ble.n	407a50 <_svfiprintf_r+0x68e>
  4079da:	9b03      	ldr	r3, [sp, #12]
  4079dc:	2b10      	cmp	r3, #16
  4079de:	4b68      	ldr	r3, [pc, #416]	; (407b80 <_svfiprintf_r+0x7be>)
  4079e0:	f8cc 3000 	str.w	r3, [ip]
  4079e4:	dd1b      	ble.n	407a1e <_svfiprintf_r+0x65c>
  4079e6:	2310      	movs	r3, #16
  4079e8:	f8cc 3004 	str.w	r3, [ip, #4]
  4079ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4079ee:	3310      	adds	r3, #16
  4079f0:	9311      	str	r3, [sp, #68]	; 0x44
  4079f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4079f4:	3301      	adds	r3, #1
  4079f6:	2b07      	cmp	r3, #7
  4079f8:	9310      	str	r3, [sp, #64]	; 0x40
  4079fa:	dc02      	bgt.n	407a02 <_svfiprintf_r+0x640>
  4079fc:	f10c 0c08 	add.w	ip, ip, #8
  407a00:	e009      	b.n	407a16 <_svfiprintf_r+0x654>
  407a02:	4658      	mov	r0, fp
  407a04:	4641      	mov	r1, r8
  407a06:	aa0f      	add	r2, sp, #60	; 0x3c
  407a08:	f7ff fc62 	bl	4072d0 <__ssprint_r>
  407a0c:	2800      	cmp	r0, #0
  407a0e:	f040 80c0 	bne.w	407b92 <_svfiprintf_r+0x7d0>
  407a12:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407a16:	9b03      	ldr	r3, [sp, #12]
  407a18:	3b10      	subs	r3, #16
  407a1a:	9303      	str	r3, [sp, #12]
  407a1c:	e7dd      	b.n	4079da <_svfiprintf_r+0x618>
  407a1e:	9b03      	ldr	r3, [sp, #12]
  407a20:	9803      	ldr	r0, [sp, #12]
  407a22:	f8cc 3004 	str.w	r3, [ip, #4]
  407a26:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407a28:	4403      	add	r3, r0
  407a2a:	9311      	str	r3, [sp, #68]	; 0x44
  407a2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407a2e:	3301      	adds	r3, #1
  407a30:	2b07      	cmp	r3, #7
  407a32:	9310      	str	r3, [sp, #64]	; 0x40
  407a34:	dc02      	bgt.n	407a3c <_svfiprintf_r+0x67a>
  407a36:	f10c 0c08 	add.w	ip, ip, #8
  407a3a:	e009      	b.n	407a50 <_svfiprintf_r+0x68e>
  407a3c:	4658      	mov	r0, fp
  407a3e:	4641      	mov	r1, r8
  407a40:	aa0f      	add	r2, sp, #60	; 0x3c
  407a42:	f7ff fc45 	bl	4072d0 <__ssprint_r>
  407a46:	2800      	cmp	r0, #0
  407a48:	f040 80a3 	bne.w	407b92 <_svfiprintf_r+0x7d0>
  407a4c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407a50:	ebca 0505 	rsb	r5, sl, r5
  407a54:	2d00      	cmp	r5, #0
  407a56:	dd34      	ble.n	407ac2 <_svfiprintf_r+0x700>
  407a58:	4b49      	ldr	r3, [pc, #292]	; (407b80 <_svfiprintf_r+0x7be>)
  407a5a:	2d10      	cmp	r5, #16
  407a5c:	f8cc 3000 	str.w	r3, [ip]
  407a60:	dd19      	ble.n	407a96 <_svfiprintf_r+0x6d4>
  407a62:	2310      	movs	r3, #16
  407a64:	f8cc 3004 	str.w	r3, [ip, #4]
  407a68:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407a6a:	3310      	adds	r3, #16
  407a6c:	9311      	str	r3, [sp, #68]	; 0x44
  407a6e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407a70:	3301      	adds	r3, #1
  407a72:	2b07      	cmp	r3, #7
  407a74:	9310      	str	r3, [sp, #64]	; 0x40
  407a76:	dc02      	bgt.n	407a7e <_svfiprintf_r+0x6bc>
  407a78:	f10c 0c08 	add.w	ip, ip, #8
  407a7c:	e009      	b.n	407a92 <_svfiprintf_r+0x6d0>
  407a7e:	4658      	mov	r0, fp
  407a80:	4641      	mov	r1, r8
  407a82:	aa0f      	add	r2, sp, #60	; 0x3c
  407a84:	f7ff fc24 	bl	4072d0 <__ssprint_r>
  407a88:	2800      	cmp	r0, #0
  407a8a:	f040 8082 	bne.w	407b92 <_svfiprintf_r+0x7d0>
  407a8e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407a92:	3d10      	subs	r5, #16
  407a94:	e7e0      	b.n	407a58 <_svfiprintf_r+0x696>
  407a96:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407a98:	f8cc 5004 	str.w	r5, [ip, #4]
  407a9c:	441d      	add	r5, r3
  407a9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407aa0:	9511      	str	r5, [sp, #68]	; 0x44
  407aa2:	3301      	adds	r3, #1
  407aa4:	2b07      	cmp	r3, #7
  407aa6:	9310      	str	r3, [sp, #64]	; 0x40
  407aa8:	dc02      	bgt.n	407ab0 <_svfiprintf_r+0x6ee>
  407aaa:	f10c 0c08 	add.w	ip, ip, #8
  407aae:	e008      	b.n	407ac2 <_svfiprintf_r+0x700>
  407ab0:	4658      	mov	r0, fp
  407ab2:	4641      	mov	r1, r8
  407ab4:	aa0f      	add	r2, sp, #60	; 0x3c
  407ab6:	f7ff fc0b 	bl	4072d0 <__ssprint_r>
  407aba:	2800      	cmp	r0, #0
  407abc:	d169      	bne.n	407b92 <_svfiprintf_r+0x7d0>
  407abe:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407ac2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407ac4:	e88c 0600 	stmia.w	ip, {r9, sl}
  407ac8:	4453      	add	r3, sl
  407aca:	9311      	str	r3, [sp, #68]	; 0x44
  407acc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407ace:	3301      	adds	r3, #1
  407ad0:	2b07      	cmp	r3, #7
  407ad2:	9310      	str	r3, [sp, #64]	; 0x40
  407ad4:	dc02      	bgt.n	407adc <_svfiprintf_r+0x71a>
  407ad6:	f10c 0308 	add.w	r3, ip, #8
  407ada:	e007      	b.n	407aec <_svfiprintf_r+0x72a>
  407adc:	4658      	mov	r0, fp
  407ade:	4641      	mov	r1, r8
  407ae0:	aa0f      	add	r2, sp, #60	; 0x3c
  407ae2:	f7ff fbf5 	bl	4072d0 <__ssprint_r>
  407ae6:	2800      	cmp	r0, #0
  407ae8:	d153      	bne.n	407b92 <_svfiprintf_r+0x7d0>
  407aea:	ab1c      	add	r3, sp, #112	; 0x70
  407aec:	077a      	lsls	r2, r7, #29
  407aee:	d40a      	bmi.n	407b06 <_svfiprintf_r+0x744>
  407af0:	9d05      	ldr	r5, [sp, #20]
  407af2:	9804      	ldr	r0, [sp, #16]
  407af4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407af6:	4284      	cmp	r4, r0
  407af8:	bfac      	ite	ge
  407afa:	192d      	addge	r5, r5, r4
  407afc:	182d      	addlt	r5, r5, r0
  407afe:	9505      	str	r5, [sp, #20]
  407b00:	2b00      	cmp	r3, #0
  407b02:	d035      	beq.n	407b70 <_svfiprintf_r+0x7ae>
  407b04:	e02e      	b.n	407b64 <_svfiprintf_r+0x7a2>
  407b06:	9904      	ldr	r1, [sp, #16]
  407b08:	1b0d      	subs	r5, r1, r4
  407b0a:	2d00      	cmp	r5, #0
  407b0c:	ddf0      	ble.n	407af0 <_svfiprintf_r+0x72e>
  407b0e:	4a1b      	ldr	r2, [pc, #108]	; (407b7c <_svfiprintf_r+0x7ba>)
  407b10:	2d10      	cmp	r5, #16
  407b12:	601a      	str	r2, [r3, #0]
  407b14:	dd15      	ble.n	407b42 <_svfiprintf_r+0x780>
  407b16:	2210      	movs	r2, #16
  407b18:	605a      	str	r2, [r3, #4]
  407b1a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407b1c:	3210      	adds	r2, #16
  407b1e:	9211      	str	r2, [sp, #68]	; 0x44
  407b20:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407b22:	3201      	adds	r2, #1
  407b24:	2a07      	cmp	r2, #7
  407b26:	9210      	str	r2, [sp, #64]	; 0x40
  407b28:	dc01      	bgt.n	407b2e <_svfiprintf_r+0x76c>
  407b2a:	3308      	adds	r3, #8
  407b2c:	e007      	b.n	407b3e <_svfiprintf_r+0x77c>
  407b2e:	4658      	mov	r0, fp
  407b30:	4641      	mov	r1, r8
  407b32:	aa0f      	add	r2, sp, #60	; 0x3c
  407b34:	f7ff fbcc 	bl	4072d0 <__ssprint_r>
  407b38:	2800      	cmp	r0, #0
  407b3a:	d12a      	bne.n	407b92 <_svfiprintf_r+0x7d0>
  407b3c:	ab1c      	add	r3, sp, #112	; 0x70
  407b3e:	3d10      	subs	r5, #16
  407b40:	e7e5      	b.n	407b0e <_svfiprintf_r+0x74c>
  407b42:	605d      	str	r5, [r3, #4]
  407b44:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407b46:	441d      	add	r5, r3
  407b48:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407b4a:	9511      	str	r5, [sp, #68]	; 0x44
  407b4c:	3301      	adds	r3, #1
  407b4e:	2b07      	cmp	r3, #7
  407b50:	9310      	str	r3, [sp, #64]	; 0x40
  407b52:	ddcd      	ble.n	407af0 <_svfiprintf_r+0x72e>
  407b54:	4658      	mov	r0, fp
  407b56:	4641      	mov	r1, r8
  407b58:	aa0f      	add	r2, sp, #60	; 0x3c
  407b5a:	f7ff fbb9 	bl	4072d0 <__ssprint_r>
  407b5e:	2800      	cmp	r0, #0
  407b60:	d0c6      	beq.n	407af0 <_svfiprintf_r+0x72e>
  407b62:	e016      	b.n	407b92 <_svfiprintf_r+0x7d0>
  407b64:	4658      	mov	r0, fp
  407b66:	4641      	mov	r1, r8
  407b68:	aa0f      	add	r2, sp, #60	; 0x3c
  407b6a:	f7ff fbb1 	bl	4072d0 <__ssprint_r>
  407b6e:	b980      	cbnz	r0, 407b92 <_svfiprintf_r+0x7d0>
  407b70:	2300      	movs	r3, #0
  407b72:	9310      	str	r3, [sp, #64]	; 0x40
  407b74:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407b78:	e449      	b.n	40740e <_svfiprintf_r+0x4c>
  407b7a:	bf00      	nop
  407b7c:	00409050 	.word	0x00409050
  407b80:	00409060 	.word	0x00409060
  407b84:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407b86:	b123      	cbz	r3, 407b92 <_svfiprintf_r+0x7d0>
  407b88:	4658      	mov	r0, fp
  407b8a:	4641      	mov	r1, r8
  407b8c:	aa0f      	add	r2, sp, #60	; 0x3c
  407b8e:	f7ff fb9f 	bl	4072d0 <__ssprint_r>
  407b92:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  407b96:	9805      	ldr	r0, [sp, #20]
  407b98:	f013 0f40 	tst.w	r3, #64	; 0x40
  407b9c:	bf18      	it	ne
  407b9e:	f04f 30ff 	movne.w	r0, #4294967295
  407ba2:	b02d      	add	sp, #180	; 0xb4
  407ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407ba8 <__swbuf_r>:
  407ba8:	b570      	push	{r4, r5, r6, lr}
  407baa:	460d      	mov	r5, r1
  407bac:	4614      	mov	r4, r2
  407bae:	4606      	mov	r6, r0
  407bb0:	b118      	cbz	r0, 407bba <__swbuf_r+0x12>
  407bb2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407bb4:	b90b      	cbnz	r3, 407bba <__swbuf_r+0x12>
  407bb6:	f7fd fea3 	bl	405900 <__sinit>
  407bba:	69a3      	ldr	r3, [r4, #24]
  407bbc:	60a3      	str	r3, [r4, #8]
  407bbe:	89a3      	ldrh	r3, [r4, #12]
  407bc0:	0719      	lsls	r1, r3, #28
  407bc2:	d50d      	bpl.n	407be0 <__swbuf_r+0x38>
  407bc4:	6923      	ldr	r3, [r4, #16]
  407bc6:	b15b      	cbz	r3, 407be0 <__swbuf_r+0x38>
  407bc8:	89a3      	ldrh	r3, [r4, #12]
  407bca:	b2ed      	uxtb	r5, r5
  407bcc:	049a      	lsls	r2, r3, #18
  407bce:	d410      	bmi.n	407bf2 <__swbuf_r+0x4a>
  407bd0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  407bd4:	81a3      	strh	r3, [r4, #12]
  407bd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407bd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  407bdc:	6663      	str	r3, [r4, #100]	; 0x64
  407bde:	e008      	b.n	407bf2 <__swbuf_r+0x4a>
  407be0:	4630      	mov	r0, r6
  407be2:	4621      	mov	r1, r4
  407be4:	f7fc ff0e 	bl	404a04 <__swsetup_r>
  407be8:	2800      	cmp	r0, #0
  407bea:	d0ed      	beq.n	407bc8 <__swbuf_r+0x20>
  407bec:	f04f 30ff 	mov.w	r0, #4294967295
  407bf0:	bd70      	pop	{r4, r5, r6, pc}
  407bf2:	6923      	ldr	r3, [r4, #16]
  407bf4:	6820      	ldr	r0, [r4, #0]
  407bf6:	1ac0      	subs	r0, r0, r3
  407bf8:	6963      	ldr	r3, [r4, #20]
  407bfa:	4298      	cmp	r0, r3
  407bfc:	db05      	blt.n	407c0a <__swbuf_r+0x62>
  407bfe:	4630      	mov	r0, r6
  407c00:	4621      	mov	r1, r4
  407c02:	f7fd fe34 	bl	40586e <_fflush_r>
  407c06:	2800      	cmp	r0, #0
  407c08:	d1f0      	bne.n	407bec <__swbuf_r+0x44>
  407c0a:	68a3      	ldr	r3, [r4, #8]
  407c0c:	3001      	adds	r0, #1
  407c0e:	3b01      	subs	r3, #1
  407c10:	60a3      	str	r3, [r4, #8]
  407c12:	6823      	ldr	r3, [r4, #0]
  407c14:	1c5a      	adds	r2, r3, #1
  407c16:	6022      	str	r2, [r4, #0]
  407c18:	701d      	strb	r5, [r3, #0]
  407c1a:	6963      	ldr	r3, [r4, #20]
  407c1c:	4298      	cmp	r0, r3
  407c1e:	d004      	beq.n	407c2a <__swbuf_r+0x82>
  407c20:	89a3      	ldrh	r3, [r4, #12]
  407c22:	07db      	lsls	r3, r3, #31
  407c24:	d507      	bpl.n	407c36 <__swbuf_r+0x8e>
  407c26:	2d0a      	cmp	r5, #10
  407c28:	d105      	bne.n	407c36 <__swbuf_r+0x8e>
  407c2a:	4630      	mov	r0, r6
  407c2c:	4621      	mov	r1, r4
  407c2e:	f7fd fe1e 	bl	40586e <_fflush_r>
  407c32:	2800      	cmp	r0, #0
  407c34:	d1da      	bne.n	407bec <__swbuf_r+0x44>
  407c36:	4628      	mov	r0, r5
  407c38:	bd70      	pop	{r4, r5, r6, pc}

00407c3a <__swbuf>:
  407c3a:	460a      	mov	r2, r1
  407c3c:	4902      	ldr	r1, [pc, #8]	; (407c48 <__swbuf+0xe>)
  407c3e:	4603      	mov	r3, r0
  407c40:	6808      	ldr	r0, [r1, #0]
  407c42:	4619      	mov	r1, r3
  407c44:	f7ff bfb0 	b.w	407ba8 <__swbuf_r>
  407c48:	200000e8 	.word	0x200000e8

00407c4c <_wcrtomb_r>:
  407c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407c50:	461d      	mov	r5, r3
  407c52:	4b10      	ldr	r3, [pc, #64]	; (407c94 <_wcrtomb_r+0x48>)
  407c54:	b086      	sub	sp, #24
  407c56:	4604      	mov	r4, r0
  407c58:	4690      	mov	r8, r2
  407c5a:	460e      	mov	r6, r1
  407c5c:	681f      	ldr	r7, [r3, #0]
  407c5e:	b939      	cbnz	r1, 407c70 <_wcrtomb_r+0x24>
  407c60:	f7fe fa46 	bl	4060f0 <__locale_charset>
  407c64:	9500      	str	r5, [sp, #0]
  407c66:	4603      	mov	r3, r0
  407c68:	a903      	add	r1, sp, #12
  407c6a:	4620      	mov	r0, r4
  407c6c:	4632      	mov	r2, r6
  407c6e:	e006      	b.n	407c7e <_wcrtomb_r+0x32>
  407c70:	f7fe fa3e 	bl	4060f0 <__locale_charset>
  407c74:	9500      	str	r5, [sp, #0]
  407c76:	4603      	mov	r3, r0
  407c78:	4631      	mov	r1, r6
  407c7a:	4620      	mov	r0, r4
  407c7c:	4642      	mov	r2, r8
  407c7e:	47b8      	blx	r7
  407c80:	1c43      	adds	r3, r0, #1
  407c82:	d103      	bne.n	407c8c <_wcrtomb_r+0x40>
  407c84:	2300      	movs	r3, #0
  407c86:	602b      	str	r3, [r5, #0]
  407c88:	238a      	movs	r3, #138	; 0x8a
  407c8a:	6023      	str	r3, [r4, #0]
  407c8c:	b006      	add	sp, #24
  407c8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407c92:	bf00      	nop
  407c94:	200009a4 	.word	0x200009a4

00407c98 <wcrtomb>:
  407c98:	b530      	push	{r4, r5, lr}
  407c9a:	4613      	mov	r3, r2
  407c9c:	4a04      	ldr	r2, [pc, #16]	; (407cb0 <wcrtomb+0x18>)
  407c9e:	4605      	mov	r5, r0
  407ca0:	460c      	mov	r4, r1
  407ca2:	6810      	ldr	r0, [r2, #0]
  407ca4:	4629      	mov	r1, r5
  407ca6:	4622      	mov	r2, r4
  407ca8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  407cac:	f7ff bfce 	b.w	407c4c <_wcrtomb_r>
  407cb0:	200000e8 	.word	0x200000e8

00407cb4 <__ascii_wctomb>:
  407cb4:	b149      	cbz	r1, 407cca <__ascii_wctomb+0x16>
  407cb6:	2aff      	cmp	r2, #255	; 0xff
  407cb8:	d904      	bls.n	407cc4 <__ascii_wctomb+0x10>
  407cba:	238a      	movs	r3, #138	; 0x8a
  407cbc:	6003      	str	r3, [r0, #0]
  407cbe:	f04f 30ff 	mov.w	r0, #4294967295
  407cc2:	4770      	bx	lr
  407cc4:	700a      	strb	r2, [r1, #0]
  407cc6:	2001      	movs	r0, #1
  407cc8:	4770      	bx	lr
  407cca:	4608      	mov	r0, r1
  407ccc:	4770      	bx	lr

00407cce <_wctomb_r>:
  407cce:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  407cd2:	4698      	mov	r8, r3
  407cd4:	4b08      	ldr	r3, [pc, #32]	; (407cf8 <_wctomb_r+0x2a>)
  407cd6:	4605      	mov	r5, r0
  407cd8:	681c      	ldr	r4, [r3, #0]
  407cda:	460f      	mov	r7, r1
  407cdc:	4616      	mov	r6, r2
  407cde:	f7fe fa07 	bl	4060f0 <__locale_charset>
  407ce2:	f8cd 8000 	str.w	r8, [sp]
  407ce6:	4603      	mov	r3, r0
  407ce8:	4639      	mov	r1, r7
  407cea:	4628      	mov	r0, r5
  407cec:	4632      	mov	r2, r6
  407cee:	47a0      	blx	r4
  407cf0:	b002      	add	sp, #8
  407cf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407cf6:	bf00      	nop
  407cf8:	200009a4 	.word	0x200009a4

00407cfc <_write_r>:
  407cfc:	b538      	push	{r3, r4, r5, lr}
  407cfe:	4c07      	ldr	r4, [pc, #28]	; (407d1c <_write_r+0x20>)
  407d00:	4605      	mov	r5, r0
  407d02:	2000      	movs	r0, #0
  407d04:	6020      	str	r0, [r4, #0]
  407d06:	4608      	mov	r0, r1
  407d08:	4611      	mov	r1, r2
  407d0a:	461a      	mov	r2, r3
  407d0c:	f7f8 ff10 	bl	400b30 <_write>
  407d10:	1c43      	adds	r3, r0, #1
  407d12:	d102      	bne.n	407d1a <_write_r+0x1e>
  407d14:	6823      	ldr	r3, [r4, #0]
  407d16:	b103      	cbz	r3, 407d1a <_write_r+0x1e>
  407d18:	602b      	str	r3, [r5, #0]
  407d1a:	bd38      	pop	{r3, r4, r5, pc}
  407d1c:	20000c94 	.word	0x20000c94

00407d20 <__register_exitproc>:
  407d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407d24:	4698      	mov	r8, r3
  407d26:	4b22      	ldr	r3, [pc, #136]	; (407db0 <__register_exitproc+0x90>)
  407d28:	4606      	mov	r6, r0
  407d2a:	681c      	ldr	r4, [r3, #0]
  407d2c:	460f      	mov	r7, r1
  407d2e:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
  407d32:	4691      	mov	r9, r2
  407d34:	b918      	cbnz	r0, 407d3e <__register_exitproc+0x1e>
  407d36:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
  407d3a:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407d3e:	6843      	ldr	r3, [r0, #4]
  407d40:	2b1f      	cmp	r3, #31
  407d42:	dd16      	ble.n	407d72 <__register_exitproc+0x52>
  407d44:	4b1b      	ldr	r3, [pc, #108]	; (407db4 <__register_exitproc+0x94>)
  407d46:	b91b      	cbnz	r3, 407d50 <__register_exitproc+0x30>
  407d48:	f04f 30ff 	mov.w	r0, #4294967295
  407d4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407d50:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407d54:	f7fe fa52 	bl	4061fc <malloc>
  407d58:	2800      	cmp	r0, #0
  407d5a:	d0f5      	beq.n	407d48 <__register_exitproc+0x28>
  407d5c:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
  407d60:	2500      	movs	r5, #0
  407d62:	6045      	str	r5, [r0, #4]
  407d64:	6001      	str	r1, [r0, #0]
  407d66:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407d6a:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
  407d6e:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
  407d72:	6844      	ldr	r4, [r0, #4]
  407d74:	b1a6      	cbz	r6, 407da0 <__register_exitproc+0x80>
  407d76:	2201      	movs	r2, #1
  407d78:	40a2      	lsls	r2, r4
  407d7a:	eb00 0584 	add.w	r5, r0, r4, lsl #2
  407d7e:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  407d82:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
  407d86:	2e02      	cmp	r6, #2
  407d88:	ea41 0102 	orr.w	r1, r1, r2
  407d8c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407d90:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
  407d94:	d104      	bne.n	407da0 <__register_exitproc+0x80>
  407d96:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
  407d9a:	431a      	orrs	r2, r3
  407d9c:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
  407da0:	1c63      	adds	r3, r4, #1
  407da2:	3402      	adds	r4, #2
  407da4:	6043      	str	r3, [r0, #4]
  407da6:	f840 7024 	str.w	r7, [r0, r4, lsl #2]
  407daa:	2000      	movs	r0, #0
  407dac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407db0:	00408e98 	.word	0x00408e98
  407db4:	004061fd 	.word	0x004061fd

00407db8 <_calloc_r>:
  407db8:	b510      	push	{r4, lr}
  407dba:	4351      	muls	r1, r2
  407dbc:	f7fe fa2e 	bl	40621c <_malloc_r>
  407dc0:	4604      	mov	r4, r0
  407dc2:	b320      	cbz	r0, 407e0e <_calloc_r+0x56>
  407dc4:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407dc8:	f022 0203 	bic.w	r2, r2, #3
  407dcc:	3a04      	subs	r2, #4
  407dce:	2a24      	cmp	r2, #36	; 0x24
  407dd0:	d81a      	bhi.n	407e08 <_calloc_r+0x50>
  407dd2:	2a13      	cmp	r2, #19
  407dd4:	d912      	bls.n	407dfc <_calloc_r+0x44>
  407dd6:	2100      	movs	r1, #0
  407dd8:	2a1b      	cmp	r2, #27
  407dda:	6001      	str	r1, [r0, #0]
  407ddc:	6041      	str	r1, [r0, #4]
  407dde:	d802      	bhi.n	407de6 <_calloc_r+0x2e>
  407de0:	f100 0308 	add.w	r3, r0, #8
  407de4:	e00b      	b.n	407dfe <_calloc_r+0x46>
  407de6:	2a24      	cmp	r2, #36	; 0x24
  407de8:	6081      	str	r1, [r0, #8]
  407dea:	60c1      	str	r1, [r0, #12]
  407dec:	bf11      	iteee	ne
  407dee:	f100 0310 	addne.w	r3, r0, #16
  407df2:	6101      	streq	r1, [r0, #16]
  407df4:	f100 0318 	addeq.w	r3, r0, #24
  407df8:	6141      	streq	r1, [r0, #20]
  407dfa:	e000      	b.n	407dfe <_calloc_r+0x46>
  407dfc:	4603      	mov	r3, r0
  407dfe:	2200      	movs	r2, #0
  407e00:	601a      	str	r2, [r3, #0]
  407e02:	605a      	str	r2, [r3, #4]
  407e04:	609a      	str	r2, [r3, #8]
  407e06:	e002      	b.n	407e0e <_calloc_r+0x56>
  407e08:	2100      	movs	r1, #0
  407e0a:	f7fb f8f9 	bl	403000 <memset>
  407e0e:	4620      	mov	r0, r4
  407e10:	bd10      	pop	{r4, pc}
	...

00407e14 <_close_r>:
  407e14:	b538      	push	{r3, r4, r5, lr}
  407e16:	4c06      	ldr	r4, [pc, #24]	; (407e30 <_close_r+0x1c>)
  407e18:	2300      	movs	r3, #0
  407e1a:	4605      	mov	r5, r0
  407e1c:	4608      	mov	r0, r1
  407e1e:	6023      	str	r3, [r4, #0]
  407e20:	f7f9 fe0c 	bl	401a3c <_close>
  407e24:	1c43      	adds	r3, r0, #1
  407e26:	d102      	bne.n	407e2e <_close_r+0x1a>
  407e28:	6823      	ldr	r3, [r4, #0]
  407e2a:	b103      	cbz	r3, 407e2e <_close_r+0x1a>
  407e2c:	602b      	str	r3, [r5, #0]
  407e2e:	bd38      	pop	{r3, r4, r5, pc}
  407e30:	20000c94 	.word	0x20000c94

00407e34 <_fclose_r>:
  407e34:	b570      	push	{r4, r5, r6, lr}
  407e36:	4605      	mov	r5, r0
  407e38:	460c      	mov	r4, r1
  407e3a:	b909      	cbnz	r1, 407e40 <_fclose_r+0xc>
  407e3c:	2000      	movs	r0, #0
  407e3e:	bd70      	pop	{r4, r5, r6, pc}
  407e40:	b118      	cbz	r0, 407e4a <_fclose_r+0x16>
  407e42:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407e44:	b90b      	cbnz	r3, 407e4a <_fclose_r+0x16>
  407e46:	f7fd fd5b 	bl	405900 <__sinit>
  407e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407e4e:	2b00      	cmp	r3, #0
  407e50:	d0f4      	beq.n	407e3c <_fclose_r+0x8>
  407e52:	4628      	mov	r0, r5
  407e54:	4621      	mov	r1, r4
  407e56:	f7fd fd0a 	bl	40586e <_fflush_r>
  407e5a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407e5c:	4606      	mov	r6, r0
  407e5e:	b133      	cbz	r3, 407e6e <_fclose_r+0x3a>
  407e60:	4628      	mov	r0, r5
  407e62:	69e1      	ldr	r1, [r4, #28]
  407e64:	4798      	blx	r3
  407e66:	2800      	cmp	r0, #0
  407e68:	bfb8      	it	lt
  407e6a:	f04f 36ff 	movlt.w	r6, #4294967295
  407e6e:	89a3      	ldrh	r3, [r4, #12]
  407e70:	061b      	lsls	r3, r3, #24
  407e72:	d503      	bpl.n	407e7c <_fclose_r+0x48>
  407e74:	4628      	mov	r0, r5
  407e76:	6921      	ldr	r1, [r4, #16]
  407e78:	f7fd fedc 	bl	405c34 <_free_r>
  407e7c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407e7e:	b141      	cbz	r1, 407e92 <_fclose_r+0x5e>
  407e80:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407e84:	4299      	cmp	r1, r3
  407e86:	d002      	beq.n	407e8e <_fclose_r+0x5a>
  407e88:	4628      	mov	r0, r5
  407e8a:	f7fd fed3 	bl	405c34 <_free_r>
  407e8e:	2300      	movs	r3, #0
  407e90:	6323      	str	r3, [r4, #48]	; 0x30
  407e92:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407e94:	b121      	cbz	r1, 407ea0 <_fclose_r+0x6c>
  407e96:	4628      	mov	r0, r5
  407e98:	f7fd fecc 	bl	405c34 <_free_r>
  407e9c:	2300      	movs	r3, #0
  407e9e:	6463      	str	r3, [r4, #68]	; 0x44
  407ea0:	f7fd fde0 	bl	405a64 <__sfp_lock_acquire>
  407ea4:	2300      	movs	r3, #0
  407ea6:	81a3      	strh	r3, [r4, #12]
  407ea8:	f7fd fddd 	bl	405a66 <__sfp_lock_release>
  407eac:	4630      	mov	r0, r6
  407eae:	bd70      	pop	{r4, r5, r6, pc}

00407eb0 <fclose>:
  407eb0:	4b02      	ldr	r3, [pc, #8]	; (407ebc <fclose+0xc>)
  407eb2:	4601      	mov	r1, r0
  407eb4:	6818      	ldr	r0, [r3, #0]
  407eb6:	f7ff bfbd 	b.w	407e34 <_fclose_r>
  407eba:	bf00      	nop
  407ebc:	200000e8 	.word	0x200000e8

00407ec0 <_fstat_r>:
  407ec0:	b538      	push	{r3, r4, r5, lr}
  407ec2:	4c07      	ldr	r4, [pc, #28]	; (407ee0 <_fstat_r+0x20>)
  407ec4:	2300      	movs	r3, #0
  407ec6:	4605      	mov	r5, r0
  407ec8:	4608      	mov	r0, r1
  407eca:	4611      	mov	r1, r2
  407ecc:	6023      	str	r3, [r4, #0]
  407ece:	f7f9 fdb9 	bl	401a44 <_fstat>
  407ed2:	1c43      	adds	r3, r0, #1
  407ed4:	d102      	bne.n	407edc <_fstat_r+0x1c>
  407ed6:	6823      	ldr	r3, [r4, #0]
  407ed8:	b103      	cbz	r3, 407edc <_fstat_r+0x1c>
  407eda:	602b      	str	r3, [r5, #0]
  407edc:	bd38      	pop	{r3, r4, r5, pc}
  407ede:	bf00      	nop
  407ee0:	20000c94 	.word	0x20000c94

00407ee4 <_isatty_r>:
  407ee4:	b538      	push	{r3, r4, r5, lr}
  407ee6:	4c06      	ldr	r4, [pc, #24]	; (407f00 <_isatty_r+0x1c>)
  407ee8:	2300      	movs	r3, #0
  407eea:	4605      	mov	r5, r0
  407eec:	4608      	mov	r0, r1
  407eee:	6023      	str	r3, [r4, #0]
  407ef0:	f7f9 fdae 	bl	401a50 <_isatty>
  407ef4:	1c43      	adds	r3, r0, #1
  407ef6:	d102      	bne.n	407efe <_isatty_r+0x1a>
  407ef8:	6823      	ldr	r3, [r4, #0]
  407efa:	b103      	cbz	r3, 407efe <_isatty_r+0x1a>
  407efc:	602b      	str	r3, [r5, #0]
  407efe:	bd38      	pop	{r3, r4, r5, pc}
  407f00:	20000c94 	.word	0x20000c94

00407f04 <_lseek_r>:
  407f04:	b538      	push	{r3, r4, r5, lr}
  407f06:	4c07      	ldr	r4, [pc, #28]	; (407f24 <_lseek_r+0x20>)
  407f08:	4605      	mov	r5, r0
  407f0a:	2000      	movs	r0, #0
  407f0c:	6020      	str	r0, [r4, #0]
  407f0e:	4608      	mov	r0, r1
  407f10:	4611      	mov	r1, r2
  407f12:	461a      	mov	r2, r3
  407f14:	f7f9 fd9e 	bl	401a54 <_lseek>
  407f18:	1c43      	adds	r3, r0, #1
  407f1a:	d102      	bne.n	407f22 <_lseek_r+0x1e>
  407f1c:	6823      	ldr	r3, [r4, #0]
  407f1e:	b103      	cbz	r3, 407f22 <_lseek_r+0x1e>
  407f20:	602b      	str	r3, [r5, #0]
  407f22:	bd38      	pop	{r3, r4, r5, pc}
  407f24:	20000c94 	.word	0x20000c94

00407f28 <_read_r>:
  407f28:	b538      	push	{r3, r4, r5, lr}
  407f2a:	4c07      	ldr	r4, [pc, #28]	; (407f48 <_read_r+0x20>)
  407f2c:	4605      	mov	r5, r0
  407f2e:	2000      	movs	r0, #0
  407f30:	6020      	str	r0, [r4, #0]
  407f32:	4608      	mov	r0, r1
  407f34:	4611      	mov	r1, r2
  407f36:	461a      	mov	r2, r3
  407f38:	f7f8 f99c 	bl	400274 <_read>
  407f3c:	1c43      	adds	r3, r0, #1
  407f3e:	d102      	bne.n	407f46 <_read_r+0x1e>
  407f40:	6823      	ldr	r3, [r4, #0]
  407f42:	b103      	cbz	r3, 407f46 <_read_r+0x1e>
  407f44:	602b      	str	r3, [r5, #0]
  407f46:	bd38      	pop	{r3, r4, r5, pc}
  407f48:	20000c94 	.word	0x20000c94

00407f4c <__gedf2>:
  407f4c:	f04f 3cff 	mov.w	ip, #4294967295
  407f50:	e006      	b.n	407f60 <__cmpdf2+0x4>
  407f52:	bf00      	nop

00407f54 <__ledf2>:
  407f54:	f04f 0c01 	mov.w	ip, #1
  407f58:	e002      	b.n	407f60 <__cmpdf2+0x4>
  407f5a:	bf00      	nop

00407f5c <__cmpdf2>:
  407f5c:	f04f 0c01 	mov.w	ip, #1
  407f60:	f84d cd04 	str.w	ip, [sp, #-4]!
  407f64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407f68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407f6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407f70:	bf18      	it	ne
  407f72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407f76:	d01b      	beq.n	407fb0 <__cmpdf2+0x54>
  407f78:	b001      	add	sp, #4
  407f7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407f7e:	bf0c      	ite	eq
  407f80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407f84:	ea91 0f03 	teqne	r1, r3
  407f88:	bf02      	ittt	eq
  407f8a:	ea90 0f02 	teqeq	r0, r2
  407f8e:	2000      	moveq	r0, #0
  407f90:	4770      	bxeq	lr
  407f92:	f110 0f00 	cmn.w	r0, #0
  407f96:	ea91 0f03 	teq	r1, r3
  407f9a:	bf58      	it	pl
  407f9c:	4299      	cmppl	r1, r3
  407f9e:	bf08      	it	eq
  407fa0:	4290      	cmpeq	r0, r2
  407fa2:	bf2c      	ite	cs
  407fa4:	17d8      	asrcs	r0, r3, #31
  407fa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407faa:	f040 0001 	orr.w	r0, r0, #1
  407fae:	4770      	bx	lr
  407fb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407fb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407fb8:	d102      	bne.n	407fc0 <__cmpdf2+0x64>
  407fba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407fbe:	d107      	bne.n	407fd0 <__cmpdf2+0x74>
  407fc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407fc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407fc8:	d1d6      	bne.n	407f78 <__cmpdf2+0x1c>
  407fca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407fce:	d0d3      	beq.n	407f78 <__cmpdf2+0x1c>
  407fd0:	f85d 0b04 	ldr.w	r0, [sp], #4
  407fd4:	4770      	bx	lr
  407fd6:	bf00      	nop

00407fd8 <__aeabi_cdrcmple>:
  407fd8:	4684      	mov	ip, r0
  407fda:	4610      	mov	r0, r2
  407fdc:	4662      	mov	r2, ip
  407fde:	468c      	mov	ip, r1
  407fe0:	4619      	mov	r1, r3
  407fe2:	4663      	mov	r3, ip
  407fe4:	e000      	b.n	407fe8 <__aeabi_cdcmpeq>
  407fe6:	bf00      	nop

00407fe8 <__aeabi_cdcmpeq>:
  407fe8:	b501      	push	{r0, lr}
  407fea:	f7ff ffb7 	bl	407f5c <__cmpdf2>
  407fee:	2800      	cmp	r0, #0
  407ff0:	bf48      	it	mi
  407ff2:	f110 0f00 	cmnmi.w	r0, #0
  407ff6:	bd01      	pop	{r0, pc}

00407ff8 <__aeabi_dcmpeq>:
  407ff8:	f84d ed08 	str.w	lr, [sp, #-8]!
  407ffc:	f7ff fff4 	bl	407fe8 <__aeabi_cdcmpeq>
  408000:	bf0c      	ite	eq
  408002:	2001      	moveq	r0, #1
  408004:	2000      	movne	r0, #0
  408006:	f85d fb08 	ldr.w	pc, [sp], #8
  40800a:	bf00      	nop

0040800c <__aeabi_dcmplt>:
  40800c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408010:	f7ff ffea 	bl	407fe8 <__aeabi_cdcmpeq>
  408014:	bf34      	ite	cc
  408016:	2001      	movcc	r0, #1
  408018:	2000      	movcs	r0, #0
  40801a:	f85d fb08 	ldr.w	pc, [sp], #8
  40801e:	bf00      	nop

00408020 <__aeabi_dcmple>:
  408020:	f84d ed08 	str.w	lr, [sp, #-8]!
  408024:	f7ff ffe0 	bl	407fe8 <__aeabi_cdcmpeq>
  408028:	bf94      	ite	ls
  40802a:	2001      	movls	r0, #1
  40802c:	2000      	movhi	r0, #0
  40802e:	f85d fb08 	ldr.w	pc, [sp], #8
  408032:	bf00      	nop

00408034 <__aeabi_dcmpge>:
  408034:	f84d ed08 	str.w	lr, [sp, #-8]!
  408038:	f7ff ffce 	bl	407fd8 <__aeabi_cdrcmple>
  40803c:	bf94      	ite	ls
  40803e:	2001      	movls	r0, #1
  408040:	2000      	movhi	r0, #0
  408042:	f85d fb08 	ldr.w	pc, [sp], #8
  408046:	bf00      	nop

00408048 <__aeabi_dcmpgt>:
  408048:	f84d ed08 	str.w	lr, [sp, #-8]!
  40804c:	f7ff ffc4 	bl	407fd8 <__aeabi_cdrcmple>
  408050:	bf34      	ite	cc
  408052:	2001      	movcc	r0, #1
  408054:	2000      	movcs	r0, #0
  408056:	f85d fb08 	ldr.w	pc, [sp], #8
  40805a:	bf00      	nop

0040805c <__aeabi_d2iz>:
  40805c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408060:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408064:	d215      	bcs.n	408092 <__aeabi_d2iz+0x36>
  408066:	d511      	bpl.n	40808c <__aeabi_d2iz+0x30>
  408068:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40806c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408070:	d912      	bls.n	408098 <__aeabi_d2iz+0x3c>
  408072:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408076:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40807a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40807e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408082:	fa23 f002 	lsr.w	r0, r3, r2
  408086:	bf18      	it	ne
  408088:	4240      	negne	r0, r0
  40808a:	4770      	bx	lr
  40808c:	f04f 0000 	mov.w	r0, #0
  408090:	4770      	bx	lr
  408092:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408096:	d105      	bne.n	4080a4 <__aeabi_d2iz+0x48>
  408098:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40809c:	bf08      	it	eq
  40809e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4080a2:	4770      	bx	lr
  4080a4:	f04f 0000 	mov.w	r0, #0
  4080a8:	4770      	bx	lr
  4080aa:	bf00      	nop

004080ac <__aeabi_uldivmod>:
  4080ac:	b94b      	cbnz	r3, 4080c2 <__aeabi_uldivmod+0x16>
  4080ae:	b942      	cbnz	r2, 4080c2 <__aeabi_uldivmod+0x16>
  4080b0:	2900      	cmp	r1, #0
  4080b2:	bf08      	it	eq
  4080b4:	2800      	cmpeq	r0, #0
  4080b6:	d002      	beq.n	4080be <__aeabi_uldivmod+0x12>
  4080b8:	f04f 31ff 	mov.w	r1, #4294967295
  4080bc:	4608      	mov	r0, r1
  4080be:	f000 b83b 	b.w	408138 <__aeabi_idiv0>
  4080c2:	b082      	sub	sp, #8
  4080c4:	46ec      	mov	ip, sp
  4080c6:	e92d 5000 	stmdb	sp!, {ip, lr}
  4080ca:	f000 f81d 	bl	408108 <__gnu_uldivmod_helper>
  4080ce:	f8dd e004 	ldr.w	lr, [sp, #4]
  4080d2:	b002      	add	sp, #8
  4080d4:	bc0c      	pop	{r2, r3}
  4080d6:	4770      	bx	lr

004080d8 <__gnu_ldivmod_helper>:
  4080d8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  4080dc:	9e08      	ldr	r6, [sp, #32]
  4080de:	4614      	mov	r4, r2
  4080e0:	461d      	mov	r5, r3
  4080e2:	4680      	mov	r8, r0
  4080e4:	4689      	mov	r9, r1
  4080e6:	f000 f829 	bl	40813c <__divdi3>
  4080ea:	fb04 f301 	mul.w	r3, r4, r1
  4080ee:	fba4 ab00 	umull	sl, fp, r4, r0
  4080f2:	fb00 3205 	mla	r2, r0, r5, r3
  4080f6:	4493      	add	fp, r2
  4080f8:	ebb8 080a 	subs.w	r8, r8, sl
  4080fc:	eb69 090b 	sbc.w	r9, r9, fp
  408100:	e9c6 8900 	strd	r8, r9, [r6]
  408104:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00408108 <__gnu_uldivmod_helper>:
  408108:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40810c:	9e08      	ldr	r6, [sp, #32]
  40810e:	4614      	mov	r4, r2
  408110:	461d      	mov	r5, r3
  408112:	4680      	mov	r8, r0
  408114:	4689      	mov	r9, r1
  408116:	f000 f961 	bl	4083dc <__udivdi3>
  40811a:	fb00 f505 	mul.w	r5, r0, r5
  40811e:	fba0 ab04 	umull	sl, fp, r0, r4
  408122:	fb04 5401 	mla	r4, r4, r1, r5
  408126:	44a3      	add	fp, r4
  408128:	ebb8 080a 	subs.w	r8, r8, sl
  40812c:	eb69 090b 	sbc.w	r9, r9, fp
  408130:	e9c6 8900 	strd	r8, r9, [r6]
  408134:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00408138 <__aeabi_idiv0>:
  408138:	4770      	bx	lr
  40813a:	bf00      	nop

0040813c <__divdi3>:
  40813c:	2900      	cmp	r1, #0
  40813e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408142:	f2c0 80a1 	blt.w	408288 <__divdi3+0x14c>
  408146:	2400      	movs	r4, #0
  408148:	2b00      	cmp	r3, #0
  40814a:	f2c0 8098 	blt.w	40827e <__divdi3+0x142>
  40814e:	4615      	mov	r5, r2
  408150:	4606      	mov	r6, r0
  408152:	460f      	mov	r7, r1
  408154:	2b00      	cmp	r3, #0
  408156:	d13f      	bne.n	4081d8 <__divdi3+0x9c>
  408158:	428a      	cmp	r2, r1
  40815a:	d958      	bls.n	40820e <__divdi3+0xd2>
  40815c:	fab2 f382 	clz	r3, r2
  408160:	b14b      	cbz	r3, 408176 <__divdi3+0x3a>
  408162:	f1c3 0220 	rsb	r2, r3, #32
  408166:	fa01 f703 	lsl.w	r7, r1, r3
  40816a:	fa20 f202 	lsr.w	r2, r0, r2
  40816e:	409d      	lsls	r5, r3
  408170:	fa00 f603 	lsl.w	r6, r0, r3
  408174:	4317      	orrs	r7, r2
  408176:	0c29      	lsrs	r1, r5, #16
  408178:	fbb7 f2f1 	udiv	r2, r7, r1
  40817c:	fb01 7712 	mls	r7, r1, r2, r7
  408180:	b2a8      	uxth	r0, r5
  408182:	fb00 f302 	mul.w	r3, r0, r2
  408186:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40818a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40818e:	42bb      	cmp	r3, r7
  408190:	d909      	bls.n	4081a6 <__divdi3+0x6a>
  408192:	197f      	adds	r7, r7, r5
  408194:	f102 3cff 	add.w	ip, r2, #4294967295
  408198:	f080 8105 	bcs.w	4083a6 <__divdi3+0x26a>
  40819c:	42bb      	cmp	r3, r7
  40819e:	f240 8102 	bls.w	4083a6 <__divdi3+0x26a>
  4081a2:	3a02      	subs	r2, #2
  4081a4:	442f      	add	r7, r5
  4081a6:	1aff      	subs	r7, r7, r3
  4081a8:	fbb7 f3f1 	udiv	r3, r7, r1
  4081ac:	fb01 7113 	mls	r1, r1, r3, r7
  4081b0:	fb00 f003 	mul.w	r0, r0, r3
  4081b4:	b2b6      	uxth	r6, r6
  4081b6:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  4081ba:	4288      	cmp	r0, r1
  4081bc:	d908      	bls.n	4081d0 <__divdi3+0x94>
  4081be:	1949      	adds	r1, r1, r5
  4081c0:	f103 37ff 	add.w	r7, r3, #4294967295
  4081c4:	f080 80f1 	bcs.w	4083aa <__divdi3+0x26e>
  4081c8:	4288      	cmp	r0, r1
  4081ca:	f240 80ee 	bls.w	4083aa <__divdi3+0x26e>
  4081ce:	3b02      	subs	r3, #2
  4081d0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4081d4:	2300      	movs	r3, #0
  4081d6:	e003      	b.n	4081e0 <__divdi3+0xa4>
  4081d8:	428b      	cmp	r3, r1
  4081da:	d90a      	bls.n	4081f2 <__divdi3+0xb6>
  4081dc:	2300      	movs	r3, #0
  4081de:	461a      	mov	r2, r3
  4081e0:	4610      	mov	r0, r2
  4081e2:	4619      	mov	r1, r3
  4081e4:	b114      	cbz	r4, 4081ec <__divdi3+0xb0>
  4081e6:	4240      	negs	r0, r0
  4081e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4081ec:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4081f0:	4770      	bx	lr
  4081f2:	fab3 f883 	clz	r8, r3
  4081f6:	f1b8 0f00 	cmp.w	r8, #0
  4081fa:	f040 8088 	bne.w	40830e <__divdi3+0x1d2>
  4081fe:	428b      	cmp	r3, r1
  408200:	d302      	bcc.n	408208 <__divdi3+0xcc>
  408202:	4282      	cmp	r2, r0
  408204:	f200 80e2 	bhi.w	4083cc <__divdi3+0x290>
  408208:	2300      	movs	r3, #0
  40820a:	2201      	movs	r2, #1
  40820c:	e7e8      	b.n	4081e0 <__divdi3+0xa4>
  40820e:	b912      	cbnz	r2, 408216 <__divdi3+0xda>
  408210:	2301      	movs	r3, #1
  408212:	fbb3 f5f2 	udiv	r5, r3, r2
  408216:	fab5 f285 	clz	r2, r5
  40821a:	2a00      	cmp	r2, #0
  40821c:	d13a      	bne.n	408294 <__divdi3+0x158>
  40821e:	1b7f      	subs	r7, r7, r5
  408220:	0c28      	lsrs	r0, r5, #16
  408222:	fa1f fc85 	uxth.w	ip, r5
  408226:	2301      	movs	r3, #1
  408228:	fbb7 f1f0 	udiv	r1, r7, r0
  40822c:	fb00 7711 	mls	r7, r0, r1, r7
  408230:	fb0c f201 	mul.w	r2, ip, r1
  408234:	ea4f 4816 	mov.w	r8, r6, lsr #16
  408238:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40823c:	42ba      	cmp	r2, r7
  40823e:	d907      	bls.n	408250 <__divdi3+0x114>
  408240:	197f      	adds	r7, r7, r5
  408242:	f101 38ff 	add.w	r8, r1, #4294967295
  408246:	d202      	bcs.n	40824e <__divdi3+0x112>
  408248:	42ba      	cmp	r2, r7
  40824a:	f200 80c4 	bhi.w	4083d6 <__divdi3+0x29a>
  40824e:	4641      	mov	r1, r8
  408250:	1abf      	subs	r7, r7, r2
  408252:	fbb7 f2f0 	udiv	r2, r7, r0
  408256:	fb00 7012 	mls	r0, r0, r2, r7
  40825a:	fb0c fc02 	mul.w	ip, ip, r2
  40825e:	b2b6      	uxth	r6, r6
  408260:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  408264:	4584      	cmp	ip, r0
  408266:	d907      	bls.n	408278 <__divdi3+0x13c>
  408268:	1940      	adds	r0, r0, r5
  40826a:	f102 37ff 	add.w	r7, r2, #4294967295
  40826e:	d202      	bcs.n	408276 <__divdi3+0x13a>
  408270:	4584      	cmp	ip, r0
  408272:	f200 80ae 	bhi.w	4083d2 <__divdi3+0x296>
  408276:	463a      	mov	r2, r7
  408278:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40827c:	e7b0      	b.n	4081e0 <__divdi3+0xa4>
  40827e:	43e4      	mvns	r4, r4
  408280:	4252      	negs	r2, r2
  408282:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408286:	e762      	b.n	40814e <__divdi3+0x12>
  408288:	4240      	negs	r0, r0
  40828a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40828e:	f04f 34ff 	mov.w	r4, #4294967295
  408292:	e759      	b.n	408148 <__divdi3+0xc>
  408294:	4095      	lsls	r5, r2
  408296:	f1c2 0920 	rsb	r9, r2, #32
  40829a:	fa27 f109 	lsr.w	r1, r7, r9
  40829e:	fa26 f909 	lsr.w	r9, r6, r9
  4082a2:	4097      	lsls	r7, r2
  4082a4:	0c28      	lsrs	r0, r5, #16
  4082a6:	fbb1 f8f0 	udiv	r8, r1, r0
  4082aa:	fb00 1118 	mls	r1, r0, r8, r1
  4082ae:	fa1f fc85 	uxth.w	ip, r5
  4082b2:	fb0c f308 	mul.w	r3, ip, r8
  4082b6:	ea49 0907 	orr.w	r9, r9, r7
  4082ba:	ea4f 4719 	mov.w	r7, r9, lsr #16
  4082be:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  4082c2:	428b      	cmp	r3, r1
  4082c4:	fa06 f602 	lsl.w	r6, r6, r2
  4082c8:	d908      	bls.n	4082dc <__divdi3+0x1a0>
  4082ca:	1949      	adds	r1, r1, r5
  4082cc:	f108 32ff 	add.w	r2, r8, #4294967295
  4082d0:	d27a      	bcs.n	4083c8 <__divdi3+0x28c>
  4082d2:	428b      	cmp	r3, r1
  4082d4:	d978      	bls.n	4083c8 <__divdi3+0x28c>
  4082d6:	f1a8 0802 	sub.w	r8, r8, #2
  4082da:	4429      	add	r1, r5
  4082dc:	1ac9      	subs	r1, r1, r3
  4082de:	fbb1 f3f0 	udiv	r3, r1, r0
  4082e2:	fb00 1713 	mls	r7, r0, r3, r1
  4082e6:	fb0c f203 	mul.w	r2, ip, r3
  4082ea:	fa1f f989 	uxth.w	r9, r9
  4082ee:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  4082f2:	42ba      	cmp	r2, r7
  4082f4:	d907      	bls.n	408306 <__divdi3+0x1ca>
  4082f6:	197f      	adds	r7, r7, r5
  4082f8:	f103 31ff 	add.w	r1, r3, #4294967295
  4082fc:	d260      	bcs.n	4083c0 <__divdi3+0x284>
  4082fe:	42ba      	cmp	r2, r7
  408300:	d95e      	bls.n	4083c0 <__divdi3+0x284>
  408302:	3b02      	subs	r3, #2
  408304:	442f      	add	r7, r5
  408306:	1abf      	subs	r7, r7, r2
  408308:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40830c:	e78c      	b.n	408228 <__divdi3+0xec>
  40830e:	f1c8 0220 	rsb	r2, r8, #32
  408312:	fa25 f102 	lsr.w	r1, r5, r2
  408316:	fa03 fc08 	lsl.w	ip, r3, r8
  40831a:	fa27 f302 	lsr.w	r3, r7, r2
  40831e:	fa20 f202 	lsr.w	r2, r0, r2
  408322:	fa07 f708 	lsl.w	r7, r7, r8
  408326:	ea41 0c0c 	orr.w	ip, r1, ip
  40832a:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40832e:	fbb3 f1f9 	udiv	r1, r3, r9
  408332:	fb09 3311 	mls	r3, r9, r1, r3
  408336:	fa1f fa8c 	uxth.w	sl, ip
  40833a:	fb0a fb01 	mul.w	fp, sl, r1
  40833e:	4317      	orrs	r7, r2
  408340:	0c3a      	lsrs	r2, r7, #16
  408342:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  408346:	459b      	cmp	fp, r3
  408348:	fa05 f008 	lsl.w	r0, r5, r8
  40834c:	d908      	bls.n	408360 <__divdi3+0x224>
  40834e:	eb13 030c 	adds.w	r3, r3, ip
  408352:	f101 32ff 	add.w	r2, r1, #4294967295
  408356:	d235      	bcs.n	4083c4 <__divdi3+0x288>
  408358:	459b      	cmp	fp, r3
  40835a:	d933      	bls.n	4083c4 <__divdi3+0x288>
  40835c:	3902      	subs	r1, #2
  40835e:	4463      	add	r3, ip
  408360:	ebcb 0303 	rsb	r3, fp, r3
  408364:	fbb3 f2f9 	udiv	r2, r3, r9
  408368:	fb09 3312 	mls	r3, r9, r2, r3
  40836c:	fb0a fa02 	mul.w	sl, sl, r2
  408370:	b2bf      	uxth	r7, r7
  408372:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  408376:	45ba      	cmp	sl, r7
  408378:	d908      	bls.n	40838c <__divdi3+0x250>
  40837a:	eb17 070c 	adds.w	r7, r7, ip
  40837e:	f102 33ff 	add.w	r3, r2, #4294967295
  408382:	d21b      	bcs.n	4083bc <__divdi3+0x280>
  408384:	45ba      	cmp	sl, r7
  408386:	d919      	bls.n	4083bc <__divdi3+0x280>
  408388:	3a02      	subs	r2, #2
  40838a:	4467      	add	r7, ip
  40838c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  408390:	fba5 0100 	umull	r0, r1, r5, r0
  408394:	ebca 0707 	rsb	r7, sl, r7
  408398:	428f      	cmp	r7, r1
  40839a:	f04f 0300 	mov.w	r3, #0
  40839e:	d30a      	bcc.n	4083b6 <__divdi3+0x27a>
  4083a0:	d005      	beq.n	4083ae <__divdi3+0x272>
  4083a2:	462a      	mov	r2, r5
  4083a4:	e71c      	b.n	4081e0 <__divdi3+0xa4>
  4083a6:	4662      	mov	r2, ip
  4083a8:	e6fd      	b.n	4081a6 <__divdi3+0x6a>
  4083aa:	463b      	mov	r3, r7
  4083ac:	e710      	b.n	4081d0 <__divdi3+0x94>
  4083ae:	fa06 f608 	lsl.w	r6, r6, r8
  4083b2:	4286      	cmp	r6, r0
  4083b4:	d2f5      	bcs.n	4083a2 <__divdi3+0x266>
  4083b6:	1e6a      	subs	r2, r5, #1
  4083b8:	2300      	movs	r3, #0
  4083ba:	e711      	b.n	4081e0 <__divdi3+0xa4>
  4083bc:	461a      	mov	r2, r3
  4083be:	e7e5      	b.n	40838c <__divdi3+0x250>
  4083c0:	460b      	mov	r3, r1
  4083c2:	e7a0      	b.n	408306 <__divdi3+0x1ca>
  4083c4:	4611      	mov	r1, r2
  4083c6:	e7cb      	b.n	408360 <__divdi3+0x224>
  4083c8:	4690      	mov	r8, r2
  4083ca:	e787      	b.n	4082dc <__divdi3+0x1a0>
  4083cc:	4643      	mov	r3, r8
  4083ce:	4642      	mov	r2, r8
  4083d0:	e706      	b.n	4081e0 <__divdi3+0xa4>
  4083d2:	3a02      	subs	r2, #2
  4083d4:	e750      	b.n	408278 <__divdi3+0x13c>
  4083d6:	3902      	subs	r1, #2
  4083d8:	442f      	add	r7, r5
  4083da:	e739      	b.n	408250 <__divdi3+0x114>

004083dc <__udivdi3>:
  4083dc:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4083e0:	4614      	mov	r4, r2
  4083e2:	4605      	mov	r5, r0
  4083e4:	460e      	mov	r6, r1
  4083e6:	2b00      	cmp	r3, #0
  4083e8:	d143      	bne.n	408472 <__udivdi3+0x96>
  4083ea:	428a      	cmp	r2, r1
  4083ec:	d953      	bls.n	408496 <__udivdi3+0xba>
  4083ee:	fab2 f782 	clz	r7, r2
  4083f2:	b157      	cbz	r7, 40840a <__udivdi3+0x2e>
  4083f4:	f1c7 0620 	rsb	r6, r7, #32
  4083f8:	fa20 f606 	lsr.w	r6, r0, r6
  4083fc:	fa01 f307 	lsl.w	r3, r1, r7
  408400:	fa02 f407 	lsl.w	r4, r2, r7
  408404:	fa00 f507 	lsl.w	r5, r0, r7
  408408:	431e      	orrs	r6, r3
  40840a:	0c21      	lsrs	r1, r4, #16
  40840c:	fbb6 f2f1 	udiv	r2, r6, r1
  408410:	fb01 6612 	mls	r6, r1, r2, r6
  408414:	b2a0      	uxth	r0, r4
  408416:	fb00 f302 	mul.w	r3, r0, r2
  40841a:	0c2f      	lsrs	r7, r5, #16
  40841c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  408420:	42b3      	cmp	r3, r6
  408422:	d909      	bls.n	408438 <__udivdi3+0x5c>
  408424:	1936      	adds	r6, r6, r4
  408426:	f102 37ff 	add.w	r7, r2, #4294967295
  40842a:	f080 80fd 	bcs.w	408628 <__udivdi3+0x24c>
  40842e:	42b3      	cmp	r3, r6
  408430:	f240 80fa 	bls.w	408628 <__udivdi3+0x24c>
  408434:	3a02      	subs	r2, #2
  408436:	4426      	add	r6, r4
  408438:	1af6      	subs	r6, r6, r3
  40843a:	fbb6 f3f1 	udiv	r3, r6, r1
  40843e:	fb01 6113 	mls	r1, r1, r3, r6
  408442:	fb00 f003 	mul.w	r0, r0, r3
  408446:	b2ad      	uxth	r5, r5
  408448:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40844c:	4288      	cmp	r0, r1
  40844e:	d908      	bls.n	408462 <__udivdi3+0x86>
  408450:	1909      	adds	r1, r1, r4
  408452:	f103 36ff 	add.w	r6, r3, #4294967295
  408456:	f080 80e9 	bcs.w	40862c <__udivdi3+0x250>
  40845a:	4288      	cmp	r0, r1
  40845c:	f240 80e6 	bls.w	40862c <__udivdi3+0x250>
  408460:	3b02      	subs	r3, #2
  408462:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  408466:	2300      	movs	r3, #0
  408468:	4610      	mov	r0, r2
  40846a:	4619      	mov	r1, r3
  40846c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408470:	4770      	bx	lr
  408472:	428b      	cmp	r3, r1
  408474:	d84c      	bhi.n	408510 <__udivdi3+0x134>
  408476:	fab3 f683 	clz	r6, r3
  40847a:	2e00      	cmp	r6, #0
  40847c:	d14f      	bne.n	40851e <__udivdi3+0x142>
  40847e:	428b      	cmp	r3, r1
  408480:	d302      	bcc.n	408488 <__udivdi3+0xac>
  408482:	4282      	cmp	r2, r0
  408484:	f200 80dd 	bhi.w	408642 <__udivdi3+0x266>
  408488:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40848c:	2300      	movs	r3, #0
  40848e:	2201      	movs	r2, #1
  408490:	4610      	mov	r0, r2
  408492:	4619      	mov	r1, r3
  408494:	4770      	bx	lr
  408496:	b912      	cbnz	r2, 40849e <__udivdi3+0xc2>
  408498:	2401      	movs	r4, #1
  40849a:	fbb4 f4f2 	udiv	r4, r4, r2
  40849e:	fab4 f284 	clz	r2, r4
  4084a2:	2a00      	cmp	r2, #0
  4084a4:	f040 8082 	bne.w	4085ac <__udivdi3+0x1d0>
  4084a8:	1b09      	subs	r1, r1, r4
  4084aa:	0c26      	lsrs	r6, r4, #16
  4084ac:	b2a7      	uxth	r7, r4
  4084ae:	2301      	movs	r3, #1
  4084b0:	fbb1 f0f6 	udiv	r0, r1, r6
  4084b4:	fb06 1110 	mls	r1, r6, r0, r1
  4084b8:	fb07 f200 	mul.w	r2, r7, r0
  4084bc:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  4084c0:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  4084c4:	428a      	cmp	r2, r1
  4084c6:	d907      	bls.n	4084d8 <__udivdi3+0xfc>
  4084c8:	1909      	adds	r1, r1, r4
  4084ca:	f100 3cff 	add.w	ip, r0, #4294967295
  4084ce:	d202      	bcs.n	4084d6 <__udivdi3+0xfa>
  4084d0:	428a      	cmp	r2, r1
  4084d2:	f200 80c8 	bhi.w	408666 <__udivdi3+0x28a>
  4084d6:	4660      	mov	r0, ip
  4084d8:	1a89      	subs	r1, r1, r2
  4084da:	fbb1 f2f6 	udiv	r2, r1, r6
  4084de:	fb06 1112 	mls	r1, r6, r2, r1
  4084e2:	fb07 f702 	mul.w	r7, r7, r2
  4084e6:	b2ad      	uxth	r5, r5
  4084e8:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  4084ec:	42af      	cmp	r7, r5
  4084ee:	d908      	bls.n	408502 <__udivdi3+0x126>
  4084f0:	192c      	adds	r4, r5, r4
  4084f2:	f102 31ff 	add.w	r1, r2, #4294967295
  4084f6:	f080 809b 	bcs.w	408630 <__udivdi3+0x254>
  4084fa:	42a7      	cmp	r7, r4
  4084fc:	f240 8098 	bls.w	408630 <__udivdi3+0x254>
  408500:	3a02      	subs	r2, #2
  408502:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  408506:	4610      	mov	r0, r2
  408508:	4619      	mov	r1, r3
  40850a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40850e:	4770      	bx	lr
  408510:	2300      	movs	r3, #0
  408512:	461a      	mov	r2, r3
  408514:	4610      	mov	r0, r2
  408516:	4619      	mov	r1, r3
  408518:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40851c:	4770      	bx	lr
  40851e:	f1c6 0520 	rsb	r5, r6, #32
  408522:	fa22 f705 	lsr.w	r7, r2, r5
  408526:	fa03 f406 	lsl.w	r4, r3, r6
  40852a:	fa21 f305 	lsr.w	r3, r1, r5
  40852e:	fa01 fb06 	lsl.w	fp, r1, r6
  408532:	fa20 f505 	lsr.w	r5, r0, r5
  408536:	433c      	orrs	r4, r7
  408538:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40853c:	fbb3 fcf8 	udiv	ip, r3, r8
  408540:	fb08 331c 	mls	r3, r8, ip, r3
  408544:	fa1f f984 	uxth.w	r9, r4
  408548:	fb09 fa0c 	mul.w	sl, r9, ip
  40854c:	ea45 0b0b 	orr.w	fp, r5, fp
  408550:	ea4f 451b 	mov.w	r5, fp, lsr #16
  408554:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  408558:	459a      	cmp	sl, r3
  40855a:	fa02 f206 	lsl.w	r2, r2, r6
  40855e:	d904      	bls.n	40856a <__udivdi3+0x18e>
  408560:	191b      	adds	r3, r3, r4
  408562:	f10c 35ff 	add.w	r5, ip, #4294967295
  408566:	d36f      	bcc.n	408648 <__udivdi3+0x26c>
  408568:	46ac      	mov	ip, r5
  40856a:	ebca 0303 	rsb	r3, sl, r3
  40856e:	fbb3 f5f8 	udiv	r5, r3, r8
  408572:	fb08 3315 	mls	r3, r8, r5, r3
  408576:	fb09 f905 	mul.w	r9, r9, r5
  40857a:	fa1f fb8b 	uxth.w	fp, fp
  40857e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  408582:	45b9      	cmp	r9, r7
  408584:	d904      	bls.n	408590 <__udivdi3+0x1b4>
  408586:	193f      	adds	r7, r7, r4
  408588:	f105 33ff 	add.w	r3, r5, #4294967295
  40858c:	d362      	bcc.n	408654 <__udivdi3+0x278>
  40858e:	461d      	mov	r5, r3
  408590:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  408594:	fbac 2302 	umull	r2, r3, ip, r2
  408598:	ebc9 0707 	rsb	r7, r9, r7
  40859c:	429f      	cmp	r7, r3
  40859e:	f04f 0500 	mov.w	r5, #0
  4085a2:	d34a      	bcc.n	40863a <__udivdi3+0x25e>
  4085a4:	d046      	beq.n	408634 <__udivdi3+0x258>
  4085a6:	4662      	mov	r2, ip
  4085a8:	462b      	mov	r3, r5
  4085aa:	e75d      	b.n	408468 <__udivdi3+0x8c>
  4085ac:	4094      	lsls	r4, r2
  4085ae:	f1c2 0920 	rsb	r9, r2, #32
  4085b2:	fa21 fc09 	lsr.w	ip, r1, r9
  4085b6:	4091      	lsls	r1, r2
  4085b8:	fa20 f909 	lsr.w	r9, r0, r9
  4085bc:	0c26      	lsrs	r6, r4, #16
  4085be:	fbbc f8f6 	udiv	r8, ip, r6
  4085c2:	fb06 cc18 	mls	ip, r6, r8, ip
  4085c6:	b2a7      	uxth	r7, r4
  4085c8:	fb07 f308 	mul.w	r3, r7, r8
  4085cc:	ea49 0901 	orr.w	r9, r9, r1
  4085d0:	ea4f 4119 	mov.w	r1, r9, lsr #16
  4085d4:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  4085d8:	4563      	cmp	r3, ip
  4085da:	fa00 f502 	lsl.w	r5, r0, r2
  4085de:	d909      	bls.n	4085f4 <__udivdi3+0x218>
  4085e0:	eb1c 0c04 	adds.w	ip, ip, r4
  4085e4:	f108 32ff 	add.w	r2, r8, #4294967295
  4085e8:	d23b      	bcs.n	408662 <__udivdi3+0x286>
  4085ea:	4563      	cmp	r3, ip
  4085ec:	d939      	bls.n	408662 <__udivdi3+0x286>
  4085ee:	f1a8 0802 	sub.w	r8, r8, #2
  4085f2:	44a4      	add	ip, r4
  4085f4:	ebc3 0c0c 	rsb	ip, r3, ip
  4085f8:	fbbc f3f6 	udiv	r3, ip, r6
  4085fc:	fb06 c113 	mls	r1, r6, r3, ip
  408600:	fb07 f203 	mul.w	r2, r7, r3
  408604:	fa1f f989 	uxth.w	r9, r9
  408608:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40860c:	428a      	cmp	r2, r1
  40860e:	d907      	bls.n	408620 <__udivdi3+0x244>
  408610:	1909      	adds	r1, r1, r4
  408612:	f103 30ff 	add.w	r0, r3, #4294967295
  408616:	d222      	bcs.n	40865e <__udivdi3+0x282>
  408618:	428a      	cmp	r2, r1
  40861a:	d920      	bls.n	40865e <__udivdi3+0x282>
  40861c:	3b02      	subs	r3, #2
  40861e:	4421      	add	r1, r4
  408620:	1a89      	subs	r1, r1, r2
  408622:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  408626:	e743      	b.n	4084b0 <__udivdi3+0xd4>
  408628:	463a      	mov	r2, r7
  40862a:	e705      	b.n	408438 <__udivdi3+0x5c>
  40862c:	4633      	mov	r3, r6
  40862e:	e718      	b.n	408462 <__udivdi3+0x86>
  408630:	460a      	mov	r2, r1
  408632:	e766      	b.n	408502 <__udivdi3+0x126>
  408634:	40b0      	lsls	r0, r6
  408636:	4290      	cmp	r0, r2
  408638:	d2b5      	bcs.n	4085a6 <__udivdi3+0x1ca>
  40863a:	f10c 32ff 	add.w	r2, ip, #4294967295
  40863e:	2300      	movs	r3, #0
  408640:	e712      	b.n	408468 <__udivdi3+0x8c>
  408642:	4633      	mov	r3, r6
  408644:	4632      	mov	r2, r6
  408646:	e70f      	b.n	408468 <__udivdi3+0x8c>
  408648:	459a      	cmp	sl, r3
  40864a:	d98d      	bls.n	408568 <__udivdi3+0x18c>
  40864c:	f1ac 0c02 	sub.w	ip, ip, #2
  408650:	4423      	add	r3, r4
  408652:	e78a      	b.n	40856a <__udivdi3+0x18e>
  408654:	45b9      	cmp	r9, r7
  408656:	d99a      	bls.n	40858e <__udivdi3+0x1b2>
  408658:	3d02      	subs	r5, #2
  40865a:	4427      	add	r7, r4
  40865c:	e798      	b.n	408590 <__udivdi3+0x1b4>
  40865e:	4603      	mov	r3, r0
  408660:	e7de      	b.n	408620 <__udivdi3+0x244>
  408662:	4690      	mov	r8, r2
  408664:	e7c6      	b.n	4085f4 <__udivdi3+0x218>
  408666:	3802      	subs	r0, #2
  408668:	4421      	add	r1, r4
  40866a:	e735      	b.n	4084d8 <__udivdi3+0xfc>

0040866c <p_uc_charset10x14>:
	...
  408688:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  408698:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4086a8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  4086b8:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  4086c8:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  4086d8:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  4086e8:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  4086f8:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  408710:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  408720:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  408730:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  408740:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  408750:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  408760:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408770:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408780:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408798:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4087a8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4087b8:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  4087c8:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4087d8:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  4087e8:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  4087f8:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408808:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  408818:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  408828:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  408838:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  408848:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  408858:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  408868:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408878:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408888:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408898:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4088a8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  4088b8:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  4088c8:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4088d8:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  4088e8:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  4088f8:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  408908:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  408918:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  408928:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408938:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  408948:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  408958:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  408968:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  408978:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  408988:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  408998:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4089a8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4089b8:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  4089c8:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4089d8:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  4089e8:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  4089f8:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  408a08:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  408a18:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408a28:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  408a38:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  408a48:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  408a58:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  408a68:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  408a78:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  408a88:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  408a98:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  408aa8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  408ab8:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  408ac8:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  408ad8:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  408ae8:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  408af8:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  408b08:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  408b18:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  408b28:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  408b38:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  408b48:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  408b58:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  408b68:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  408b78:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  408b88:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  408b98:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  408ba8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408bb8:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  408bc8:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  408bd8:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  408be8:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  408bf8:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  408c08:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  408c18:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  408c28:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  408c38:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  408c48:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  408c58:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  408c68:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  408c78:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  408c88:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  408c98:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408ca8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  408cb8:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  408cc8:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  408cd8:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  408ce8:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  408cf8:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  408d08:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  408d18:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  408d28:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  408d38:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  408d48:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  408d58:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  408d68:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  408d78:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  408d88:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  408d98:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  408da8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  408db8:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  408dc8:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  408dd8:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  408de8:	fcff fcff 5453 504f 0a0d 0000 5754 2049     ....STOP....TWI 
  408df8:	6f42 6874 4920 554d 0000 0000 7245 6f72     Both IMU....Erro
  408e08:	5420 4957 0000 0000 2e25 6633 2520 332e      TWI....%.3f %.3
  408e18:	0d66 000a 6341 6c65 6d28 2947 0a3a 3d78     f...Acel(mG):.x=
  408e28:	2e25 6631 790a 253d 312e 0a66 3d7a 2e25     %.1f.y=%.1f.z=%.
  408e38:	6631 590a 2058 203d 2e25 6633 0a0a 7947     1f.YX = %.3f..Gy
  408e48:	6f72 4728 6172 7375 732f 3a29 780a 253d     ro(Graus/s):.x=%
  408e58:	312e 0a66 3d79 2e25 6631 7a0a 253d 312e     .1f.y=%.1f.z=%.1
  408e68:	0a66 6954 656d 3d20 2520 2075 736d 0000     f.Time = %u ms..

00408e78 <atanhi>:
  408e78:	6338 3eed 0fda 3f49 985e 3f7b 0fda 3fc9     8c.>..I?^.{?...?

00408e88 <atanlo>:
  408e88:	3769 31ac 2168 3322 0fb4 3314 2168 33a2     i7.1h!"3...3h!.3

00408e98 <_global_impure_ptr>:
  408e98:	00f0 2000 0043                              ... C.

00408e9e <blanks.6743>:
  408e9e:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408eae <zeroes.6744>:
  408eae:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408ebe:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  408ece:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  408ede:	3000 3231 3433 3635 3837 6139 6362 6564     .0123456789abcde
  408eee:	0066 0030                                   f.0.

00408ef2 <blanks.6701>:
  408ef2:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408f02 <zeroes.6702>:
  408f02:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408f12:	6e49 6966 696e 7974 4e00 4e61 5000 534f     Infinity.NaN.POS
  408f22:	5849 2e00 0000                              IX....

00408f28 <p05.5289>:
  408f28:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00408f38 <__mprec_tens>:
  408f38:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408f48:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408f58:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408f68:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408f78:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408f88:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408f98:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408fa8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408fb8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408fc8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408fd8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408fe8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408ff8:	9db4 79d9 7843 44ea                         ...yCx.D

00409000 <__mprec_tinytens>:
  409000:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
  409010:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
  409020:	6f43 64ac 0628 0ac8                         Co.d(...

00409028 <__mprec_bigtens>:
  409028:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409038:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409048:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409050 <blanks.6687>:
  409050:	2020 2020 2020 2020 2020 2020 2020 2020                     

00409060 <zeroes.6688>:
  409060:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00409070 <_init>:
  409070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409072:	bf00      	nop
  409074:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409076:	bc08      	pop	{r3}
  409078:	469e      	mov	lr, r3
  40907a:	4770      	bx	lr

0040907c <__init_array_start>:
  40907c:	00404ab9 	.word	0x00404ab9

00409080 <__frame_dummy_init_array_entry>:
  409080:	0040013d                                =.@.

00409084 <_fini>:
  409084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409086:	bf00      	nop
  409088:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40908a:	bc08      	pop	{r3}
  40908c:	469e      	mov	lr, r3
  40908e:	4770      	bx	lr

00409090 <__fini_array_start>:
  409090:	00400115 	.word	0x00400115

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <_impure_ptr>:
200000e8:	200000f0 00000000                       ... ....

200000f0 <impure_data>:
200000f0:	00000000 200003dc 20000444 200004ac     ....... D.. ... 
	...
20000124:	00408e9c 00000000 00000000 00000000     ..@.............
	...
20000198:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001a8:	0005deec 0000000b 00000000 00000000     ................
	...

20000518 <lc_ctype_charset>:
20000518:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000538 <__mb_cur_max>:
20000538:	00000001                                ....

2000053c <lc_message_charset>:
2000053c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000055c <lconv>:
2000055c:	00408f25 00408f26 00408f26 00408f26     %.@.&.@.&.@.&.@.
2000056c:	00408f26 00408f26 00408f26 00408f26     &.@.&.@.&.@.&.@.
2000057c:	00408f26 00408f26 ffffffff ffffffff     &.@.&.@.........
2000058c:	ffffffff 0000ffff                       ........

20000594 <__malloc_av_>:
	...
2000059c:	20000594 20000594 2000059c 2000059c     ... ... ... ... 
200005ac:	200005a4 200005a4 200005ac 200005ac     ... ... ... ... 
200005bc:	200005b4 200005b4 200005bc 200005bc     ... ... ... ... 
200005cc:	200005c4 200005c4 200005cc 200005cc     ... ... ... ... 
200005dc:	200005d4 200005d4 200005dc 200005dc     ... ... ... ... 
200005ec:	200005e4 200005e4 200005ec 200005ec     ... ... ... ... 
200005fc:	200005f4 200005f4 200005fc 200005fc     ... ... ... ... 
2000060c:	20000604 20000604 2000060c 2000060c     ... ... ... ... 
2000061c:	20000614 20000614 2000061c 2000061c     ... ... ... ... 
2000062c:	20000624 20000624 2000062c 2000062c     $.. $.. ,.. ,.. 
2000063c:	20000634 20000634 2000063c 2000063c     4.. 4.. <.. <.. 
2000064c:	20000644 20000644 2000064c 2000064c     D.. D.. L.. L.. 
2000065c:	20000654 20000654 2000065c 2000065c     T.. T.. \.. \.. 
2000066c:	20000664 20000664 2000066c 2000066c     d.. d.. l.. l.. 
2000067c:	20000674 20000674 2000067c 2000067c     t.. t.. |.. |.. 
2000068c:	20000684 20000684 2000068c 2000068c     ... ... ... ... 
2000069c:	20000694 20000694 2000069c 2000069c     ... ... ... ... 
200006ac:	200006a4 200006a4 200006ac 200006ac     ... ... ... ... 
200006bc:	200006b4 200006b4 200006bc 200006bc     ... ... ... ... 
200006cc:	200006c4 200006c4 200006cc 200006cc     ... ... ... ... 
200006dc:	200006d4 200006d4 200006dc 200006dc     ... ... ... ... 
200006ec:	200006e4 200006e4 200006ec 200006ec     ... ... ... ... 
200006fc:	200006f4 200006f4 200006fc 200006fc     ... ... ... ... 
2000070c:	20000704 20000704 2000070c 2000070c     ... ... ... ... 
2000071c:	20000714 20000714 2000071c 2000071c     ... ... ... ... 
2000072c:	20000724 20000724 2000072c 2000072c     $.. $.. ,.. ,.. 
2000073c:	20000734 20000734 2000073c 2000073c     4.. 4.. <.. <.. 
2000074c:	20000744 20000744 2000074c 2000074c     D.. D.. L.. L.. 
2000075c:	20000754 20000754 2000075c 2000075c     T.. T.. \.. \.. 
2000076c:	20000764 20000764 2000076c 2000076c     d.. d.. l.. l.. 
2000077c:	20000774 20000774 2000077c 2000077c     t.. t.. |.. |.. 
2000078c:	20000784 20000784 2000078c 2000078c     ... ... ... ... 
2000079c:	20000794 20000794 2000079c 2000079c     ... ... ... ... 
200007ac:	200007a4 200007a4 200007ac 200007ac     ... ... ... ... 
200007bc:	200007b4 200007b4 200007bc 200007bc     ... ... ... ... 
200007cc:	200007c4 200007c4 200007cc 200007cc     ... ... ... ... 
200007dc:	200007d4 200007d4 200007dc 200007dc     ... ... ... ... 
200007ec:	200007e4 200007e4 200007ec 200007ec     ... ... ... ... 
200007fc:	200007f4 200007f4 200007fc 200007fc     ... ... ... ... 
2000080c:	20000804 20000804 2000080c 2000080c     ... ... ... ... 
2000081c:	20000814 20000814 2000081c 2000081c     ... ... ... ... 
2000082c:	20000824 20000824 2000082c 2000082c     $.. $.. ,.. ,.. 
2000083c:	20000834 20000834 2000083c 2000083c     4.. 4.. <.. <.. 
2000084c:	20000844 20000844 2000084c 2000084c     D.. D.. L.. L.. 
2000085c:	20000854 20000854 2000085c 2000085c     T.. T.. \.. \.. 
2000086c:	20000864 20000864 2000086c 2000086c     d.. d.. l.. l.. 
2000087c:	20000874 20000874 2000087c 2000087c     t.. t.. |.. |.. 
2000088c:	20000884 20000884 2000088c 2000088c     ... ... ... ... 
2000089c:	20000894 20000894 2000089c 2000089c     ... ... ... ... 
200008ac:	200008a4 200008a4 200008ac 200008ac     ... ... ... ... 
200008bc:	200008b4 200008b4 200008bc 200008bc     ... ... ... ... 
200008cc:	200008c4 200008c4 200008cc 200008cc     ... ... ... ... 
200008dc:	200008d4 200008d4 200008dc 200008dc     ... ... ... ... 
200008ec:	200008e4 200008e4 200008ec 200008ec     ... ... ... ... 
200008fc:	200008f4 200008f4 200008fc 200008fc     ... ... ... ... 
2000090c:	20000904 20000904 2000090c 2000090c     ... ... ... ... 
2000091c:	20000914 20000914 2000091c 2000091c     ... ... ... ... 
2000092c:	20000924 20000924 2000092c 2000092c     $.. $.. ,.. ,.. 
2000093c:	20000934 20000934 2000093c 2000093c     4.. 4.. <.. <.. 
2000094c:	20000944 20000944 2000094c 2000094c     D.. D.. L.. L.. 
2000095c:	20000954 20000954 2000095c 2000095c     T.. T.. \.. \.. 
2000096c:	20000964 20000964 2000096c 2000096c     d.. d.. l.. l.. 
2000097c:	20000974 20000974 2000097c 2000097c     t.. t.. |.. |.. 
2000098c:	20000984 20000984 2000098c 2000098c     ... ... ... ... 

2000099c <__malloc_sbrk_base>:
2000099c:	ffffffff                                ....

200009a0 <__malloc_trim_threshold>:
200009a0:	00020000                                ....

200009a4 <__wctomb>:
200009a4:	00407cb5                                .|@.
