vendor_name = ModelSim
source_file = 1, /home/timmy/Git/Learn-VHDL/CH6/CH6-2/BCD_seven_seg_seven_four_four_seven.bdf
source_file = 1, /home/timmy/Git/Learn-VHDL/CH6/CH6-2/BCD_seven_seg_seven_four_four_seven.vwf
source_file = 1, /home/timmy/altera/15.0/quartus/libraries/others/maxplus2/7447.bdf
design_name = BCD_seven_seg_seven_four_four_seven
instance = comp, \OA~output\, OA~output, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \OB~output\, OB~output, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \OC~output\, OC~output, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \OD~output\, OD~output, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \OE~output\, OE~output, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \OF~output\, OF~output, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \OG~output\, OG~output, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \OP~output\, OP~output, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \LT~input\, LT~input, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \A~input\, A~input, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|29~0\, inst|29~0, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \C~input\, C~input, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|25\, inst|25, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \D~input\, D~input, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \RBI~input\, RBI~input, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \B~input\, B~input, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|37~0\, inst|37~0, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|27~0\, inst|27~0, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \BI_RBO~input\, BI_RBO~input, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|81\, inst|81, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|82~0\, inst|82~0, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|83\, inst|83, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|84\, inst|84, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|85\, inst|85, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|37~1\, inst|37~1, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|86~0\, inst|86~0, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \inst|87~0\, inst|87~0, BCD_seven_seg_seven_four_four_seven, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, BCD_seven_seg_seven_four_four_seven, 1
