package esp_rom

import (
	"github.com/goplus/lib/c"
	_ "unsafe"
)

const X_NEWLIB_VERSION_H__ = 1
const X_NEWLIB_VERSION = "4.3.0"
const X__NEWLIB__ = 4
const X__NEWLIB_MINOR__ = 3
const X__NEWLIB_PATCHLEVEL__ = 0
const X_ATFILE_SOURCE = 1
const X_DEFAULT_SOURCE = 1
const X_ISOC99_SOURCE = 1
const X_ISOC11_SOURCE = 1
const X_POSIX_SOURCE = 1
const X_XOPEN_SOURCE = 700
const X_XOPEN_SOURCE_EXTENDED = 1
const X__ATFILE_VISIBLE = 1
const X__BSD_VISIBLE = 1
const X__GNU_VISIBLE = 1
const X__ISO_C_VISIBLE = 2011
const X__LARGEFILE_VISIBLE = 1
const X__MISC_VISIBLE = 1
const X__POSIX_VISIBLE = 200809
const X__SVID_VISIBLE = 1
const X__XSI_VISIBLE = 700
const X__SSP_FORTIFY_LEVEL = 0
const X_POSIX_THREADS = 1
const X_POSIX_TIMEOUTS = 1
const X_POSIX_TIMERS = 1
const X_UNIX98_THREAD_MUTEX_ATTRIBUTES = 1
const X__have_longlong64 = 1
const X__have_long32 = 1
const X___int8_t_defined = 1
const X___int16_t_defined = 1
const X___int32_t_defined = 1
const X___int64_t_defined = 1
const X___int_least8_t_defined = 1
const X___int_least16_t_defined = 1
const X___int_least32_t_defined = 1
const X___int_least64_t_defined = 1
const X__INT8 = "hh"
const X__INT16 = "h"
const X__INT64 = "ll"
const X__FAST8 = "hh"
const X__FAST16 = "h"
const X__FAST64 = "ll"
const X__LEAST8 = "hh"
const X__LEAST16 = "h"
const X__LEAST64 = "ll"
const X__int8_t_defined = 1
const X__int16_t_defined = 1
const X__int32_t_defined = 1
const X__int64_t_defined = 1
const X__int_least8_t_defined = 1
const X__int_least16_t_defined = 1
const X__int_least32_t_defined = 1
const X__int_least64_t_defined = 1
const X__int_fast8_t_defined = 1
const X__int_fast16_t_defined = 1
const X__int_fast32_t_defined = 1
const X__int_fast64_t_defined = 1
const X__GNUCLIKE_ASM = 3
const X__GNUCLIKE___TYPEOF = 1
const X__GNUCLIKE___SECTION = 1
const X__GNUCLIKE_CTOR_SECTION_HANDLING = 1
const X__GNUCLIKE_BUILTIN_CONSTANT_P = 1
const X__GNUCLIKE_BUILTIN_VARARGS = 1
const X__GNUCLIKE_BUILTIN_STDARG = 1
const X__GNUCLIKE_BUILTIN_VAALIST = 1
const X__GNUC_VA_LIST_COMPATIBILITY = 1
const X__GNUCLIKE_BUILTIN_NEXT_ARG = 1
const X__GNUCLIKE_BUILTIN_MEMCPY = 1
const X__CC_SUPPORTS_INLINE = 1
const X__CC_SUPPORTS___INLINE = 1
const X__CC_SUPPORTS___INLINE__ = 1
const X__CC_SUPPORTS___FUNC__ = 1
const X__CC_SUPPORTS_WARNING = 1
const X__CC_SUPPORTS_VARADIC_XXX = 1
const X__CC_SUPPORTS_DYNAMIC_ARRAY_INIT = 1
const X__bool_true_false_are_defined = 1
const True = 1
const False = 0
const X__OBSOLETE_MATH_DEFAULT = 1
const X__NEWLIB_H__ = 1
const X_ATEXIT_DYNAMIC_ALLOC = 1
const X_FSEEK_OPTIMIZATION = 1
const X_FVWRITE_IN_STREAMIO = 1
const X_HAVE_INITFINI_ARRAY = 1
const X_HAVE_LONG_DOUBLE = 1
const X_ICONV_ENABLED = 1
const X_MB_LEN_MAX = 1
const X_NANO_MALLOC = 1
const X_REENT_CHECK_VERIFY = 1
const X_RETARGETABLE_LOCKING = 1
const X_UNBUF_STREAM_OPT = 1
const X_WANT_IO_C99_FORMATS = 1
const X_WANT_IO_LONG_LONG = 1
const X_WANT_IO_POS_ARGS = 1
const X_WANT_REENT_BACKWARD_BINARY_COMPAT = 1
const X_WANT_REENT_SMALL = 1
const X_WANT_USE_GDTOA = 1
const X__BUFSIZ__ = 128
const X__RAND_MAX = 0x7fffffff
const X_NULL = 0
const CONFIG_SOC_CAPS_ECO_VER_MAX = 102
const CONFIG_SOC_ADC_SUPPORTED = 1
const CONFIG_SOC_ANA_CMPR_SUPPORTED = 1
const CONFIG_SOC_DEDICATED_GPIO_SUPPORTED = 1
const CONFIG_SOC_UART_SUPPORTED = 1
const CONFIG_SOC_GDMA_SUPPORTED = 1
const CONFIG_SOC_AHB_GDMA_SUPPORTED = 1
const CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED = 1
const CONFIG_SOC_PCNT_SUPPORTED = 1
const CONFIG_SOC_MCPWM_SUPPORTED = 1
const CONFIG_SOC_TWAI_SUPPORTED = 1
const CONFIG_SOC_PHY_SUPPORTED = 1
const CONFIG_SOC_BT_SUPPORTED = 1
const CONFIG_SOC_GPTIMER_SUPPORTED = 1
const CONFIG_SOC_IEEE802154_SUPPORTED = 1
const CONFIG_SOC_IEEE802154_BLE_ONLY = 1
const CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED = 1
const CONFIG_SOC_TEMP_SENSOR_SUPPORTED = 1
const CONFIG_SOC_SUPPORTS_SECURE_DL_MODE = 1
const CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD = 1
const CONFIG_SOC_EFUSE_SUPPORTED = 1
const CONFIG_SOC_RTC_FAST_MEM_SUPPORTED = 1
const CONFIG_SOC_RTC_MEM_SUPPORTED = 1
const CONFIG_SOC_I2S_SUPPORTED = 1
const CONFIG_SOC_SDM_SUPPORTED = 1
const CONFIG_SOC_ETM_SUPPORTED = 1
const CONFIG_SOC_RMT_SUPPORTED = 1
const CONFIG_SOC_PARLIO_SUPPORTED = 1
const CONFIG_SOC_GPSPI_SUPPORTED = 1
const CONFIG_SOC_LEDC_SUPPORTED = 1
const CONFIG_SOC_I2C_SUPPORTED = 1
const CONFIG_SOC_SYSTIMER_SUPPORTED = 1
const CONFIG_SOC_SUPPORT_COEXISTENCE = 1
const CONFIG_SOC_AES_SUPPORTED = 1
const CONFIG_SOC_MPI_SUPPORTED = 1
const CONFIG_SOC_SHA_SUPPORTED = 1
const CONFIG_SOC_HMAC_SUPPORTED = 1
const CONFIG_SOC_DIG_SIGN_SUPPORTED = 1
const CONFIG_SOC_ECC_SUPPORTED = 1
const CONFIG_SOC_ECC_EXTENDED_MODES_SUPPORTED = 1
const CONFIG_SOC_ECDSA_SUPPORTED = 1
const CONFIG_SOC_FLASH_ENC_SUPPORTED = 1
const CONFIG_SOC_SECURE_BOOT_SUPPORTED = 1
const CONFIG_SOC_BOD_SUPPORTED = 1
const CONFIG_SOC_APM_SUPPORTED = 1
const CONFIG_SOC_PMU_SUPPORTED = 1
const CONFIG_SOC_LP_TIMER_SUPPORTED = 1
const CONFIG_SOC_LP_AON_SUPPORTED = 1
const CONFIG_SOC_PAU_SUPPORTED = 1
const CONFIG_SOC_CLK_TREE_SUPPORTED = 1
const CONFIG_SOC_ASSIST_DEBUG_SUPPORTED = 1
const CONFIG_SOC_WDT_SUPPORTED = 1
const CONFIG_SOC_SPI_FLASH_SUPPORTED = 1
const CONFIG_SOC_RNG_SUPPORTED = 1
const CONFIG_SOC_LIGHT_SLEEP_SUPPORTED = 1
const CONFIG_SOC_DEEP_SLEEP_SUPPORTED = 1
const CONFIG_SOC_MODEM_CLOCK_SUPPORTED = 1
const CONFIG_SOC_PM_SUPPORTED = 1
const CONFIG_SOC_XTAL_SUPPORT_32M = 1
const CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN = 1
const CONFIG_SOC_AES_SUPPORT_DMA = 1
const CONFIG_SOC_AES_GDMA = 1
const CONFIG_SOC_AES_SUPPORT_AES_128 = 1
const CONFIG_SOC_AES_SUPPORT_AES_256 = 1
const CONFIG_SOC_AES_SUPPORT_PSEUDO_ROUND_FUNCTION = 1
const CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED = 1
const CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED = 1
const CONFIG_SOC_ADC_MONITOR_SUPPORTED = 1
const CONFIG_SOC_ADC_DMA_SUPPORTED = 1
const CONFIG_SOC_ADC_PERIPH_NUM = 1
const CONFIG_SOC_ADC_MAX_CHANNEL_NUM = 5
const CONFIG_SOC_ADC_ATTEN_NUM = 4
const CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM = 1
const CONFIG_SOC_ADC_PATT_LEN_MAX = 8
const CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH = 12
const CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM = 2
const CONFIG_SOC_ADC_DIGI_MONITOR_NUM = 2
const CONFIG_SOC_ADC_DIGI_RESULT_BYTES = 4
const CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV = 4
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH = 83333
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW = 611
const CONFIG_SOC_ADC_RTC_MIN_BITWIDTH = 12
const CONFIG_SOC_ADC_RTC_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED = 1
const CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED = 1
const CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED = 1
const CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR = 1
const CONFIG_SOC_ADC_SHARED_POWER = 1
const CONFIG_SOC_BROWNOUT_RESET_SUPPORTED = 1
const CONFIG_SOC_SHARED_IDCACHE_SUPPORTED = 1
const CONFIG_SOC_CACHE_FREEZE_SUPPORTED = 1
const CONFIG_SOC_CPU_CORES_NUM = 1
const CONFIG_SOC_CPU_INTR_NUM = 32
const CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC = 1
const CONFIG_SOC_INT_PLIC_SUPPORTED = 1
const CONFIG_SOC_CPU_HAS_CSR_PC = 1
const CONFIG_SOC_CPU_BREAKPOINTS_NUM = 4
const CONFIG_SOC_CPU_WATCHPOINTS_NUM = 4
const CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 0x80000000
const CONFIG_SOC_CPU_HAS_PMA = 1
const CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP = 1
const CONFIG_SOC_CPU_PMP_REGION_GRANULARITY = 4
const CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE = 1
const CONFIG_SOC_MMU_PAGE_SIZE_8KB_SUPPORTED = 1
const CONFIG_SOC_MMU_PERIPH_NUM = 1
const CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM = 1
const CONFIG_SOC_MMU_DI_VADDR_SHARED = 1
const CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN = 3072
const CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH = 16
const CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US = 1100
const CONFIG_SOC_AHB_GDMA_VERSION = 1
const CONFIG_SOC_GDMA_NUM_GROUPS_MAX = 1
const CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX = 3
const CONFIG_SOC_GDMA_SUPPORT_ETM = 1
const CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_ETM_GROUPS = 1
const CONFIG_SOC_ETM_CHANNELS_PER_GROUP = 50
const CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_GPIO_PORT = 1
const CONFIG_SOC_GPIO_PIN_COUNT = 28
const CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER = 1
const CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM = 8
const CONFIG_SOC_GPIO_SUPPORT_PIN_HYS_FILTER = 1
const CONFIG_SOC_GPIO_SUPPORT_PIN_HYS_CTRL_BY_EFUSE = 1
const CONFIG_SOC_GPIO_SUPPORT_ETM = 1
const CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT = 1
const CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT = 1
const CONFIG_SOC_GPIO_IN_RANGE_MAX = 27
const CONFIG_SOC_GPIO_OUT_RANGE_MAX = 27
const CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK = 0x000000000FFF807F
const CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD = 1
const CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP = 1
const CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP = 1
const CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX = 1
const CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE = 1
const CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM = 3
const CONFIG_SOC_RTCIO_PIN_COUNT = 8
const CONFIG_SOC_RTCIO_HOLD_SUPPORTED = 1
const CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM = 8
const CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM = 8
const CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE = 1
const CONFIG_SOC_ANA_CMPR_NUM = 1
const CONFIG_SOC_ANA_CMPR_INTR_SHARE_WITH_GPIO = 1
const CONFIG_SOC_I2C_NUM = 2
const CONFIG_SOC_HP_I2C_NUM = 2
const CONFIG_SOC_I2C_FIFO_LEN = 32
const CONFIG_SOC_I2C_CMD_REG_NUM = 8
const CONFIG_SOC_I2C_SUPPORT_SLAVE = 1
const CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST = 1
const CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS = 1
const CONFIG_SOC_I2C_SUPPORT_XTAL = 1
const CONFIG_SOC_I2C_SUPPORT_RTC = 1
const CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR = 1
const CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST = 1
const CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE = 1
const CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS = 1
const CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH = 1
const CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_I2S_NUM = 1
const CONFIG_SOC_I2S_HW_VERSION_2 = 1
const CONFIG_SOC_I2S_SUPPORTS_ETM = 1
const CONFIG_SOC_I2S_SUPPORTS_XTAL = 1
const CONFIG_SOC_I2S_SUPPORTS_PLL_F96M = 1
const CONFIG_SOC_I2S_SUPPORTS_PLL_F64M = 1
const CONFIG_SOC_I2S_SUPPORTS_PCM = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM_TX = 1
const CONFIG_SOC_I2S_PDM_MAX_TX_LINES = 2
const CONFIG_SOC_I2S_SUPPORTS_TDM = 1
const CONFIG_SOC_I2S_TDM_FULL_DATA_WIDTH = 1
const CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK = 1
const CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK = 1
const CONFIG_SOC_LEDC_TIMER_NUM = 4
const CONFIG_SOC_LEDC_CHANNEL_NUM = 6
const CONFIG_SOC_LEDC_TIMER_BIT_WIDTH = 20
const CONFIG_SOC_LEDC_SUPPORT_FADE_STOP = 1
const CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED = 1
const CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX = 16
const CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH = 10
const CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_MPU_MIN_REGION_SIZE = 0x20000000
const CONFIG_SOC_MPU_REGIONS_MAX_NUM = 8
const CONFIG_SOC_PCNT_GROUPS = 1
const CONFIG_SOC_PCNT_UNITS_PER_GROUP = 4
const CONFIG_SOC_PCNT_CHANNELS_PER_UNIT = 2
const CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT = 2
const CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE = 1
const CONFIG_SOC_PCNT_SUPPORT_STEP_NOTIFY = 1
const CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_RMT_GROUPS = 1
const CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP = 2
const CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP = 2
const CONFIG_SOC_RMT_CHANNELS_PER_GROUP = 4
const CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL = 48
const CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG = 1
const CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION = 1
const CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP = 1
const CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT = 1
const CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP = 1
const CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO = 1
const CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY = 1
const CONFIG_SOC_RMT_SUPPORT_XTAL = 1
const CONFIG_SOC_RMT_SUPPORT_RC_FAST = 1
const CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_MCPWM_GROUPS = 1
const CONFIG_SOC_MCPWM_TIMERS_PER_GROUP = 3
const CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP = 3
const CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR = 2
const CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR = 2
const CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR = 2
const CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP = 3
const CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP = 1
const CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER = 3
const CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP = 3
const CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE = 1
const CONFIG_SOC_MCPWM_SUPPORT_ETM = 1
const CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP = 1
const CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_PARLIO_GROUPS = 1
const CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP = 1
const CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP = 1
const CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH = 8
const CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH = 8
const CONFIG_SOC_PARLIO_TX_CLK_SUPPORT_GATING = 1
const CONFIG_SOC_PARLIO_RX_CLK_SUPPORT_GATING = 1
const CONFIG_SOC_PARLIO_RX_CLK_SUPPORT_OUTPUT = 1
const CONFIG_SOC_PARLIO_TRANS_BIT_ALIGN = 1
const CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_MPI_MEM_BLOCKS_NUM = 4
const CONFIG_SOC_MPI_OPERATIONS_NUM = 3
const CONFIG_SOC_RSA_MAX_BIT_LEN = 3072
const CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE = 3968
const CONFIG_SOC_SHA_SUPPORT_DMA = 1
const CONFIG_SOC_SHA_SUPPORT_RESUME = 1
const CONFIG_SOC_SHA_GDMA = 1
const CONFIG_SOC_SHA_SUPPORT_SHA1 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA224 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA256 = 1
const CONFIG_SOC_SDM_GROUPS = 1
const CONFIG_SOC_SDM_CHANNELS_PER_GROUP = 4
const CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F48M = 1
const CONFIG_SOC_SDM_CLK_SUPPORT_XTAL = 1
const CONFIG_SOC_SPI_PERIPH_NUM = 2
const CONFIG_SOC_SPI_MAX_CS_NUM = 6
const CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const CONFIG_SOC_SPI_SUPPORT_DDRCLK = 1
const CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS = 1
const CONFIG_SOC_SPI_SUPPORT_CD_SIG = 1
const CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS = 1
const CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 = 1
const CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_SPI_SUPPORT_CLK_XTAL = 1
const CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F48M = 1
const CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST = 1
const CONFIG_SOC_SPI_SCT_SUPPORTED = 1
const CONFIG_SOC_SPI_SCT_REG_NUM = 14
const CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX = 1
const CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX = 0x3FFFA
const CONFIG_SOC_MEMSPI_IS_INDEPENDENT = 1
const CONFIG_SOC_SPI_MAX_PRE_DIVIDER = 16
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_WRAP = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_64M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_32M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_16M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_FLASH_CLK_SRC_IS_INDEPENDENT = 1
const CONFIG_SOC_SYSTIMER_COUNTER_NUM = 2
const CONFIG_SOC_SYSTIMER_ALARM_NUM = 3
const CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO = 32
const CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI = 20
const CONFIG_SOC_SYSTIMER_FIXED_DIVIDER = 1
const CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST = 1
const CONFIG_SOC_SYSTIMER_INT_LEVEL = 1
const CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE = 1
const CONFIG_SOC_SYSTIMER_SUPPORT_ETM = 1
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO = 32
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI = 16
const CONFIG_SOC_TIMER_GROUPS = 2
const CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP = 1
const CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH = 54
const CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL = 1
const CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST = 1
const CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS = 2
const CONFIG_SOC_TIMER_SUPPORT_ETM = 1
const CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_MWDT_SUPPORT_XTAL = 1
const CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_TWAI_CONTROLLER_NUM = 1
const CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL = 1
const CONFIG_SOC_TWAI_BRP_MIN = 2
const CONFIG_SOC_TWAI_BRP_MAX = 32768
const CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS = 1
const CONFIG_SOC_TWAI_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_EFUSE_DIS_PAD_JTAG = 1
const CONFIG_SOC_EFUSE_DIS_USB_JTAG = 1
const CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT = 1
const CONFIG_SOC_EFUSE_SOFT_DIS_JTAG = 1
const CONFIG_SOC_EFUSE_DIS_ICACHE = 1
const CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK = 1
const CONFIG_SOC_EFUSE_ECDSA_USE_HARDWARE_K = 1
const CONFIG_SOC_EFUSE_ECDSA_KEY = 1
const CONFIG_SOC_SECURE_BOOT_V2_RSA = 1
const CONFIG_SOC_SECURE_BOOT_V2_ECC = 1
const CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS = 3
const CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS = 1
const CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY = 1
const CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX = 64
const CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES = 1
const CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 = 1
const CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_SUPPORT_PSEUDO_ROUND = 1
const CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED = 1
const CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED = 1
const CONFIG_SOC_ECC_CONSTANT_TIME_POINT_MUL = 1
const CONFIG_SOC_ECDSA_USES_MPI = 1
const CONFIG_SOC_UART_NUM = 2
const CONFIG_SOC_UART_HP_NUM = 2
const CONFIG_SOC_UART_FIFO_LEN = 128
const CONFIG_SOC_UART_BITRATE_MAX = 5000000
const CONFIG_SOC_UART_SUPPORT_RTC_CLK = 1
const CONFIG_SOC_UART_SUPPORT_XTAL_CLK = 1
const CONFIG_SOC_UART_SUPPORT_WAKEUP_INT = 1
const CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND = 1
const CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_COEX_HW_PTI = 1
const CONFIG_SOC_EXTERNAL_COEX_ADVANCE = 1
const CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE = 21
const CONFIG_SOC_PM_SUPPORT_BT_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN = 1
const CONFIG_SOC_PM_SUPPORT_CPU_PD = 1
const CONFIG_SOC_PM_SUPPORT_MODEM_PD = 1
const CONFIG_SOC_PM_SUPPORT_XTAL32K_PD = 1
const CONFIG_SOC_PM_SUPPORT_RC32K_PD = 1
const CONFIG_SOC_PM_SUPPORT_RC_FAST_PD = 1
const CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD = 1
const CONFIG_SOC_PM_SUPPORT_TOP_PD = 1
const CONFIG_SOC_PM_PAU_LINK_NUM = 4
const CONFIG_SOC_PM_PAU_REGDMA_LINK_MULTI_ADDR = 1
const CONFIG_SOC_PM_PAU_REGDMA_LINK_WIFIMAC = 1
const CONFIG_SOC_PM_PAU_REGDMA_UPDATE_CACHE_BEFORE_WAIT_COMPARE = 1
const CONFIG_SOC_PM_RETENTION_MODULE_NUM = 32
const CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN = 1
const CONFIG_SOC_PM_CPU_RETENTION_BY_SW = 1
const CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA = 1
const CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY = 1
const CONFIG_SOC_PM_RETENTION_SW_TRIGGER_REGDMA = 1
const CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION = 1
const CONFIG_SOC_CLK_XTAL32K_SUPPORTED = 1
const CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED = 1
const CONFIG_SOC_CLK_RC32K_SUPPORTED = 1
const CONFIG_SOC_CLK_LP_FAST_SUPPORT_LP_PLL = 1
const CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT = 1
const CONFIG_SOC_RCC_IS_INDEPENDENT = 1
const CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC = 1
const CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL = 1
const CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT = 1
const CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_ETM = 1
const CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION = 1
const CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN = 1
const CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT = 1
const CONFIG_SOC_BLE_SUPPORTED = 1
const CONFIG_SOC_BLE_MESH_SUPPORTED = 1
const CONFIG_SOC_ESP_NIMBLE_CONTROLLER = 1
const CONFIG_SOC_BLE_50_SUPPORTED = 1
const CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED = 1
const CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED = 1
const CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION = 1
const CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED = 1
const CONFIG_SOC_BLE_CTE_SUPPORTED = 1
const CONFIG_SOC_DEBUG_HAVE_OCD_STUB_BINS = 1
const CONFIG_IDF_CMAKE = 1
const CONFIG_IDF_TOOLCHAIN = "gcc"
const CONFIG_IDF_TOOLCHAIN_GCC = 1
const CONFIG_IDF_TARGET_ARCH_RISCV = 1
const CONFIG_IDF_TARGET_ARCH = "riscv"
const CONFIG_IDF_TARGET = "esp32h2"
const CONFIG_IDF_INIT_VERSION = "5.4.2"
const CONFIG_IDF_TARGET_ESP32H2 = 1
const CONFIG_IDF_FIRMWARE_CHIP_ID = 0x0010
const CONFIG_APP_BUILD_TYPE_APP_2NDBOOT = 1
const CONFIG_APP_BUILD_GENERATE_BINARIES = 1
const CONFIG_APP_BUILD_BOOTLOADER = 1
const CONFIG_APP_BUILD_USE_FLASH_SECTIONS = 1
const CONFIG_BOOTLOADER_COMPILE_TIME_DATE = 1
const CONFIG_BOOTLOADER_PROJECT_VER = 1
const CONFIG_BOOTLOADER_OFFSET_IN_FLASH = 0x0
const CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE = 1
const CONFIG_BOOTLOADER_LOG_LEVEL_INFO = 1
const CONFIG_BOOTLOADER_LOG_LEVEL = 3
const CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS = 1
const CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT = 1
const CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_TIME_MS = 9000
const CONFIG_BOOTLOADER_RESERVE_RTC_SIZE = 0x0
const CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED = 1
const CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED = 1
const CONFIG_SECURE_BOOT_V2_PREFERRED = 1
const CONFIG_SECURE_ROM_DL_MODE_ENABLED = 1
const CONFIG_APP_COMPILE_TIME_DATE = 1
const CONFIG_APP_RETRIEVE_LEN_ELF_SHA = 9
const CONFIG_ESP_ROM_HAS_CRC_LE = 1
const CONFIG_ESP_ROM_HAS_CRC_BE = 1
const CONFIG_ESP_ROM_UART_CLK_IS_XTAL = 1
const CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM = 3
const CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING = 1
const CONFIG_ESP_ROM_GET_CLK_FREQ = 1
const CONFIG_ESP_ROM_HAS_HAL_WDT = 1
const CONFIG_ESP_ROM_HAS_HAL_SYSTIMER = 1
const CONFIG_ESP_ROM_HAS_HEAP_TLSF = 1
const CONFIG_ESP_ROM_TLSF_CHECK_PATCH = 1
const CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH = 1
const CONFIG_ESP_ROM_HAS_LAYOUT_TABLE = 1
const CONFIG_ESP_ROM_HAS_SPI_FLASH = 1
const CONFIG_ESP_ROM_WITHOUT_REGI2C = 1
const CONFIG_ESP_ROM_HAS_NEWLIB = 1
const CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT = 1
const CONFIG_ESP_ROM_HAS_NEWLIB_NANO_PRINTF_FLOAT_BUG = 1
const CONFIG_ESP_ROM_WDT_INIT_PATCH = 1
const CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE = 1
const CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT = 1
const CONFIG_ESP_ROM_HAS_SW_FLOAT = 1
const CONFIG_ESP_ROM_HAS_VERSION = 1
const CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB = 1
const CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC = 1
const CONFIG_BOOT_ROM_LOG_ALWAYS_ON = 1
const CONFIG_ESPTOOLPY_FLASHMODE_DIO = 1
const CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR = 1
const CONFIG_ESPTOOLPY_FLASHMODE = "dio"
const CONFIG_ESPTOOLPY_FLASHFREQ_64M = 1
const CONFIG_ESPTOOLPY_FLASHFREQ = "48m"
const CONFIG_ESPTOOLPY_FLASHSIZE_2MB = 1
const CONFIG_ESPTOOLPY_FLASHSIZE = "2MB"
const CONFIG_ESPTOOLPY_BEFORE_RESET = 1
const CONFIG_ESPTOOLPY_BEFORE = "default_reset"
const CONFIG_ESPTOOLPY_AFTER_RESET = 1
const CONFIG_ESPTOOLPY_AFTER = "hard_reset"
const CONFIG_ESPTOOLPY_MONITOR_BAUD = 115200
const CONFIG_PARTITION_TABLE_SINGLE_APP = 1
const CONFIG_PARTITION_TABLE_CUSTOM_FILENAME = "partitions.csv"
const CONFIG_PARTITION_TABLE_FILENAME = "partitions_singleapp.csv"
const CONFIG_PARTITION_TABLE_OFFSET = 0x8000
const CONFIG_PARTITION_TABLE_MD5 = 1
const CONFIG_COMPILER_OPTIMIZATION_DEBUG = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE = 1
const CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE = 1
const CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL = 2
const CONFIG_COMPILER_HIDE_PATHS_MACROS = 1
const CONFIG_COMPILER_STACK_CHECK_MODE_NONE = 1
const CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS = 1
const CONFIG_COMPILER_RT_LIB_GCCLIB = 1
const CONFIG_COMPILER_RT_LIB_NAME = "gcc"
const CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING = 1
const CONFIG_APPTRACE_DEST_NONE = 1
const CONFIG_APPTRACE_DEST_UART_NONE = 1
const CONFIG_APPTRACE_UART_TASK_PRIO = 1
const CONFIG_APPTRACE_LOCK_ENABLE = 1
const CONFIG_EFUSE_MAX_BLK_LEN = 256
const CONFIG_ESP_TLS_USING_MBEDTLS = 1
const CONFIG_ESP_TLS_USE_DS_PERIPHERAL = 1
const CONFIG_ESP_COEX_ENABLED = 1
const CONFIG_ESP_ERR_TO_NAME_LOOKUP = 1
const CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM = 1
const CONFIG_GPTIMER_OBJ_CACHE_SAFE = 1
const CONFIG_SPI_MASTER_ISR_IN_IRAM = 1
const CONFIG_SPI_SLAVE_ISR_IN_IRAM = 1
const CONFIG_USJ_ENABLE_USB_SERIAL_JTAG = 1
const CONFIG_ETH_ENABLED = 1
const CONFIG_ETH_USE_SPI_ETHERNET = 1
const CONFIG_ESP_EVENT_POST_FROM_ISR = 1
const CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR = 1
const CONFIG_ESP_GDBSTUB_ENABLED = 1
const CONFIG_ESP_GDBSTUB_SUPPORT_TASKS = 1
const CONFIG_ESP_GDBSTUB_MAX_TASKS = 32
const CONFIG_ESPHID_TASK_SIZE_BT = 2048
const CONFIG_ESPHID_TASK_SIZE_BLE = 4096
const CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS = 1
const CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT = 2000
const CONFIG_HTTPD_MAX_REQ_HDR_LEN = 512
const CONFIG_HTTPD_MAX_URI_LEN = 512
const CONFIG_HTTPD_ERR_RESP_NO_DELAY = 1
const CONFIG_HTTPD_PURGE_BUF_LEN = 32
const CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP32H2_REV_MIN_0 = 1
const CONFIG_ESP32H2_REV_MIN_FULL = 0
const CONFIG_ESP_REV_MIN_FULL = 0
const CONFIG_ESP32H2_REV_MAX_FULL = 199
const CONFIG_ESP_REV_MAX_FULL = 199
const CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL = 0
const CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL = 99
const CONFIG_ESP_MAC_ADDR_UNIVERSE_BT = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154 = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_TWO = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES = 2
const CONFIG_ESP32H2_UNIVERSAL_MAC_ADDRESSES_TWO = 1
const CONFIG_ESP32H2_UNIVERSAL_MAC_ADDRESSES = 2
const CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND = 1
const CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND = 1
const CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY = 0
const CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS = 1
const CONFIG_RTC_CLK_SRC_INT_RC = 1
const CONFIG_RTC_CLK_CAL_CYCLES = 1024
const CONFIG_GDMA_CTRL_FUNC_IN_IRAM = 1
const CONFIG_GDMA_ISR_HANDLER_IN_IRAM = 1
const CONFIG_GDMA_OBJ_DRAM_SAFE = 1
const CONFIG_XTAL_FREQ_32 = 1
const CONFIG_XTAL_FREQ = 32
const CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM = 1
const CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL = 120
const CONFIG_ESP_NETIF_TCPIP_LWIP = 1
const CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API = 1
const CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC = 1
const CONFIG_ESP_PHY_ENABLED = 1
const CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE = 1
const CONFIG_ESP_PHY_MAX_WIFI_TX_POWER = 20
const CONFIG_ESP_PHY_MAX_TX_POWER = 20
const CONFIG_ESP_PHY_RF_CAL_PARTIAL = 1
const CONFIG_ESP_PHY_CALIBRATION_MODE = 0
const CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP = 1
const CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP = 1
const CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW = 1
const CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL = 1
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_96 = 1
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ = 96
const CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT = 1
const CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS = 0
const CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE = 1
const CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK = 1
const CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP = 1
const CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT = 1
const CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE = 32
const CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE = 2304
const CONFIG_ESP_MAIN_TASK_STACK_SIZE = 3584
const CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_MAIN_TASK_AFFINITY = 0x0
const CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE = 2048
const CONFIG_ESP_CONSOLE_UART_DEFAULT = 1
const CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG = 1
const CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED = 1
const CONFIG_ESP_CONSOLE_UART = 1
const CONFIG_ESP_CONSOLE_UART_NUM = 0
const CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM = 0
const CONFIG_ESP_CONSOLE_UART_BAUDRATE = 115200
const CONFIG_ESP_INT_WDT = 1
const CONFIG_ESP_INT_WDT_TIMEOUT_MS = 300
const CONFIG_ESP_TASK_WDT_EN = 1
const CONFIG_ESP_TASK_WDT_INIT = 1
const CONFIG_ESP_TASK_WDT_TIMEOUT_S = 5
const CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 = 1
const CONFIG_ESP_DEBUG_OCDAWARE = 1
const CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 = 1
const CONFIG_ESP_BROWNOUT_DET = 1
const CONFIG_ESP_BROWNOUT_DET_LVL_SEL_0 = 1
const CONFIG_ESP_BROWNOUT_DET_LVL = 0
const CONFIG_ESP_SYSTEM_BROWNOUT_INTR = 1
const CONFIG_ESP_SYSTEM_HW_STACK_GUARD = 1
const CONFIG_ESP_SYSTEM_BBPLL_RECALIB = 1
const CONFIG_ESP_SYSTEM_HW_PC_RECORD = 1
const CONFIG_ESP_IPC_TASK_STACK_SIZE = 1024
const CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER = 1
const CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER = 1
const CONFIG_ESP_TIMER_TASK_STACK_SIZE = 3584
const CONFIG_ESP_TIMER_INTERRUPT_LEVEL = 1
const CONFIG_ESP_TIMER_TASK_AFFINITY = 0x0
const CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_IMPL_SYSTIMER = 1
const CONFIG_ESP_COREDUMP_ENABLE_TO_NONE = 1
const CONFIG_FATFS_VOLUME_COUNT = 2
const CONFIG_FATFS_LFN_NONE = 1
const CONFIG_FATFS_SECTOR_4096 = 1
const CONFIG_FATFS_CODEPAGE_437 = 1
const CONFIG_FATFS_CODEPAGE = 437
const CONFIG_FATFS_FS_LOCK = 0
const CONFIG_FATFS_TIMEOUT_MS = 10000
const CONFIG_FATFS_PER_FILE_CACHE = 1
const CONFIG_FATFS_USE_STRFUNC_NONE = 1
const CONFIG_FATFS_VFS_FSTAT_BLKSIZE = 0
const CONFIG_FATFS_LINK_LOCK = 1
const CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT = 0
const CONFIG_FATFS_DONT_TRUST_LAST_ALLOC = 0
const CONFIG_FREERTOS_UNICORE = 1
const CONFIG_FREERTOS_HZ = 100
const CONFIG_FREERTOS_OPTIMIZED_SCHEDULER = 1
const CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY = 1
const CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS = 1
const CONFIG_FREERTOS_IDLE_TASK_STACKSIZE = 1536
const CONFIG_FREERTOS_MAX_TASK_NAME_LEN = 16
const CONFIG_FREERTOS_USE_TIMERS = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME = "Tmr Svc"
const CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_TIMER_TASK_PRIORITY = 1
const CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH = 2048
const CONFIG_FREERTOS_TIMER_QUEUE_LENGTH = 10
const CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE = 0
const CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES = 1
const CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER = 1
const CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS = 1
const CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER = 1
const CONFIG_FREERTOS_ISR_STACKSIZE = 1536
const CONFIG_FREERTOS_INTERRUPT_BACKTRACE = 1
const CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER = 1
const CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 = 1
const CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER = 1
const CONFIG_FREERTOS_PORT = 1
const CONFIG_FREERTOS_NO_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION = 1
const CONFIG_FREERTOS_DEBUG_OCDAWARE = 1
const CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT = 1
const CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH = 1
const CONFIG_FREERTOS_NUMBER_OF_CORES = 1
const CONFIG_HAL_ASSERTION_EQUALS_SYSTEM = 1
const CONFIG_HAL_DEFAULT_ASSERTION_LEVEL = 2
const CONFIG_HAL_SYSTIMER_USE_ROM_IMPL = 1
const CONFIG_HAL_WDT_USE_ROM_IMPL = 1
const CONFIG_HAL_SPI_MASTER_FUNC_IN_IRAM = 1
const CONFIG_HAL_SPI_SLAVE_FUNC_IN_IRAM = 1
const CONFIG_HEAP_POISONING_DISABLED = 1
const CONFIG_HEAP_TRACING_OFF = 1
const CONFIG_HEAP_TLSF_USE_ROM_IMPL = 1
const CONFIG_IEEE802154_ENABLED = 1
const CONFIG_IEEE802154_RX_BUFFER_SIZE = 20
const CONFIG_IEEE802154_CCA_ED = 1
const CONFIG_IEEE802154_CCA_MODE = 1
const CONFIG_IEEE802154_PENDING_TABLE_SIZE = 20
const CONFIG_IEEE802154_TIMING_OPTIMIZATION = 1
const CONFIG_LOG_DEFAULT_LEVEL_INFO = 1
const CONFIG_LOG_DEFAULT_LEVEL = 3
const CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT = 1
const CONFIG_LOG_MAXIMUM_LEVEL = 3
const CONFIG_LOG_DYNAMIC_LEVEL_CONTROL = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST = 1
const CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE = 31
const CONFIG_LOG_TIMESTAMP_SOURCE_RTOS = 1
const CONFIG_LWIP_ENABLE = 1
const CONFIG_LWIP_LOCAL_HOSTNAME = "espressif"
const CONFIG_LWIP_TCPIP_TASK_PRIO = 18
const CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES = 1
const CONFIG_LWIP_TIMERS_ONDEMAND = 1
const CONFIG_LWIP_ND6 = 1
const CONFIG_LWIP_MAX_SOCKETS = 10
const CONFIG_LWIP_SO_REUSE = 1
const CONFIG_LWIP_SO_REUSE_RXTOALL = 1
const CONFIG_LWIP_IP_DEFAULT_TTL = 64
const CONFIG_LWIP_IP4_FRAG = 1
const CONFIG_LWIP_IP6_FRAG = 1
const CONFIG_LWIP_IP_REASS_MAX_PBUFS = 10
const CONFIG_LWIP_ESP_GRATUITOUS_ARP = 1
const CONFIG_LWIP_GARP_TMR_INTERVAL = 60
const CONFIG_LWIP_ESP_MLDV6_REPORT = 1
const CONFIG_LWIP_MLDV6_TMR_INTERVAL = 40
const CONFIG_LWIP_TCPIP_RECVMBOX_SIZE = 32
const CONFIG_LWIP_DHCP_DOES_ARP_CHECK = 1
const CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID = 1
const CONFIG_LWIP_DHCP_OPTIONS_LEN = 68
const CONFIG_LWIP_NUM_NETIF_CLIENT_DATA = 0
const CONFIG_LWIP_DHCP_COARSE_TIMER_SECS = 1
const CONFIG_LWIP_DHCPS = 1
const CONFIG_LWIP_DHCPS_LEASE_UNIT = 60
const CONFIG_LWIP_DHCPS_MAX_STATION_NUM = 8
const CONFIG_LWIP_DHCPS_STATIC_ENTRIES = 1
const CONFIG_LWIP_DHCPS_ADD_DNS = 1
const CONFIG_LWIP_IPV4 = 1
const CONFIG_LWIP_IPV6 = 1
const CONFIG_LWIP_IPV6_NUM_ADDRESSES = 3
const CONFIG_LWIP_NETIF_LOOPBACK = 1
const CONFIG_LWIP_LOOPBACK_MAX_PBUFS = 8
const CONFIG_LWIP_MAX_ACTIVE_TCP = 16
const CONFIG_LWIP_MAX_LISTENING_TCP = 16
const CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION = 1
const CONFIG_LWIP_TCP_MAXRTX = 12
const CONFIG_LWIP_TCP_SYNMAXRTX = 12
const CONFIG_LWIP_TCP_MSS = 1440
const CONFIG_LWIP_TCP_TMR_INTERVAL = 250
const CONFIG_LWIP_TCP_MSL = 60000
const CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT = 20000
const CONFIG_LWIP_TCP_SND_BUF_DEFAULT = 5760
const CONFIG_LWIP_TCP_WND_DEFAULT = 5760
const CONFIG_LWIP_TCP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE = 6
const CONFIG_LWIP_TCP_QUEUE_OOSEQ = 1
const CONFIG_LWIP_TCP_OOSEQ_TIMEOUT = 6
const CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS = 4
const CONFIG_LWIP_TCP_OVERSIZE_MSS = 1
const CONFIG_LWIP_TCP_RTO_TIME = 1500
const CONFIG_LWIP_MAX_UDP_PCBS = 16
const CONFIG_LWIP_UDP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_CHECKSUM_CHECK_ICMP = 1
const CONFIG_LWIP_TCPIP_TASK_STACK_SIZE = 3072
const CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY = 1
const CONFIG_LWIP_TCPIP_TASK_AFFINITY = 0x7FFFFFFF
const CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE = 3
const CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS = 5
const CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES = 5
const CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS = 3
const CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS = 10
const CONFIG_LWIP_ICMP = 1
const CONFIG_LWIP_MAX_RAW_PCBS = 16
const CONFIG_LWIP_SNTP_MAX_SERVERS = 1
const CONFIG_LWIP_SNTP_UPDATE_DELAY = 3600000
const CONFIG_LWIP_SNTP_STARTUP_DELAY = 1
const CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY = 5000
const CONFIG_LWIP_DNS_MAX_HOST_IP = 1
const CONFIG_LWIP_DNS_MAX_SERVERS = 3
const CONFIG_LWIP_BRIDGEIF_MAX_PORTS = 7
const CONFIG_LWIP_ESP_LWIP_ASSERT = 1
const CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT = 1
const CONFIG_LWIP_HOOK_IP6_ROUTE_NONE = 1
const CONFIG_LWIP_HOOK_ND6_GET_GW_NONE = 1
const CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE = 1
const CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT = 1
const CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC = 1
const CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN = 1
const CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN = 16384
const CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN = 4096
const CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE = 1
const CONFIG_MBEDTLS_PKCS7_C = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS = 200
const CONFIG_MBEDTLS_HARDWARE_AES = 1
const CONFIG_MBEDTLS_AES_USE_INTERRUPT = 1
const CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL = 0
const CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER = 1
const CONFIG_MBEDTLS_HARDWARE_MPI = 1
const CONFIG_MBEDTLS_LARGE_KEY_SOFTWARE_MPI = 1
const CONFIG_MBEDTLS_MPI_USE_INTERRUPT = 1
const CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL = 0
const CONFIG_MBEDTLS_HARDWARE_SHA = 1
const CONFIG_MBEDTLS_HARDWARE_ECC = 1
const CONFIG_MBEDTLS_ECC_OTHER_CURVES_SOFT_FALLBACK = 1
const CONFIG_MBEDTLS_ROM_MD5 = 1
const CONFIG_MBEDTLS_HARDWARE_ECDSA_VERIFY = 1
const CONFIG_MBEDTLS_HAVE_TIME = 1
const CONFIG_MBEDTLS_ECDSA_DETERMINISTIC = 1
const CONFIG_MBEDTLS_SHA1_C = 1
const CONFIG_MBEDTLS_SHA512_C = 1
const CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT = 1
const CONFIG_MBEDTLS_TLS_SERVER = 1
const CONFIG_MBEDTLS_TLS_CLIENT = 1
const CONFIG_MBEDTLS_TLS_ENABLED = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA = 1
const CONFIG_MBEDTLS_SSL_RENEGOTIATION = 1
const CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 = 1
const CONFIG_MBEDTLS_SSL_ALPN = 1
const CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_AES_C = 1
const CONFIG_MBEDTLS_CCM_C = 1
const CONFIG_MBEDTLS_GCM_C = 1
const CONFIG_MBEDTLS_PEM_PARSE_C = 1
const CONFIG_MBEDTLS_PEM_WRITE_C = 1
const CONFIG_MBEDTLS_X509_CRL_PARSE_C = 1
const CONFIG_MBEDTLS_X509_CSR_PARSE_C = 1
const CONFIG_MBEDTLS_ECP_C = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED = 1
const CONFIG_MBEDTLS_ECDH_C = 1
const CONFIG_MBEDTLS_ECDSA_C = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED = 1
const CONFIG_MBEDTLS_ECP_NIST_OPTIM = 1
const CONFIG_MBEDTLS_ERROR_STRINGS = 1
const CONFIG_MBEDTLS_FS_IO = 1
const CONFIG_MQTT_PROTOCOL_311 = 1
const CONFIG_MQTT_TRANSPORT_SSL = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE = 1
const CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF = 1
const CONFIG_NEWLIB_STDIN_LINE_ENDING_CR = 1
const CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION = 1
const CONFIG_PTHREAD_TASK_PRIO_DEFAULT = 5
const CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT = 3072
const CONFIG_PTHREAD_STACK_MIN = 768
const CONFIG_PTHREAD_TASK_NAME_DEFAULT = "pthread"
const CONFIG_MMU_PAGE_SIZE_32KB = 1
const CONFIG_MMU_PAGE_MODE = "32KB"
const CONFIG_MMU_PAGE_SIZE = 0x8000
const CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC = 1
const CONFIG_SPI_FLASH_BROWNOUT_RESET = 1
const CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US = 50
const CONFIG_SPI_FLASH_ROM_DRIVER_PATCH = 1
const CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS = 1
const CONFIG_SPI_FLASH_YIELD_DURING_ERASE = 1
const CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS = 20
const CONFIG_SPI_FLASH_ERASE_YIELD_TICKS = 1
const CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE = 8192
const CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED = 1
const CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE = 1
const CONFIG_SPIFFS_MAX_PARTITIONS = 3
const CONFIG_SPIFFS_CACHE = 1
const CONFIG_SPIFFS_CACHE_WR = 1
const CONFIG_SPIFFS_PAGE_CHECK = 1
const CONFIG_SPIFFS_GC_MAX_RUNS = 10
const CONFIG_SPIFFS_PAGE_SIZE = 256
const CONFIG_SPIFFS_OBJ_NAME_LEN = 32
const CONFIG_SPIFFS_USE_MAGIC = 1
const CONFIG_SPIFFS_USE_MAGIC_LENGTH = 1
const CONFIG_SPIFFS_META_LENGTH = 4
const CONFIG_SPIFFS_USE_MTIME = 1
const CONFIG_WS_TRANSPORT = 1
const CONFIG_WS_BUFFER_SIZE = 1024
const CONFIG_UNITY_ENABLE_FLOAT = 1
const CONFIG_UNITY_ENABLE_DOUBLE = 1
const CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER = 1
const CONFIG_VFS_SUPPORT_IO = 1
const CONFIG_VFS_SUPPORT_DIR = 1
const CONFIG_VFS_SUPPORT_SELECT = 1
const CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT = 1
const CONFIG_VFS_SUPPORT_TERMIOS = 1
const CONFIG_VFS_MAX_COUNT = 8
const CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS = 1
const CONFIG_VFS_INITIALIZE_DEV_NULL = 1
const CONFIG_WL_SECTOR_SIZE_4096 = 1
const CONFIG_WL_SECTOR_SIZE = 4096
const CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES = 16
const CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT = 30
const X_ATEXIT_SIZE = 32
const X_REENT_EMERGENCY_SIZE = 25
const X_REENT_ASCTIME_SIZE = 26
const X_REENT_SIGNAL_SIZE = 24
const EXIT_FAILURE = 1
const EXIT_SUCCESS = 0
const BIT31 = 0x80000000
const BIT30 = 0x40000000
const BIT29 = 0x20000000
const BIT28 = 0x10000000
const BIT27 = 0x08000000
const BIT26 = 0x04000000
const BIT25 = 0x02000000
const BIT24 = 0x01000000
const BIT23 = 0x00800000
const BIT22 = 0x00400000
const BIT21 = 0x00200000
const BIT20 = 0x00100000
const BIT19 = 0x00080000
const BIT18 = 0x00040000
const BIT17 = 0x00020000
const BIT16 = 0x00010000
const BIT15 = 0x00008000
const BIT14 = 0x00004000
const BIT13 = 0x00002000
const BIT12 = 0x00001000
const BIT11 = 0x00000800
const BIT10 = 0x00000400
const BIT9 = 0x00000200
const BIT8 = 0x00000100
const BIT7 = 0x00000080
const BIT6 = 0x00000040
const BIT5 = 0x00000020
const BIT4 = 0x00000010
const BIT3 = 0x00000008
const BIT2 = 0x00000004
const BIT1 = 0x00000002
const BIT0 = 0x00000001
const SOC_CAPS_ECO_VER_MAX = 102
const SOC_ADC_SUPPORTED = 1
const SOC_ANA_CMPR_SUPPORTED = 1
const SOC_DEDICATED_GPIO_SUPPORTED = 1
const SOC_UART_SUPPORTED = 1
const SOC_GDMA_SUPPORTED = 1
const SOC_AHB_GDMA_SUPPORTED = 1
const SOC_ASYNC_MEMCPY_SUPPORTED = 1
const SOC_PCNT_SUPPORTED = 1
const SOC_MCPWM_SUPPORTED = 1
const SOC_TWAI_SUPPORTED = 1
const SOC_PHY_SUPPORTED = 1
const SOC_BT_SUPPORTED = 1
const SOC_GPTIMER_SUPPORTED = 1
const SOC_IEEE802154_SUPPORTED = 1
const SOC_IEEE802154_BLE_ONLY = 1
const SOC_USB_SERIAL_JTAG_SUPPORTED = 1
const SOC_TEMP_SENSOR_SUPPORTED = 1
const SOC_SUPPORTS_SECURE_DL_MODE = 1
const SOC_EFUSE_KEY_PURPOSE_FIELD = 1
const SOC_EFUSE_SUPPORTED = 1
const SOC_RTC_FAST_MEM_SUPPORTED = 1
const SOC_RTC_MEM_SUPPORTED = 1
const SOC_I2S_SUPPORTED = 1
const SOC_SDM_SUPPORTED = 1
const SOC_ETM_SUPPORTED = 1
const SOC_RMT_SUPPORTED = 1
const SOC_PARLIO_SUPPORTED = 1
const SOC_GPSPI_SUPPORTED = 1
const SOC_LEDC_SUPPORTED = 1
const SOC_I2C_SUPPORTED = 1
const SOC_SYSTIMER_SUPPORTED = 1
const SOC_SUPPORT_COEXISTENCE = 1
const SOC_AES_SUPPORTED = 1
const SOC_MPI_SUPPORTED = 1
const SOC_SHA_SUPPORTED = 1
const SOC_HMAC_SUPPORTED = 1
const SOC_DIG_SIGN_SUPPORTED = 1
const SOC_ECC_SUPPORTED = 1
const SOC_ECC_EXTENDED_MODES_SUPPORTED = 1
const SOC_ECDSA_SUPPORTED = 1
const SOC_FLASH_ENC_SUPPORTED = 1
const SOC_SECURE_BOOT_SUPPORTED = 1
const SOC_BOD_SUPPORTED = 1
const SOC_APM_SUPPORTED = 1
const SOC_PMU_SUPPORTED = 1
const SOC_LP_TIMER_SUPPORTED = 1
const SOC_LP_AON_SUPPORTED = 1
const SOC_PAU_SUPPORTED = 1
const SOC_CLK_TREE_SUPPORTED = 1
const SOC_ASSIST_DEBUG_SUPPORTED = 1
const SOC_WDT_SUPPORTED = 1
const SOC_SPI_FLASH_SUPPORTED = 1
const SOC_RNG_SUPPORTED = 1
const SOC_LIGHT_SLEEP_SUPPORTED = 1
const SOC_DEEP_SLEEP_SUPPORTED = 1
const SOC_MODEM_CLOCK_SUPPORTED = 1
const SOC_PM_SUPPORTED = 1
const SOC_XTAL_SUPPORT_32M = 1
const SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN = 1
const SOC_ADC_DIG_CTRL_SUPPORTED = 1
const SOC_ADC_DIG_IIR_FILTER_SUPPORTED = 1
const SOC_ADC_MONITOR_SUPPORTED = 1
const SOC_ADC_DMA_SUPPORTED = 1
const SOC_ADC_SAMPLE_FREQ_THRES_HIGH = 83333
const SOC_ADC_SAMPLE_FREQ_THRES_LOW = 611
const SOC_ADC_SHARED_POWER = 1
const SOC_BROWNOUT_RESET_SUPPORTED = 1
const SOC_SHARED_IDCACHE_SUPPORTED = 1
const SOC_CACHE_FREEZE_SUPPORTED = 1
const SOC_CPU_INTR_NUM = 32
const SOC_CPU_HAS_FLEXIBLE_INTC = 1
const SOC_INT_PLIC_SUPPORTED = 1
const SOC_CPU_HAS_CSR_PC = 1
const SOC_CPU_BREAKPOINTS_NUM = 4
const SOC_CPU_WATCHPOINTS_NUM = 4
const SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 0x80000000
const SOC_CPU_HAS_PMA = 1
const SOC_CPU_IDRAM_SPLIT_USING_PMP = 1
const SOC_CPU_PMP_REGION_GRANULARITY = 4
const SOC_GDMA_PAIRS_PER_GROUP_MAX = 3
const SOC_GDMA_SUPPORT_ETM = 1
const SOC_GDMA_SUPPORT_SLEEP_RETENTION = 1
const SOC_ETM_CHANNELS_PER_GROUP = 50
const SOC_ETM_SUPPORT_SLEEP_RETENTION = 1
const SOC_GPIO_PIN_COUNT = 28
const SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER = 1
const SOC_GPIO_FLEX_GLITCH_FILTER_NUM = 8
const SOC_GPIO_SUPPORT_PIN_HYS_FILTER = 1
const SOC_GPIO_SUPPORT_PIN_HYS_CTRL_BY_EFUSE = 1
const SOC_GPIO_SUPPORT_ETM = 1
const SOC_GPIO_IN_RANGE_MAX = 27
const SOC_GPIO_OUT_RANGE_MAX = 27
const SOC_I2S_SUPPORT_SLEEP_RETENTION = 1
const SOC_MPU_CONFIGURABLE_REGIONS_SUPPORTED = 0
const SOC_MPU_REGIONS_MAX_NUM = 8
const SOC_MPU_REGION_RO_SUPPORTED = 0
const SOC_MPU_REGION_WO_SUPPORTED = 0
const SOC_PCNT_UNITS_PER_GROUP = 4
const SOC_PCNT_CHANNELS_PER_UNIT = 2
const SOC_PCNT_THRES_POINT_PER_UNIT = 2
const SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE = 1
const SOC_PCNT_SUPPORT_STEP_NOTIFY = 1
const SOC_PCNT_SUPPORT_SLEEP_RETENTION = 1
const SOC_RMT_TX_CANDIDATES_PER_GROUP = 2
const SOC_RMT_RX_CANDIDATES_PER_GROUP = 2
const SOC_RMT_CHANNELS_PER_GROUP = 4
const SOC_RMT_MEM_WORDS_PER_CHANNEL = 48
const SOC_RMT_SUPPORT_RX_PINGPONG = 1
const SOC_RMT_SUPPORT_RX_DEMODULATION = 1
const SOC_RMT_SUPPORT_TX_ASYNC_STOP = 1
const SOC_RMT_SUPPORT_TX_LOOP_COUNT = 1
const SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP = 1
const SOC_RMT_SUPPORT_TX_SYNCHRO = 1
const SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY = 1
const SOC_RMT_SUPPORT_XTAL = 1
const SOC_RMT_SUPPORT_RC_FAST = 1
const SOC_RMT_SUPPORT_SLEEP_RETENTION = 1
const SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH = 8
const SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH = 8
const SOC_PARLIO_TX_CLK_SUPPORT_GATING = 1
const SOC_PARLIO_RX_CLK_SUPPORT_GATING = 1
const SOC_PARLIO_RX_CLK_SUPPORT_OUTPUT = 1
const SOC_PARLIO_TRANS_BIT_ALIGN = 1
const SOC_PARLIO_SUPPORT_SLEEP_RETENTION = 1
const SOC_SDM_CHANNELS_PER_GROUP = 4
const SOC_SDM_CLK_SUPPORT_PLL_F48M = 1
const SOC_SDM_CLK_SUPPORT_XTAL = 1
const SOC_SPI_PERIPH_NUM = 2
const SOC_SPI_MAX_CS_NUM = 6
const SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const SOC_SPI_SUPPORT_DDRCLK = 1
const SOC_SPI_SLAVE_SUPPORT_SEG_TRANS = 1
const SOC_SPI_SUPPORT_CD_SIG = 1
const SOC_SPI_SUPPORT_CONTINUOUS_TRANS = 1
const SOC_SPI_SUPPORT_SLAVE_HD_VER2 = 1
const SOC_SPI_SUPPORT_SLEEP_RETENTION = 1
const SOC_SPI_SUPPORT_CLK_XTAL = 1
const SOC_SPI_SUPPORT_CLK_PLL_F48M = 1
const SOC_SPI_SUPPORT_CLK_RC_FAST = 1
const SOC_SPI_SCT_SUPPORTED = 1
const SOC_SPI_SCT_REG_NUM = 14
const SOC_SPI_SCT_CONF_BITLEN_MAX = 0x3FFFA
const SOC_MEMSPI_IS_INDEPENDENT = 1
const SOC_SPI_MAX_PRE_DIVIDER = 16
const SOC_MEMSPI_SRC_FREQ_64M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_32M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_16M_SUPPORTED = 1
const SOC_MEMSPI_FLASH_CLK_SRC_IS_INDEPENDENT = 1
const SOC_SYSTIMER_COUNTER_NUM = 2
const SOC_SYSTIMER_ALARM_NUM = 3
const SOC_SYSTIMER_BIT_WIDTH_LO = 32
const SOC_SYSTIMER_BIT_WIDTH_HI = 20
const SOC_SYSTIMER_FIXED_DIVIDER = 1
const SOC_SYSTIMER_SUPPORT_RC_FAST = 1
const SOC_SYSTIMER_INT_LEVEL = 1
const SOC_SYSTIMER_ALARM_MISS_COMPENSATE = 1
const SOC_SYSTIMER_SUPPORT_ETM = 1
const SOC_LP_TIMER_BIT_WIDTH_LO = 32
const SOC_LP_TIMER_BIT_WIDTH_HI = 16
const SOC_TWAI_CLK_SUPPORT_XTAL = 1
const SOC_TWAI_BRP_MIN = 2
const SOC_TWAI_BRP_MAX = 32768
const SOC_TWAI_SUPPORTS_RX_STATUS = 1
const SOC_TWAI_SUPPORT_SLEEP_RETENTION = 1
const SOC_EFUSE_DIS_PAD_JTAG = 1
const SOC_EFUSE_DIS_USB_JTAG = 1
const SOC_EFUSE_DIS_DIRECT_BOOT = 1
const SOC_EFUSE_SOFT_DIS_JTAG = 1
const SOC_EFUSE_DIS_ICACHE = 1
const SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK = 1
const SOC_EFUSE_ECDSA_USE_HARDWARE_K = 1
const SOC_EFUSE_ECDSA_KEY = 1
const SOC_SECURE_BOOT_V2_RSA = 1
const SOC_SECURE_BOOT_V2_ECC = 1
const SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS = 3
const SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS = 1
const SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY = 1
const SOC_FLASH_ENCRYPTION_XTS_AES = 1
const SOC_FLASH_ENCRYPTION_XTS_AES_128 = 1
const SOC_FLASH_ENCRYPTION_XTS_AES_SUPPORT_PSEUDO_ROUND = 1
const SOC_APM_CTRL_FILTER_SUPPORTED = 1
const SOC_CRYPTO_DPA_PROTECTION_SUPPORTED = 1
const SOC_ECC_CONSTANT_TIME_POINT_MUL = 1
const SOC_RCC_IS_INDEPENDENT = 1
const X__SLBF = 0x0001
const X__SNBF = 0x0002
const X__SRD = 0x0004
const X__SWR = 0x0008
const X__SRW = 0x0010
const X__SEOF = 0x0020
const X__SERR = 0x0040
const X__SMBF = 0x0080
const X__SAPP = 0x0100
const X__SSTR = 0x0200
const X__SOPT = 0x0400
const X__SNPT = 0x0800
const X__SOFF = 0x1000
const X__SORD = 0x2000
const X__SL64 = 0x8000
const X__SNLK = 0x0001
const X__SWID = 0x2000
const X_IOFBF = 0
const X_IOLBF = 1
const X_IONBF = 2
const FOPEN_MAX = 20
const FILENAME_MAX = 1024
const P_tmpdir = "/tmp"
const SEEK_SET = 0
const SEEK_CUR = 1
const SEEK_END = 2
const TMP_MAX = 26
const L_cuserid = 9
const L_ctermid = 16
const ESP_OK = 0
const ESP_ERR_NO_MEM = 0x101
const ESP_ERR_INVALID_ARG = 0x102
const ESP_ERR_INVALID_STATE = 0x103
const ESP_ERR_INVALID_SIZE = 0x104
const ESP_ERR_NOT_FOUND = 0x105
const ESP_ERR_NOT_SUPPORTED = 0x106
const ESP_ERR_TIMEOUT = 0x107
const ESP_ERR_INVALID_RESPONSE = 0x108
const ESP_ERR_INVALID_CRC = 0x109
const ESP_ERR_INVALID_VERSION = 0x10A
const ESP_ERR_INVALID_MAC = 0x10B
const ESP_ERR_NOT_FINISHED = 0x10C
const ESP_ERR_NOT_ALLOWED = 0x10D
const ESP_ERR_WIFI_BASE = 0x3000
const ESP_ERR_MESH_BASE = 0x4000
const ESP_ERR_FLASH_BASE = 0x6000
const ESP_ERR_HW_CRYPTO_BASE = 0xc000
const ESP_ERR_MEMPROT_BASE = 0xd000
const X__BIT_TYPES_DEFINED__ = 1
const X_LITTLE_ENDIAN = 1234
const X_BIG_ENDIAN = 4321
const X_PDP_ENDIAN = 3412
const X_QUAD_HIGHWORD = 1
const X_QUAD_LOWWORD = 0
const FD_SETSIZE = 64
const SCHED_OTHER = 0
const SCHED_FIFO = 1
const SCHED_RR = 2
const PTHREAD_SCOPE_PROCESS = 0
const PTHREAD_SCOPE_SYSTEM = 1
const PTHREAD_INHERIT_SCHED = 1
const PTHREAD_EXPLICIT_SCHED = 2
const PTHREAD_CREATE_DETACHED = 0
const PTHREAD_CREATE_JOINABLE = 1
const PTHREAD_MUTEX_NORMAL = 0
const PTHREAD_MUTEX_RECURSIVE = 1
const PTHREAD_MUTEX_ERRORCHECK = 2
const PTHREAD_MUTEX_DEFAULT = 3
const X_CLOCKS_PER_SEC_ = 1000000
const SIGEV_NONE = 1
const SIGEV_SIGNAL = 2
const SIGEV_THREAD = 3
const SI_USER = 1
const SI_QUEUE = 2
const SI_TIMER = 3
const SI_ASYNCIO = 4
const SI_MESGQ = 5
const SA_NOCLDSTOP = 1
const MINSIGSTKSZ = 2048
const SIGSTKSZ = 8192
const SS_ONSTACK = 0x1
const SS_DISABLE = 0x2
const SIG_SETMASK = 0
const SIG_BLOCK = 1
const SIG_UNBLOCK = 2
const SIGHUP = 1
const SIGINT = 2
const SIGQUIT = 3
const SIGILL = 4
const SIGTRAP = 5
const SIGIOT = 6
const SIGABRT = 6
const SIGEMT = 7
const SIGFPE = 8
const SIGKILL = 9
const SIGBUS = 10
const SIGSEGV = 11
const SIGSYS = 12
const SIGPIPE = 13
const SIGALRM = 14
const SIGTERM = 15
const SIGURG = 16
const SIGSTOP = 17
const SIGTSTP = 18
const SIGCONT = 19
const SIGCHLD = 20
const SIGCLD = 20
const SIGTTIN = 21
const SIGTTOU = 22
const SIGIO = 23
const SIGXCPU = 24
const SIGXFSZ = 25
const SIGVTALRM = 26
const SIGPROF = 27
const SIGWINCH = 28
const SIGLOST = 29
const SIGUSR1 = 30
const SIGUSR2 = 31
const NSIG = 32
const CLOCK_ENABLED = 1
const CLOCK_DISABLED = 0
const CLOCK_ALLOWED = 1
const CLOCK_DISALLOWED = 0
const TIMER_ABSTIME = 4
const X__error_t_defined = 1
const EPERM = 1
const ENOENT = 2
const ESRCH = 3
const EINTR = 4
const EIO = 5
const ENXIO = 6
const E2BIG = 7
const ENOEXEC = 8
const EBADF = 9
const ECHILD = 10
const EAGAIN = 11
const ENOMEM = 12
const EACCES = 13
const EFAULT = 14
const EBUSY = 16
const EEXIST = 17
const EXDEV = 18
const ENODEV = 19
const ENOTDIR = 20
const EISDIR = 21
const EINVAL = 22
const ENFILE = 23
const EMFILE = 24
const ENOTTY = 25
const ETXTBSY = 26
const EFBIG = 27
const ENOSPC = 28
const ESPIPE = 29
const EROFS = 30
const EMLINK = 31
const EPIPE = 32
const EDOM = 33
const ERANGE = 34
const ENOMSG = 35
const EIDRM = 36
const EDEADLK = 45
const ENOLCK = 46
const ENOSTR = 60
const ENODATA = 61
const ETIME = 62
const ENOSR = 63
const ENOLINK = 67
const EPROTO = 71
const EMULTIHOP = 74
const EBADMSG = 77
const EFTYPE = 79
const ENOSYS = 88
const ENOTEMPTY = 90
const ENAMETOOLONG = 91
const ELOOP = 92
const EOPNOTSUPP = 95
const EPFNOSUPPORT = 96
const ECONNRESET = 104
const ENOBUFS = 105
const EAFNOSUPPORT = 106
const EPROTOTYPE = 107
const ENOTSOCK = 108
const ENOPROTOOPT = 109
const ECONNREFUSED = 111
const EADDRINUSE = 112
const ECONNABORTED = 113
const ENETUNREACH = 114
const ENETDOWN = 115
const ETIMEDOUT = 116
const EHOSTDOWN = 117
const EHOSTUNREACH = 118
const EINPROGRESS = 119
const EALREADY = 120
const EDESTADDRREQ = 121
const EMSGSIZE = 122
const EPROTONOSUPPORT = 123
const EADDRNOTAVAIL = 125
const ENETRESET = 126
const EISCONN = 127
const ENOTCONN = 128
const ETOOMANYREFS = 129
const EDQUOT = 132
const ESTALE = 133
const ENOTSUP = 134
const EILSEQ = 138
const EOVERFLOW = 139
const ECANCELED = 140
const ENOTRECOVERABLE = 141
const EOWNERDEAD = 142
const X__ELASTERROR = 2000
const ESHUTDOWN = 110
const EAI_SOCKTYPE = 10
const EAI_AGAIN = 2
const EAI_BADFLAGS = 3
const DR_REG_UART_BASE = 0x60000000
const DR_REG_UART1_BASE = 0x60001000
const DR_REG_SPI0_BASE = 0x60002000
const DR_REG_SPI1_BASE = 0x60003000
const DR_REG_I2C_EXT0_BASE = 0x60004000
const DR_REG_I2C_EXT1_BASE = 0x60005000
const DR_REG_UHCI0_BASE = 0x60006000
const DR_REG_RMT_BASE = 0x60007000
const DR_REG_LEDC_BASE = 0x60008000
const DR_REG_TIMERGROUP0_BASE = 0x60009000
const DR_REG_TIMERGROUP1_BASE = 0x6000A000
const DR_REG_SYSTIMER_BASE = 0x6000B000
const DR_REG_TWAI_BASE = 0x6000C000
const DR_REG_I2S_BASE = 0x6000D000
const DR_REG_APB_SARADC_BASE = 0x6000E000
const DR_REG_USB_SERIAL_JTAG_BASE = 0x6000F000
const DR_REG_INTERRUPT_MATRIX_BASE = 0x60010000
const DR_REG_PCNT_BASE = 0x60012000
const DR_REG_SOC_ETM_BASE = 0x60013000
const DR_REG_MCPWM_BASE = 0x60014000
const DR_REG_PARL_IO_BASE = 0x60015000
const DR_REG_PVT_MONITOR_BASE = 0x60019000
const DR_REG_GDMA_BASE = 0x60080000
const DR_REG_SPI2_BASE = 0x60081000
const DR_REG_AES_BASE = 0x60088000
const DR_REG_SHA_BASE = 0x60089000
const DR_REG_RSA_BASE = 0x6008A000
const DR_REG_ECC_MULT_BASE = 0x6008B000
const DR_REG_DS_BASE = 0x6008C000
const DR_REG_HMAC_BASE = 0x6008D000
const DR_REG_ECDSA_BASE = 0x6008E000
const DR_REG_IO_MUX_BASE = 0x60090000
const DR_REG_MEM_MONITOR_BASE = 0x60092000
const DR_REG_PAU_BASE = 0x60093000
const DR_REG_LPPERI_BASE = 0x600B2800
const DR_REG_GPIO_BASE = 0x60091000
const DR_REG_GPIO_EXT_BASE = 0x60091f00
const DR_REG_MEM_ACS_MONITOR_BASE = 0x60092000
const DR_REG_REGDMA_BASE = 0x60093000
const DR_REG_HP_SYSTEM_BASE = 0x60095000
const DR_REG_PCR_BASE = 0x60096000
const DR_REG_TEE_BASE = 0x60098000
const DR_REG_HP_APM_BASE = 0x60099000
const DR_REG_LP_APM0_BASE = 0x60099800
const DR_REG_MISC_BASE = 0x6009F000
const DR_REG_I2C_ANA_MST_BASE = 0x600AD800
const DR_REG_PMU_BASE = 0x600B0000
const DR_REG_LP_CLKRST_BASE = 0x600B0400
const DR_REG_EFUSE_BASE = 0x600B0800
const DR_REG_LP_TIMER_BASE = 0x600B0C00
const DR_REG_LP_AON_BASE = 0x600B1000
const DR_REG_LP_WDT_BASE = 0x600B1C00
const DR_REG_LP_IO_BASE = 0x600B2000
const DR_REG_LP_ANALOG_PERI_BASE = 0x600B2C00
const DR_REG_LP_APM_BASE = 0x600B3800
const DR_REG_OTP_DEBUG_BASE = 0x600B3C00
const DR_REG_TRACE_BASE = 0x600C0000
const DR_REG_ASSIST_DEBUG_BASE = 0x600C2000
const DR_REG_INTPRI_BASE = 0x600C5000
const DR_REG_CACHE_BASE = 0x600C8000
const PWDET_CONF_REG = 0x600A0810
const IEEE802154_REG_BASE = 0x600A3000
const SOC_IROM_LOW = 0x42000000
const SOC_IROM_MASK_LOW = 0x40000000
const SOC_IROM_MASK_HIGH = 0x40020000
const SOC_DROM_MASK_LOW = 0x40000000
const SOC_DROM_MASK_HIGH = 0x40020000
const SOC_IRAM_LOW = 0x40800000
const SOC_IRAM_HIGH = 0x40850000
const SOC_DRAM_LOW = 0x40800000
const SOC_DRAM_HIGH = 0x40850000
const SOC_RTC_IRAM_LOW = 0x50000000
const SOC_RTC_IRAM_HIGH = 0x50001000
const SOC_RTC_DRAM_LOW = 0x50000000
const SOC_RTC_DRAM_HIGH = 0x50001000
const SOC_RTC_DATA_LOW = 0x50000000
const SOC_RTC_DATA_HIGH = 0x50001000
const SOC_DIRAM_IRAM_LOW = 0x40800000
const SOC_DIRAM_IRAM_HIGH = 0x40850000
const SOC_DIRAM_DRAM_LOW = 0x40800000
const SOC_DIRAM_DRAM_HIGH = 0x40850000
const SOC_DMA_LOW = 0x40800000
const SOC_DMA_HIGH = 0x40850000
const SOC_BYTE_ACCESSIBLE_LOW = 0x40800000
const SOC_BYTE_ACCESSIBLE_HIGH = 0x40850000
const SOC_MEM_INTERNAL_LOW = 0x40800000
const SOC_MEM_INTERNAL_HIGH = 0x40850000
const SOC_MEM_INTERNAL_LOW1 = 0x40800000
const SOC_MEM_INTERNAL_HIGH1 = 0x40850000
const SOC_PERIPHERAL_LOW = 0x60000000
const SOC_PERIPHERAL_HIGH = 0x60100000
const SOC_CPU_SUBSYSTEM_LOW = 0x20000000
const SOC_CPU_SUBSYSTEM_HIGH = 0x30000000
const SOC_ROM_STACK_START = 0x4084f380
const SOC_ROM_STACK_SIZE = 0x2000
const ETS_T1_WDT_INUM = 24
const ETS_CACHEERR_INUM = 25
const ETS_MEMPROT_ERR_INUM = 26
const ETS_ASSIST_DEBUG_INUM = 27
const ETS_MAX_INUM = 31
const ETS_SLC_INUM = 1
const ETS_UART0_INUM = 5
const ETS_UART1_INUM = 5
const ETS_SPI2_INUM = 1
const ETS_GPIO_INUM = 4
const ETS_INVALID_INUM = 0
const SOC_INTERRUPT_LEVEL_MEDIUM = 4
const GPIO_BT_SEL_S = 0
const GPIO_OUT_DATA_ORIG_S = 0
const GPIO_OUT_W1TS_S = 0
const GPIO_OUT_W1TC_S = 0
const GPIO_SDIO_SEL_S = 0
const GPIO_ENABLE_DATA_S = 0
const GPIO_ENABLE_W1TS_S = 0
const GPIO_ENABLE_W1TC_S = 0
const GPIO_STRAPPING_S = 0
const GPIO_IN_DATA_NEXT_S = 0
const GPIO_STATUS_INTERRUPT_S = 0
const GPIO_STATUS_W1TS_S = 0
const GPIO_STATUS_W1TC_S = 0
const GPIO_PROCPU_INT_S = 0
const GPIO_PROCPU_NMI_INT_S = 0
const GPIO_SDIO_INT_S = 0
const GPIO_PIN0_SYNC2_BYPASS_S = 0
const GPIO_PIN0_PAD_DRIVER_S = 2
const GPIO_PIN0_SYNC1_BYPASS_S = 3
const GPIO_PIN0_INT_TYPE_S = 7
const GPIO_PIN0_WAKEUP_ENABLE_S = 10
const GPIO_PIN0_CONFIG_S = 11
const GPIO_PIN0_INT_ENA_S = 13
const GPIO_PIN1_SYNC2_BYPASS_S = 0
const GPIO_PIN1_PAD_DRIVER_S = 2
const GPIO_PIN1_SYNC1_BYPASS_S = 3
const GPIO_PIN1_INT_TYPE_S = 7
const GPIO_PIN1_WAKEUP_ENABLE_S = 10
const GPIO_PIN1_CONFIG_S = 11
const GPIO_PIN1_INT_ENA_S = 13
const GPIO_PIN2_SYNC2_BYPASS_S = 0
const GPIO_PIN2_PAD_DRIVER_S = 2
const GPIO_PIN2_SYNC1_BYPASS_S = 3
const GPIO_PIN2_INT_TYPE_S = 7
const GPIO_PIN2_WAKEUP_ENABLE_S = 10
const GPIO_PIN2_CONFIG_S = 11
const GPIO_PIN2_INT_ENA_S = 13
const GPIO_PIN3_SYNC2_BYPASS_S = 0
const GPIO_PIN3_PAD_DRIVER_S = 2
const GPIO_PIN3_SYNC1_BYPASS_S = 3
const GPIO_PIN3_INT_TYPE_S = 7
const GPIO_PIN3_WAKEUP_ENABLE_S = 10
const GPIO_PIN3_CONFIG_S = 11
const GPIO_PIN3_INT_ENA_S = 13
const GPIO_PIN4_SYNC2_BYPASS_S = 0
const GPIO_PIN4_PAD_DRIVER_S = 2
const GPIO_PIN4_SYNC1_BYPASS_S = 3
const GPIO_PIN4_INT_TYPE_S = 7
const GPIO_PIN4_WAKEUP_ENABLE_S = 10
const GPIO_PIN4_CONFIG_S = 11
const GPIO_PIN4_INT_ENA_S = 13
const GPIO_PIN5_SYNC2_BYPASS_S = 0
const GPIO_PIN5_PAD_DRIVER_S = 2
const GPIO_PIN5_SYNC1_BYPASS_S = 3
const GPIO_PIN5_INT_TYPE_S = 7
const GPIO_PIN5_WAKEUP_ENABLE_S = 10
const GPIO_PIN5_CONFIG_S = 11
const GPIO_PIN5_INT_ENA_S = 13
const GPIO_PIN6_SYNC2_BYPASS_S = 0
const GPIO_PIN6_PAD_DRIVER_S = 2
const GPIO_PIN6_SYNC1_BYPASS_S = 3
const GPIO_PIN6_INT_TYPE_S = 7
const GPIO_PIN6_WAKEUP_ENABLE_S = 10
const GPIO_PIN6_CONFIG_S = 11
const GPIO_PIN6_INT_ENA_S = 13
const GPIO_PIN7_SYNC2_BYPASS_S = 0
const GPIO_PIN7_PAD_DRIVER_S = 2
const GPIO_PIN7_SYNC1_BYPASS_S = 3
const GPIO_PIN7_INT_TYPE_S = 7
const GPIO_PIN7_WAKEUP_ENABLE_S = 10
const GPIO_PIN7_CONFIG_S = 11
const GPIO_PIN7_INT_ENA_S = 13
const GPIO_PIN8_SYNC2_BYPASS_S = 0
const GPIO_PIN8_PAD_DRIVER_S = 2
const GPIO_PIN8_SYNC1_BYPASS_S = 3
const GPIO_PIN8_INT_TYPE_S = 7
const GPIO_PIN8_WAKEUP_ENABLE_S = 10
const GPIO_PIN8_CONFIG_S = 11
const GPIO_PIN8_INT_ENA_S = 13
const GPIO_PIN9_SYNC2_BYPASS_S = 0
const GPIO_PIN9_PAD_DRIVER_S = 2
const GPIO_PIN9_SYNC1_BYPASS_S = 3
const GPIO_PIN9_INT_TYPE_S = 7
const GPIO_PIN9_WAKEUP_ENABLE_S = 10
const GPIO_PIN9_CONFIG_S = 11
const GPIO_PIN9_INT_ENA_S = 13
const GPIO_PIN10_SYNC2_BYPASS_S = 0
const GPIO_PIN10_PAD_DRIVER_S = 2
const GPIO_PIN10_SYNC1_BYPASS_S = 3
const GPIO_PIN10_INT_TYPE_S = 7
const GPIO_PIN10_WAKEUP_ENABLE_S = 10
const GPIO_PIN10_CONFIG_S = 11
const GPIO_PIN10_INT_ENA_S = 13
const GPIO_PIN11_SYNC2_BYPASS_S = 0
const GPIO_PIN11_PAD_DRIVER_S = 2
const GPIO_PIN11_SYNC1_BYPASS_S = 3
const GPIO_PIN11_INT_TYPE_S = 7
const GPIO_PIN11_WAKEUP_ENABLE_S = 10
const GPIO_PIN11_CONFIG_S = 11
const GPIO_PIN11_INT_ENA_S = 13
const GPIO_PIN12_SYNC2_BYPASS_S = 0
const GPIO_PIN12_PAD_DRIVER_S = 2
const GPIO_PIN12_SYNC1_BYPASS_S = 3
const GPIO_PIN12_INT_TYPE_S = 7
const GPIO_PIN12_WAKEUP_ENABLE_S = 10
const GPIO_PIN12_CONFIG_S = 11
const GPIO_PIN12_INT_ENA_S = 13
const GPIO_PIN13_SYNC2_BYPASS_S = 0
const GPIO_PIN13_PAD_DRIVER_S = 2
const GPIO_PIN13_SYNC1_BYPASS_S = 3
const GPIO_PIN13_INT_TYPE_S = 7
const GPIO_PIN13_WAKEUP_ENABLE_S = 10
const GPIO_PIN13_CONFIG_S = 11
const GPIO_PIN13_INT_ENA_S = 13
const GPIO_PIN14_SYNC2_BYPASS_S = 0
const GPIO_PIN14_PAD_DRIVER_S = 2
const GPIO_PIN14_SYNC1_BYPASS_S = 3
const GPIO_PIN14_INT_TYPE_S = 7
const GPIO_PIN14_WAKEUP_ENABLE_S = 10
const GPIO_PIN14_CONFIG_S = 11
const GPIO_PIN14_INT_ENA_S = 13
const GPIO_PIN15_SYNC2_BYPASS_S = 0
const GPIO_PIN15_PAD_DRIVER_S = 2
const GPIO_PIN15_SYNC1_BYPASS_S = 3
const GPIO_PIN15_INT_TYPE_S = 7
const GPIO_PIN15_WAKEUP_ENABLE_S = 10
const GPIO_PIN15_CONFIG_S = 11
const GPIO_PIN15_INT_ENA_S = 13
const GPIO_PIN16_SYNC2_BYPASS_S = 0
const GPIO_PIN16_PAD_DRIVER_S = 2
const GPIO_PIN16_SYNC1_BYPASS_S = 3
const GPIO_PIN16_INT_TYPE_S = 7
const GPIO_PIN16_WAKEUP_ENABLE_S = 10
const GPIO_PIN16_CONFIG_S = 11
const GPIO_PIN16_INT_ENA_S = 13
const GPIO_PIN17_SYNC2_BYPASS_S = 0
const GPIO_PIN17_PAD_DRIVER_S = 2
const GPIO_PIN17_SYNC1_BYPASS_S = 3
const GPIO_PIN17_INT_TYPE_S = 7
const GPIO_PIN17_WAKEUP_ENABLE_S = 10
const GPIO_PIN17_CONFIG_S = 11
const GPIO_PIN17_INT_ENA_S = 13
const GPIO_PIN18_SYNC2_BYPASS_S = 0
const GPIO_PIN18_PAD_DRIVER_S = 2
const GPIO_PIN18_SYNC1_BYPASS_S = 3
const GPIO_PIN18_INT_TYPE_S = 7
const GPIO_PIN18_WAKEUP_ENABLE_S = 10
const GPIO_PIN18_CONFIG_S = 11
const GPIO_PIN18_INT_ENA_S = 13
const GPIO_PIN19_SYNC2_BYPASS_S = 0
const GPIO_PIN19_PAD_DRIVER_S = 2
const GPIO_PIN19_SYNC1_BYPASS_S = 3
const GPIO_PIN19_INT_TYPE_S = 7
const GPIO_PIN19_WAKEUP_ENABLE_S = 10
const GPIO_PIN19_CONFIG_S = 11
const GPIO_PIN19_INT_ENA_S = 13
const GPIO_PIN20_SYNC2_BYPASS_S = 0
const GPIO_PIN20_PAD_DRIVER_S = 2
const GPIO_PIN20_SYNC1_BYPASS_S = 3
const GPIO_PIN20_INT_TYPE_S = 7
const GPIO_PIN20_WAKEUP_ENABLE_S = 10
const GPIO_PIN20_CONFIG_S = 11
const GPIO_PIN20_INT_ENA_S = 13
const GPIO_PIN21_SYNC2_BYPASS_S = 0
const GPIO_PIN21_PAD_DRIVER_S = 2
const GPIO_PIN21_SYNC1_BYPASS_S = 3
const GPIO_PIN21_INT_TYPE_S = 7
const GPIO_PIN21_WAKEUP_ENABLE_S = 10
const GPIO_PIN21_CONFIG_S = 11
const GPIO_PIN21_INT_ENA_S = 13
const GPIO_PIN22_SYNC2_BYPASS_S = 0
const GPIO_PIN22_PAD_DRIVER_S = 2
const GPIO_PIN22_SYNC1_BYPASS_S = 3
const GPIO_PIN22_INT_TYPE_S = 7
const GPIO_PIN22_WAKEUP_ENABLE_S = 10
const GPIO_PIN22_CONFIG_S = 11
const GPIO_PIN22_INT_ENA_S = 13
const GPIO_PIN23_SYNC2_BYPASS_S = 0
const GPIO_PIN23_PAD_DRIVER_S = 2
const GPIO_PIN23_SYNC1_BYPASS_S = 3
const GPIO_PIN23_INT_TYPE_S = 7
const GPIO_PIN23_WAKEUP_ENABLE_S = 10
const GPIO_PIN23_CONFIG_S = 11
const GPIO_PIN23_INT_ENA_S = 13
const GPIO_PIN24_SYNC2_BYPASS_S = 0
const GPIO_PIN24_PAD_DRIVER_S = 2
const GPIO_PIN24_SYNC1_BYPASS_S = 3
const GPIO_PIN24_INT_TYPE_S = 7
const GPIO_PIN24_WAKEUP_ENABLE_S = 10
const GPIO_PIN24_CONFIG_S = 11
const GPIO_PIN24_INT_ENA_S = 13
const GPIO_PIN25_SYNC2_BYPASS_S = 0
const GPIO_PIN25_PAD_DRIVER_S = 2
const GPIO_PIN25_SYNC1_BYPASS_S = 3
const GPIO_PIN25_INT_TYPE_S = 7
const GPIO_PIN25_WAKEUP_ENABLE_S = 10
const GPIO_PIN25_CONFIG_S = 11
const GPIO_PIN25_INT_ENA_S = 13
const GPIO_PIN26_SYNC2_BYPASS_S = 0
const GPIO_PIN26_PAD_DRIVER_S = 2
const GPIO_PIN26_SYNC1_BYPASS_S = 3
const GPIO_PIN26_INT_TYPE_S = 7
const GPIO_PIN26_WAKEUP_ENABLE_S = 10
const GPIO_PIN26_CONFIG_S = 11
const GPIO_PIN26_INT_ENA_S = 13
const GPIO_PIN27_SYNC2_BYPASS_S = 0
const GPIO_PIN27_PAD_DRIVER_S = 2
const GPIO_PIN27_SYNC1_BYPASS_S = 3
const GPIO_PIN27_INT_TYPE_S = 7
const GPIO_PIN27_WAKEUP_ENABLE_S = 10
const GPIO_PIN27_CONFIG_S = 11
const GPIO_PIN27_INT_ENA_S = 13
const GPIO_PIN28_SYNC2_BYPASS_S = 0
const GPIO_PIN28_PAD_DRIVER_S = 2
const GPIO_PIN28_SYNC1_BYPASS_S = 3
const GPIO_PIN28_INT_TYPE_S = 7
const GPIO_PIN28_WAKEUP_ENABLE_S = 10
const GPIO_PIN28_CONFIG_S = 11
const GPIO_PIN28_INT_ENA_S = 13
const GPIO_PIN29_SYNC2_BYPASS_S = 0
const GPIO_PIN29_PAD_DRIVER_S = 2
const GPIO_PIN29_SYNC1_BYPASS_S = 3
const GPIO_PIN29_INT_TYPE_S = 7
const GPIO_PIN29_WAKEUP_ENABLE_S = 10
const GPIO_PIN29_CONFIG_S = 11
const GPIO_PIN29_INT_ENA_S = 13
const GPIO_PIN30_SYNC2_BYPASS_S = 0
const GPIO_PIN30_PAD_DRIVER_S = 2
const GPIO_PIN30_SYNC1_BYPASS_S = 3
const GPIO_PIN30_INT_TYPE_S = 7
const GPIO_PIN30_WAKEUP_ENABLE_S = 10
const GPIO_PIN30_CONFIG_S = 11
const GPIO_PIN30_INT_ENA_S = 13
const GPIO_PIN31_SYNC2_BYPASS_S = 0
const GPIO_PIN31_PAD_DRIVER_S = 2
const GPIO_PIN31_SYNC1_BYPASS_S = 3
const GPIO_PIN31_INT_TYPE_S = 7
const GPIO_PIN31_WAKEUP_ENABLE_S = 10
const GPIO_PIN31_CONFIG_S = 11
const GPIO_PIN31_INT_ENA_S = 13
const GPIO_STATUS_INTERRUPT_NEXT_S = 0
const GPIO_FUNC0_IN_SEL_S = 0
const GPIO_FUNC0_IN_INV_SEL_S = 6
const GPIO_SIG0_IN_SEL_S = 7
const GPIO_FUNC6_IN_SEL_S = 0
const GPIO_FUNC6_IN_INV_SEL_S = 6
const GPIO_SIG6_IN_SEL_S = 7
const GPIO_FUNC7_IN_SEL_S = 0
const GPIO_FUNC7_IN_INV_SEL_S = 6
const GPIO_SIG7_IN_SEL_S = 7
const GPIO_FUNC8_IN_SEL_S = 0
const GPIO_FUNC8_IN_INV_SEL_S = 6
const GPIO_SIG8_IN_SEL_S = 7
const GPIO_FUNC9_IN_SEL_S = 0
const GPIO_FUNC9_IN_INV_SEL_S = 6
const GPIO_SIG9_IN_SEL_S = 7
const GPIO_FUNC10_IN_SEL_S = 0
const GPIO_FUNC10_IN_INV_SEL_S = 6
const GPIO_SIG10_IN_SEL_S = 7
const GPIO_FUNC11_IN_SEL_S = 0
const GPIO_FUNC11_IN_INV_SEL_S = 6
const GPIO_SIG11_IN_SEL_S = 7
const GPIO_FUNC12_IN_SEL_S = 0
const GPIO_FUNC12_IN_INV_SEL_S = 6
const GPIO_SIG12_IN_SEL_S = 7
const GPIO_FUNC13_IN_SEL_S = 0
const GPIO_FUNC13_IN_INV_SEL_S = 6
const GPIO_SIG13_IN_SEL_S = 7
const GPIO_FUNC14_IN_SEL_S = 0
const GPIO_FUNC14_IN_INV_SEL_S = 6
const GPIO_SIG14_IN_SEL_S = 7
const GPIO_FUNC15_IN_SEL_S = 0
const GPIO_FUNC15_IN_INV_SEL_S = 6
const GPIO_SIG15_IN_SEL_S = 7
const GPIO_FUNC16_IN_SEL_S = 0
const GPIO_FUNC16_IN_INV_SEL_S = 6
const GPIO_SIG16_IN_SEL_S = 7
const GPIO_FUNC17_IN_SEL_S = 0
const GPIO_FUNC17_IN_INV_SEL_S = 6
const GPIO_SIG17_IN_SEL_S = 7
const GPIO_FUNC19_IN_SEL_S = 0
const GPIO_FUNC19_IN_INV_SEL_S = 6
const GPIO_SIG19_IN_SEL_S = 7
const GPIO_FUNC28_IN_SEL_S = 0
const GPIO_FUNC28_IN_INV_SEL_S = 6
const GPIO_SIG28_IN_SEL_S = 7
const GPIO_FUNC29_IN_SEL_S = 0
const GPIO_FUNC29_IN_INV_SEL_S = 6
const GPIO_SIG29_IN_SEL_S = 7
const GPIO_FUNC30_IN_SEL_S = 0
const GPIO_FUNC30_IN_INV_SEL_S = 6
const GPIO_SIG30_IN_SEL_S = 7
const GPIO_FUNC31_IN_SEL_S = 0
const GPIO_FUNC31_IN_INV_SEL_S = 6
const GPIO_SIG31_IN_SEL_S = 7
const GPIO_FUNC32_IN_SEL_S = 0
const GPIO_FUNC32_IN_INV_SEL_S = 6
const GPIO_SIG32_IN_SEL_S = 7
const GPIO_FUNC33_IN_SEL_S = 0
const GPIO_FUNC33_IN_INV_SEL_S = 6
const GPIO_SIG33_IN_SEL_S = 7
const GPIO_FUNC34_IN_SEL_S = 0
const GPIO_FUNC34_IN_INV_SEL_S = 6
const GPIO_SIG34_IN_SEL_S = 7
const GPIO_FUNC35_IN_SEL_S = 0
const GPIO_FUNC35_IN_INV_SEL_S = 6
const GPIO_SIG35_IN_SEL_S = 7
const GPIO_FUNC40_IN_SEL_S = 0
const GPIO_FUNC40_IN_INV_SEL_S = 6
const GPIO_SIG40_IN_SEL_S = 7
const GPIO_FUNC41_IN_SEL_S = 0
const GPIO_FUNC41_IN_INV_SEL_S = 6
const GPIO_SIG41_IN_SEL_S = 7
const GPIO_FUNC42_IN_SEL_S = 0
const GPIO_FUNC42_IN_INV_SEL_S = 6
const GPIO_SIG42_IN_SEL_S = 7
const GPIO_FUNC45_IN_SEL_S = 0
const GPIO_FUNC45_IN_INV_SEL_S = 6
const GPIO_SIG45_IN_SEL_S = 7
const GPIO_FUNC46_IN_SEL_S = 0
const GPIO_FUNC46_IN_INV_SEL_S = 6
const GPIO_SIG46_IN_SEL_S = 7
const GPIO_FUNC47_IN_SEL_S = 0
const GPIO_FUNC47_IN_INV_SEL_S = 6
const GPIO_SIG47_IN_SEL_S = 7
const GPIO_FUNC48_IN_SEL_S = 0
const GPIO_FUNC48_IN_INV_SEL_S = 6
const GPIO_SIG48_IN_SEL_S = 7
const GPIO_FUNC49_IN_SEL_S = 0
const GPIO_FUNC49_IN_INV_SEL_S = 6
const GPIO_SIG49_IN_SEL_S = 7
const GPIO_FUNC50_IN_SEL_S = 0
const GPIO_FUNC50_IN_INV_SEL_S = 6
const GPIO_SIG50_IN_SEL_S = 7
const GPIO_FUNC51_IN_SEL_S = 0
const GPIO_FUNC51_IN_INV_SEL_S = 6
const GPIO_SIG51_IN_SEL_S = 7
const GPIO_FUNC52_IN_SEL_S = 0
const GPIO_FUNC52_IN_INV_SEL_S = 6
const GPIO_SIG52_IN_SEL_S = 7
const GPIO_FUNC53_IN_SEL_S = 0
const GPIO_FUNC53_IN_INV_SEL_S = 6
const GPIO_SIG53_IN_SEL_S = 7
const GPIO_FUNC54_IN_SEL_S = 0
const GPIO_FUNC54_IN_INV_SEL_S = 6
const GPIO_SIG54_IN_SEL_S = 7
const GPIO_FUNC55_IN_SEL_S = 0
const GPIO_FUNC55_IN_INV_SEL_S = 6
const GPIO_SIG55_IN_SEL_S = 7
const GPIO_FUNC56_IN_SEL_S = 0
const GPIO_FUNC56_IN_INV_SEL_S = 6
const GPIO_SIG56_IN_SEL_S = 7
const GPIO_FUNC63_IN_SEL_S = 0
const GPIO_FUNC63_IN_INV_SEL_S = 6
const GPIO_SIG63_IN_SEL_S = 7
const GPIO_FUNC64_IN_SEL_S = 0
const GPIO_FUNC64_IN_INV_SEL_S = 6
const GPIO_SIG64_IN_SEL_S = 7
const GPIO_FUNC65_IN_SEL_S = 0
const GPIO_FUNC65_IN_INV_SEL_S = 6
const GPIO_SIG65_IN_SEL_S = 7
const GPIO_FUNC66_IN_SEL_S = 0
const GPIO_FUNC66_IN_INV_SEL_S = 6
const GPIO_SIG66_IN_SEL_S = 7
const GPIO_FUNC67_IN_SEL_S = 0
const GPIO_FUNC67_IN_INV_SEL_S = 6
const GPIO_SIG67_IN_SEL_S = 7
const GPIO_FUNC68_IN_SEL_S = 0
const GPIO_FUNC68_IN_INV_SEL_S = 6
const GPIO_SIG68_IN_SEL_S = 7
const GPIO_FUNC69_IN_SEL_S = 0
const GPIO_FUNC69_IN_INV_SEL_S = 6
const GPIO_SIG69_IN_SEL_S = 7
const GPIO_FUNC70_IN_SEL_S = 0
const GPIO_FUNC70_IN_INV_SEL_S = 6
const GPIO_SIG70_IN_SEL_S = 7
const GPIO_FUNC71_IN_SEL_S = 0
const GPIO_FUNC71_IN_INV_SEL_S = 6
const GPIO_SIG71_IN_SEL_S = 7
const GPIO_FUNC72_IN_SEL_S = 0
const GPIO_FUNC72_IN_INV_SEL_S = 6
const GPIO_SIG72_IN_SEL_S = 7
const GPIO_FUNC73_IN_SEL_S = 0
const GPIO_FUNC73_IN_INV_SEL_S = 6
const GPIO_SIG73_IN_SEL_S = 7
const GPIO_FUNC81_IN_SEL_S = 0
const GPIO_FUNC81_IN_INV_SEL_S = 6
const GPIO_SIG81_IN_SEL_S = 7
const GPIO_FUNC82_IN_SEL_S = 0
const GPIO_FUNC82_IN_INV_SEL_S = 6
const GPIO_SIG82_IN_SEL_S = 7
const GPIO_FUNC87_IN_SEL_S = 0
const GPIO_FUNC87_IN_INV_SEL_S = 6
const GPIO_SIG87_IN_SEL_S = 7
const GPIO_FUNC88_IN_SEL_S = 0
const GPIO_FUNC88_IN_INV_SEL_S = 6
const GPIO_SIG88_IN_SEL_S = 7
const GPIO_FUNC89_IN_SEL_S = 0
const GPIO_FUNC89_IN_INV_SEL_S = 6
const GPIO_SIG89_IN_SEL_S = 7
const GPIO_FUNC90_IN_SEL_S = 0
const GPIO_FUNC90_IN_INV_SEL_S = 6
const GPIO_SIG90_IN_SEL_S = 7
const GPIO_FUNC91_IN_SEL_S = 0
const GPIO_FUNC91_IN_INV_SEL_S = 6
const GPIO_SIG91_IN_SEL_S = 7
const GPIO_FUNC92_IN_SEL_S = 0
const GPIO_FUNC92_IN_INV_SEL_S = 6
const GPIO_SIG92_IN_SEL_S = 7
const GPIO_FUNC93_IN_SEL_S = 0
const GPIO_FUNC93_IN_INV_SEL_S = 6
const GPIO_SIG93_IN_SEL_S = 7
const GPIO_FUNC94_IN_SEL_S = 0
const GPIO_FUNC94_IN_INV_SEL_S = 6
const GPIO_SIG94_IN_SEL_S = 7
const GPIO_FUNC95_IN_SEL_S = 0
const GPIO_FUNC95_IN_INV_SEL_S = 6
const GPIO_SIG95_IN_SEL_S = 7
const GPIO_FUNC97_IN_SEL_S = 0
const GPIO_FUNC97_IN_INV_SEL_S = 6
const GPIO_SIG97_IN_SEL_S = 7
const GPIO_FUNC98_IN_SEL_S = 0
const GPIO_FUNC98_IN_INV_SEL_S = 6
const GPIO_SIG98_IN_SEL_S = 7
const GPIO_FUNC99_IN_SEL_S = 0
const GPIO_FUNC99_IN_INV_SEL_S = 6
const GPIO_SIG99_IN_SEL_S = 7
const GPIO_FUNC100_IN_SEL_S = 0
const GPIO_FUNC100_IN_INV_SEL_S = 6
const GPIO_SIG100_IN_SEL_S = 7
const GPIO_FUNC101_IN_SEL_S = 0
const GPIO_FUNC101_IN_INV_SEL_S = 6
const GPIO_SIG101_IN_SEL_S = 7
const GPIO_FUNC102_IN_SEL_S = 0
const GPIO_FUNC102_IN_INV_SEL_S = 6
const GPIO_SIG102_IN_SEL_S = 7
const GPIO_FUNC103_IN_SEL_S = 0
const GPIO_FUNC103_IN_INV_SEL_S = 6
const GPIO_SIG103_IN_SEL_S = 7
const GPIO_FUNC104_IN_SEL_S = 0
const GPIO_FUNC104_IN_INV_SEL_S = 6
const GPIO_SIG104_IN_SEL_S = 7
const GPIO_FUNC105_IN_SEL_S = 0
const GPIO_FUNC105_IN_INV_SEL_S = 6
const GPIO_SIG105_IN_SEL_S = 7
const GPIO_FUNC106_IN_SEL_S = 0
const GPIO_FUNC106_IN_INV_SEL_S = 6
const GPIO_SIG106_IN_SEL_S = 7
const GPIO_FUNC107_IN_SEL_S = 0
const GPIO_FUNC107_IN_INV_SEL_S = 6
const GPIO_SIG107_IN_SEL_S = 7
const GPIO_FUNC108_IN_SEL_S = 0
const GPIO_FUNC108_IN_INV_SEL_S = 6
const GPIO_SIG108_IN_SEL_S = 7
const GPIO_FUNC109_IN_SEL_S = 0
const GPIO_FUNC109_IN_INV_SEL_S = 6
const GPIO_SIG109_IN_SEL_S = 7
const GPIO_FUNC110_IN_SEL_S = 0
const GPIO_FUNC110_IN_INV_SEL_S = 6
const GPIO_SIG110_IN_SEL_S = 7
const GPIO_FUNC111_IN_SEL_S = 0
const GPIO_FUNC111_IN_INV_SEL_S = 6
const GPIO_SIG111_IN_SEL_S = 7
const GPIO_FUNC112_IN_SEL_S = 0
const GPIO_FUNC112_IN_INV_SEL_S = 6
const GPIO_SIG112_IN_SEL_S = 7
const GPIO_FUNC113_IN_SEL_S = 0
const GPIO_FUNC113_IN_INV_SEL_S = 6
const GPIO_SIG113_IN_SEL_S = 7
const GPIO_FUNC114_IN_SEL_S = 0
const GPIO_FUNC114_IN_INV_SEL_S = 6
const GPIO_SIG114_IN_SEL_S = 7
const GPIO_FUNC115_IN_SEL_S = 0
const GPIO_FUNC115_IN_INV_SEL_S = 6
const GPIO_SIG115_IN_SEL_S = 7
const GPIO_FUNC116_IN_SEL_S = 0
const GPIO_FUNC116_IN_INV_SEL_S = 6
const GPIO_SIG116_IN_SEL_S = 7
const GPIO_FUNC117_IN_SEL_S = 0
const GPIO_FUNC117_IN_INV_SEL_S = 6
const GPIO_SIG117_IN_SEL_S = 7
const GPIO_FUNC118_IN_SEL_S = 0
const GPIO_FUNC118_IN_INV_SEL_S = 6
const GPIO_SIG118_IN_SEL_S = 7
const GPIO_FUNC119_IN_SEL_S = 0
const GPIO_FUNC119_IN_INV_SEL_S = 6
const GPIO_SIG119_IN_SEL_S = 7
const GPIO_FUNC120_IN_SEL_S = 0
const GPIO_FUNC120_IN_INV_SEL_S = 6
const GPIO_SIG120_IN_SEL_S = 7
const GPIO_FUNC121_IN_SEL_S = 0
const GPIO_FUNC121_IN_INV_SEL_S = 6
const GPIO_SIG121_IN_SEL_S = 7
const GPIO_FUNC122_IN_SEL_S = 0
const GPIO_FUNC122_IN_INV_SEL_S = 6
const GPIO_SIG122_IN_SEL_S = 7
const GPIO_FUNC123_IN_SEL_S = 0
const GPIO_FUNC123_IN_INV_SEL_S = 6
const GPIO_SIG123_IN_SEL_S = 7
const GPIO_FUNC124_IN_SEL_S = 0
const GPIO_FUNC124_IN_INV_SEL_S = 6
const GPIO_SIG124_IN_SEL_S = 7
const GPIO_FUNC0_OUT_SEL_S = 0
const GPIO_FUNC0_OUT_INV_SEL_S = 8
const GPIO_FUNC0_OEN_SEL_S = 9
const GPIO_FUNC0_OEN_INV_SEL_S = 10
const GPIO_FUNC1_OUT_SEL_S = 0
const GPIO_FUNC1_OUT_INV_SEL_S = 8
const GPIO_FUNC1_OEN_SEL_S = 9
const GPIO_FUNC1_OEN_INV_SEL_S = 10
const GPIO_FUNC2_OUT_SEL_S = 0
const GPIO_FUNC2_OUT_INV_SEL_S = 8
const GPIO_FUNC2_OEN_SEL_S = 9
const GPIO_FUNC2_OEN_INV_SEL_S = 10
const GPIO_FUNC3_OUT_SEL_S = 0
const GPIO_FUNC3_OUT_INV_SEL_S = 8
const GPIO_FUNC3_OEN_SEL_S = 9
const GPIO_FUNC3_OEN_INV_SEL_S = 10
const GPIO_FUNC4_OUT_SEL_S = 0
const GPIO_FUNC4_OUT_INV_SEL_S = 8
const GPIO_FUNC4_OEN_SEL_S = 9
const GPIO_FUNC4_OEN_INV_SEL_S = 10
const GPIO_FUNC5_OUT_SEL_S = 0
const GPIO_FUNC5_OUT_INV_SEL_S = 8
const GPIO_FUNC5_OEN_SEL_S = 9
const GPIO_FUNC5_OEN_INV_SEL_S = 10
const GPIO_FUNC6_OUT_SEL_S = 0
const GPIO_FUNC6_OUT_INV_SEL_S = 8
const GPIO_FUNC6_OEN_SEL_S = 9
const GPIO_FUNC6_OEN_INV_SEL_S = 10
const GPIO_FUNC7_OUT_SEL_S = 0
const GPIO_FUNC7_OUT_INV_SEL_S = 8
const GPIO_FUNC7_OEN_SEL_S = 9
const GPIO_FUNC7_OEN_INV_SEL_S = 10
const GPIO_FUNC8_OUT_SEL_S = 0
const GPIO_FUNC8_OUT_INV_SEL_S = 8
const GPIO_FUNC8_OEN_SEL_S = 9
const GPIO_FUNC8_OEN_INV_SEL_S = 10
const GPIO_FUNC9_OUT_SEL_S = 0
const GPIO_FUNC9_OUT_INV_SEL_S = 8
const GPIO_FUNC9_OEN_SEL_S = 9
const GPIO_FUNC9_OEN_INV_SEL_S = 10
const GPIO_FUNC10_OUT_SEL_S = 0
const GPIO_FUNC10_OUT_INV_SEL_S = 8
const GPIO_FUNC10_OEN_SEL_S = 9
const GPIO_FUNC10_OEN_INV_SEL_S = 10
const GPIO_FUNC11_OUT_SEL_S = 0
const GPIO_FUNC11_OUT_INV_SEL_S = 8
const GPIO_FUNC11_OEN_SEL_S = 9
const GPIO_FUNC11_OEN_INV_SEL_S = 10
const GPIO_FUNC12_OUT_SEL_S = 0
const GPIO_FUNC12_OUT_INV_SEL_S = 8
const GPIO_FUNC12_OEN_SEL_S = 9
const GPIO_FUNC12_OEN_INV_SEL_S = 10
const GPIO_FUNC13_OUT_SEL_S = 0
const GPIO_FUNC13_OUT_INV_SEL_S = 8
const GPIO_FUNC13_OEN_SEL_S = 9
const GPIO_FUNC13_OEN_INV_SEL_S = 10
const GPIO_FUNC14_OUT_SEL_S = 0
const GPIO_FUNC14_OUT_INV_SEL_S = 8
const GPIO_FUNC14_OEN_SEL_S = 9
const GPIO_FUNC14_OEN_INV_SEL_S = 10
const GPIO_FUNC15_OUT_SEL_S = 0
const GPIO_FUNC15_OUT_INV_SEL_S = 8
const GPIO_FUNC15_OEN_SEL_S = 9
const GPIO_FUNC15_OEN_INV_SEL_S = 10
const GPIO_FUNC16_OUT_SEL_S = 0
const GPIO_FUNC16_OUT_INV_SEL_S = 8
const GPIO_FUNC16_OEN_SEL_S = 9
const GPIO_FUNC16_OEN_INV_SEL_S = 10
const GPIO_FUNC17_OUT_SEL_S = 0
const GPIO_FUNC17_OUT_INV_SEL_S = 8
const GPIO_FUNC17_OEN_SEL_S = 9
const GPIO_FUNC17_OEN_INV_SEL_S = 10
const GPIO_FUNC18_OUT_SEL_S = 0
const GPIO_FUNC18_OUT_INV_SEL_S = 8
const GPIO_FUNC18_OEN_SEL_S = 9
const GPIO_FUNC18_OEN_INV_SEL_S = 10
const GPIO_FUNC19_OUT_SEL_S = 0
const GPIO_FUNC19_OUT_INV_SEL_S = 8
const GPIO_FUNC19_OEN_SEL_S = 9
const GPIO_FUNC19_OEN_INV_SEL_S = 10
const GPIO_FUNC20_OUT_SEL_S = 0
const GPIO_FUNC20_OUT_INV_SEL_S = 8
const GPIO_FUNC20_OEN_SEL_S = 9
const GPIO_FUNC20_OEN_INV_SEL_S = 10
const GPIO_FUNC21_OUT_SEL_S = 0
const GPIO_FUNC21_OUT_INV_SEL_S = 8
const GPIO_FUNC21_OEN_SEL_S = 9
const GPIO_FUNC21_OEN_INV_SEL_S = 10
const GPIO_FUNC22_OUT_SEL_S = 0
const GPIO_FUNC22_OUT_INV_SEL_S = 8
const GPIO_FUNC22_OEN_SEL_S = 9
const GPIO_FUNC22_OEN_INV_SEL_S = 10
const GPIO_FUNC23_OUT_SEL_S = 0
const GPIO_FUNC23_OUT_INV_SEL_S = 8
const GPIO_FUNC23_OEN_SEL_S = 9
const GPIO_FUNC23_OEN_INV_SEL_S = 10
const GPIO_FUNC24_OUT_SEL_S = 0
const GPIO_FUNC24_OUT_INV_SEL_S = 8
const GPIO_FUNC24_OEN_SEL_S = 9
const GPIO_FUNC24_OEN_INV_SEL_S = 10
const GPIO_FUNC25_OUT_SEL_S = 0
const GPIO_FUNC25_OUT_INV_SEL_S = 8
const GPIO_FUNC25_OEN_SEL_S = 9
const GPIO_FUNC25_OEN_INV_SEL_S = 10
const GPIO_FUNC26_OUT_SEL_S = 0
const GPIO_FUNC26_OUT_INV_SEL_S = 8
const GPIO_FUNC26_OEN_SEL_S = 9
const GPIO_FUNC26_OEN_INV_SEL_S = 10
const GPIO_FUNC27_OUT_SEL_S = 0
const GPIO_FUNC27_OUT_INV_SEL_S = 8
const GPIO_FUNC27_OEN_SEL_S = 9
const GPIO_FUNC27_OEN_INV_SEL_S = 10
const GPIO_FUNC28_OUT_SEL_S = 0
const GPIO_FUNC28_OUT_INV_SEL_S = 8
const GPIO_FUNC28_OEN_SEL_S = 9
const GPIO_FUNC28_OEN_INV_SEL_S = 10
const GPIO_FUNC29_OUT_SEL_S = 0
const GPIO_FUNC29_OUT_INV_SEL_S = 8
const GPIO_FUNC29_OEN_SEL_S = 9
const GPIO_FUNC29_OEN_INV_SEL_S = 10
const GPIO_FUNC30_OUT_SEL_S = 0
const GPIO_FUNC30_OUT_INV_SEL_S = 8
const GPIO_FUNC30_OEN_SEL_S = 9
const GPIO_FUNC30_OEN_INV_SEL_S = 10
const GPIO_FUNC31_OUT_SEL_S = 0
const GPIO_FUNC31_OUT_INV_SEL_S = 8
const GPIO_FUNC31_OEN_SEL_S = 9
const GPIO_FUNC31_OEN_INV_SEL_S = 10
const GPIO_CLK_EN_S = 0
const GPIO_DATE_S = 0
const LP_AON_LP_AON_STORE0_S = 0
const LP_AON_LP_AON_STORE1_S = 0
const LP_AON_LP_AON_STORE2_S = 0
const LP_AON_LP_AON_STORE3_S = 0
const LP_AON_LP_AON_STORE4_S = 0
const LP_AON_LP_AON_STORE5_S = 0
const LP_AON_LP_AON_STORE6_S = 0
const LP_AON_LP_AON_STORE7_S = 0
const LP_AON_LP_AON_STORE8_S = 0
const LP_AON_LP_AON_STORE9_S = 0
const LP_AON_GPIO_MUX_SEL_S = 0
const LP_AON_GPIO_HOLD0_S = 0
const LP_AON_GPIO_HOLD1_S = 0
const LP_AON_ANA_FIB_SWD_ENABLE_S = 0
const LP_AON_ANA_FIB_CK_GLITCH_ENABLE_S = 1
const LP_AON_ANA_FIB_BOD_ENABLE_S = 2
const LP_AON_FORCE_DOWNLOAD_BOOT_S = 30
const LP_AON_HPSYS_SW_RESET_S = 31
const LP_AON_CPU_CORE0_SW_STALL_S = 0
const LP_AON_CPU_CORE0_SW_RESET_S = 28
const LP_AON_CPU_CORE0_OCD_HALT_ON_RESET_S = 29
const LP_AON_CPU_CORE0_STAT_VECTOR_SEL_S = 30
const LP_AON_CPU_CORE0_DRESET_MASK_S = 31
const LP_AON_IO_MUX_PULL_LDO_S = 28
const LP_AON_IO_MUX_RESET_DISABLE_S = 31
const LP_AON_EXT_WAKEUP_STATUS_S = 0
const LP_AON_EXT_WAKEUP_STATUS_CLR_S = 14
const LP_AON_EXT_WAKEUP_SEL_S = 15
const LP_AON_EXT_WAKEUP_LV_S = 23
const LP_AON_EXT_WAKEUP_FILTER_S = 31
const LP_AON_USB_RESET_DISABLE_S = 31
const LP_AON_FAST_MEM_WPULSE_S = 16
const LP_AON_FAST_MEM_WA_S = 19
const LP_AON_FAST_MEM_RA_S = 22
const LP_AON_FAST_MEM_RM_S = 24
const LP_AON_FAST_MEM_MUX_FSM_IDLE_S = 28
const LP_AON_FAST_MEM_MUX_SEL_STATUS_S = 29
const LP_AON_FAST_MEM_MUX_SEL_UPDATE_S = 30
const LP_AON_FAST_MEM_MUX_SEL_S = 31
const LP_AON_SDIO_ACT_DNUM_S = 22
const LP_AON_LPCORE_ETM_WAKEUP_FLAG_CLR_S = 0
const LP_AON_LPCORE_ETM_WAKEUP_FLAG_S = 1
const LP_AON_LPCORE_DISABLE_S = 31
const LP_AON_SAR2_PWDET_CCT_S = 29
const LP_AON_JTAG_SEL_SOFT_S = 31
const LP_AON_DATE_S = 0
const LP_AON_CLK_EN_S = 31
const UART_RXFIFO_RD_BYTE_S = 0
const UART_RXFIFO_FULL_INT_RAW_S = 0
const UART_TXFIFO_EMPTY_INT_RAW_S = 1
const UART_PARITY_ERR_INT_RAW_S = 2
const UART_FRM_ERR_INT_RAW_S = 3
const UART_RXFIFO_OVF_INT_RAW_S = 4
const UART_DSR_CHG_INT_RAW_S = 5
const UART_CTS_CHG_INT_RAW_S = 6
const UART_BRK_DET_INT_RAW_S = 7
const UART_RXFIFO_TOUT_INT_RAW_S = 8
const UART_SW_XON_INT_RAW_S = 9
const UART_SW_XOFF_INT_RAW_S = 10
const UART_GLITCH_DET_INT_RAW_S = 11
const UART_TX_BRK_DONE_INT_RAW_S = 12
const UART_TX_BRK_IDLE_DONE_INT_RAW_S = 13
const UART_TX_DONE_INT_RAW_S = 14
const UART_RS485_PARITY_ERR_INT_RAW_S = 15
const UART_RS485_FRM_ERR_INT_RAW_S = 16
const UART_RS485_CLASH_INT_RAW_S = 17
const UART_AT_CMD_CHAR_DET_INT_RAW_S = 18
const UART_WAKEUP_INT_RAW_S = 19
const UART_RXFIFO_FULL_INT_ST_S = 0
const UART_TXFIFO_EMPTY_INT_ST_S = 1
const UART_PARITY_ERR_INT_ST_S = 2
const UART_FRM_ERR_INT_ST_S = 3
const UART_RXFIFO_OVF_INT_ST_S = 4
const UART_DSR_CHG_INT_ST_S = 5
const UART_CTS_CHG_INT_ST_S = 6
const UART_BRK_DET_INT_ST_S = 7
const UART_RXFIFO_TOUT_INT_ST_S = 8
const UART_SW_XON_INT_ST_S = 9
const UART_SW_XOFF_INT_ST_S = 10
const UART_GLITCH_DET_INT_ST_S = 11
const UART_TX_BRK_DONE_INT_ST_S = 12
const UART_TX_BRK_IDLE_DONE_INT_ST_S = 13
const UART_TX_DONE_INT_ST_S = 14
const UART_RS485_PARITY_ERR_INT_ST_S = 15
const UART_RS485_FRM_ERR_INT_ST_S = 16
const UART_RS485_CLASH_INT_ST_S = 17
const UART_AT_CMD_CHAR_DET_INT_ST_S = 18
const UART_WAKEUP_INT_ST_S = 19
const UART_RXFIFO_FULL_INT_ENA_S = 0
const UART_TXFIFO_EMPTY_INT_ENA_S = 1
const UART_PARITY_ERR_INT_ENA_S = 2
const UART_FRM_ERR_INT_ENA_S = 3
const UART_RXFIFO_OVF_INT_ENA_S = 4
const UART_DSR_CHG_INT_ENA_S = 5
const UART_CTS_CHG_INT_ENA_S = 6
const UART_BRK_DET_INT_ENA_S = 7
const UART_RXFIFO_TOUT_INT_ENA_S = 8
const UART_SW_XON_INT_ENA_S = 9
const UART_SW_XOFF_INT_ENA_S = 10
const UART_GLITCH_DET_INT_ENA_S = 11
const UART_TX_BRK_DONE_INT_ENA_S = 12
const UART_TX_BRK_IDLE_DONE_INT_ENA_S = 13
const UART_TX_DONE_INT_ENA_S = 14
const UART_RS485_PARITY_ERR_INT_ENA_S = 15
const UART_RS485_FRM_ERR_INT_ENA_S = 16
const UART_RS485_CLASH_INT_ENA_S = 17
const UART_AT_CMD_CHAR_DET_INT_ENA_S = 18
const UART_WAKEUP_INT_ENA_S = 19
const UART_RXFIFO_FULL_INT_CLR_S = 0
const UART_TXFIFO_EMPTY_INT_CLR_S = 1
const UART_PARITY_ERR_INT_CLR_S = 2
const UART_FRM_ERR_INT_CLR_S = 3
const UART_RXFIFO_OVF_INT_CLR_S = 4
const UART_DSR_CHG_INT_CLR_S = 5
const UART_CTS_CHG_INT_CLR_S = 6
const UART_BRK_DET_INT_CLR_S = 7
const UART_RXFIFO_TOUT_INT_CLR_S = 8
const UART_SW_XON_INT_CLR_S = 9
const UART_SW_XOFF_INT_CLR_S = 10
const UART_GLITCH_DET_INT_CLR_S = 11
const UART_TX_BRK_DONE_INT_CLR_S = 12
const UART_TX_BRK_IDLE_DONE_INT_CLR_S = 13
const UART_TX_DONE_INT_CLR_S = 14
const UART_RS485_PARITY_ERR_INT_CLR_S = 15
const UART_RS485_FRM_ERR_INT_CLR_S = 16
const UART_RS485_CLASH_INT_CLR_S = 17
const UART_AT_CMD_CHAR_DET_INT_CLR_S = 18
const UART_WAKEUP_INT_CLR_S = 19
const UART_CLKDIV_S = 0
const UART_CLKDIV_FRAG_S = 20
const UART_GLITCH_FILT_S = 0
const UART_GLITCH_FILT_EN_S = 8
const UART_RXFIFO_CNT_S = 0
const UART_DSRN_S = 13
const UART_CTSN_S = 14
const UART_RXD_S = 15
const UART_TXFIFO_CNT_S = 16
const UART_DTRN_S = 29
const UART_RTSN_S = 30
const UART_TXD_S = 31
const UART_PARITY_S = 0
const UART_PARITY_EN_S = 1
const UART_BIT_NUM_S = 2
const UART_STOP_BIT_NUM_S = 4
const UART_TXD_BRK_S = 6
const UART_IRDA_DPLX_S = 7
const UART_IRDA_TX_EN_S = 8
const UART_IRDA_WCTL_S = 9
const UART_IRDA_TX_INV_S = 10
const UART_IRDA_RX_INV_S = 11
const UART_LOOPBACK_S = 12
const UART_TX_FLOW_EN_S = 13
const UART_IRDA_EN_S = 14
const UART_RXD_INV_S = 15
const UART_TXD_INV_S = 16
const UART_DIS_RX_DAT_OVF_S = 17
const UART_ERR_WR_MASK_S = 18
const UART_AUTOBAUD_EN_S = 19
const UART_MEM_CLK_EN_S = 20
const UART_SW_RTS_S = 21
const UART_RXFIFO_RST_S = 22
const UART_TXFIFO_RST_S = 23
const UART_RXFIFO_FULL_THRHD_S = 0
const UART_TXFIFO_EMPTY_THRHD_S = 8
const UART_CTS_INV_S = 16
const UART_DSR_INV_S = 17
const UART_RTS_INV_S = 18
const UART_DTR_INV_S = 19
const UART_SW_DTR_S = 20
const UART_CLK_EN_S = 21
const UART_RX_FLOW_THRHD_S = 0
const UART_RX_FLOW_EN_S = 8
const UART_WK_CHAR1_S = 0
const UART_WK_CHAR2_S = 8
const UART_WK_CHAR3_S = 16
const UART_WK_CHAR4_S = 24
const UART_WK_CHAR0_S = 0
const UART_ACTIVE_THRESHOLD_S = 0
const UART_RX_WAKE_UP_THRHD_S = 10
const UART_WK_CHAR_NUM_S = 18
const UART_WK_CHAR_MASK_S = 21
const UART_WK_MODE_SEL_S = 26
const UART_XON_CHAR_S = 0
const UART_XOFF_CHAR_S = 8
const UART_XON_XOFF_STILL_SEND_S = 16
const UART_SW_FLOW_CON_EN_S = 17
const UART_XONOFF_DEL_S = 18
const UART_FORCE_XON_S = 19
const UART_FORCE_XOFF_S = 20
const UART_SEND_XON_S = 21
const UART_SEND_XOFF_S = 22
const UART_XON_THRESHOLD_S = 0
const UART_XOFF_THRESHOLD_S = 8
const UART_TX_BRK_NUM_S = 0
const UART_RX_IDLE_THRHD_S = 0
const UART_TX_IDLE_NUM_S = 10
const UART_RS485_EN_S = 0
const UART_DL0_EN_S = 1
const UART_DL1_EN_S = 2
const UART_RS485TX_RX_EN_S = 3
const UART_RS485RXBY_TX_EN_S = 4
const UART_RS485_RX_DLY_NUM_S = 5
const UART_RS485_TX_DLY_NUM_S = 6
const UART_PRE_IDLE_NUM_S = 0
const UART_POST_IDLE_NUM_S = 0
const UART_RX_GAP_TOUT_S = 0
const UART_AT_CMD_CHAR_S = 0
const UART_CHAR_NUM_S = 8
const UART_MEM_FORCE_PD_S = 25
const UART_MEM_FORCE_PU_S = 26
const UART_RX_TOUT_EN_S = 0
const UART_RX_TOUT_FLOW_DIS_S = 1
const UART_RX_TOUT_THRHD_S = 2
const UART_TX_SRAM_WADDR_S = 0
const UART_TX_SRAM_RADDR_S = 9
const UART_RX_SRAM_RADDR_S = 0
const UART_RX_SRAM_WADDR_S = 9
const UART_ST_URX_OUT_S = 0
const UART_ST_UTX_OUT_S = 4
const UART_POSEDGE_MIN_CNT_S = 0
const UART_NEGEDGE_MIN_CNT_S = 0
const UART_LOWPULSE_MIN_CNT_S = 0
const UART_HIGHPULSE_MIN_CNT_S = 0
const UART_RXD_EDGE_CNT_S = 0
const UART_TX_SCLK_EN_S = 24
const UART_RX_SCLK_EN_S = 25
const UART_TX_RST_CORE_S = 26
const UART_RX_RST_CORE_S = 27
const UART_DATE_S = 0
const UART_TX_AFIFO_FULL_S = 0
const UART_TX_AFIFO_EMPTY_S = 1
const UART_RX_AFIFO_FULL_S = 2
const UART_RX_AFIFO_EMPTY_S = 3
const UART_REG_UPDATE_S = 0
const UART_ID_S = 0
const SOC_CLK_RC_FAST_FREQ_APPROX = 8500000
const SOC_CLK_RC_SLOW_FREQ_APPROX = 136000
const SOC_CLK_RC32K_FREQ_APPROX = 32768
const SOC_CLK_XTAL32K_FREQ_APPROX = 32768
const SOC_CLK_OSC_SLOW_FREQ_APPROX = 32768
const PCR_UART0_CLK_EN_S = 0
const PCR_UART0_RST_EN_S = 1
const PCR_UART0_READY_S = 2
const PCR_UART0_SCLK_DIV_A_S = 0
const PCR_UART0_SCLK_DIV_B_S = 6
const PCR_UART0_SCLK_DIV_NUM_S = 12
const PCR_UART0_SCLK_SEL_S = 20
const PCR_UART0_SCLK_EN_S = 22
const PCR_UART0_MEM_FORCE_PU_S = 1
const PCR_UART0_MEM_FORCE_PD_S = 2
const PCR_UART1_CLK_EN_S = 0
const PCR_UART1_RST_EN_S = 1
const PCR_UART1_READY_S = 2
const PCR_UART1_SCLK_DIV_A_S = 0
const PCR_UART1_SCLK_DIV_B_S = 6
const PCR_UART1_SCLK_DIV_NUM_S = 12
const PCR_UART1_SCLK_SEL_S = 20
const PCR_UART1_SCLK_EN_S = 22
const PCR_UART1_MEM_FORCE_PU_S = 1
const PCR_UART1_MEM_FORCE_PD_S = 2
const PCR_MSPI_CLK_EN_S = 0
const PCR_MSPI_RST_EN_S = 1
const PCR_MSPI_PLL_CLK_EN_S = 2
const PCR_MSPI_CLK_SEL_S = 3
const PCR_MSPI_READY_S = 5
const PCR_MSPI_FAST_DIV_NUM_S = 0
const PCR_I2C0_CLK_EN_S = 0
const PCR_I2C0_RST_EN_S = 1
const PCR_I2C0_READY_S = 2
const PCR_I2C0_SCLK_DIV_A_S = 0
const PCR_I2C0_SCLK_DIV_B_S = 6
const PCR_I2C0_SCLK_DIV_NUM_S = 12
const PCR_I2C0_SCLK_SEL_S = 20
const PCR_I2C0_SCLK_EN_S = 22
const PCR_I2C1_CLK_EN_S = 0
const PCR_I2C1_RST_EN_S = 1
const PCR_I2C1_READY_S = 2
const PCR_I2C1_SCLK_DIV_A_S = 0
const PCR_I2C1_SCLK_DIV_B_S = 6
const PCR_I2C1_SCLK_DIV_NUM_S = 12
const PCR_I2C1_SCLK_SEL_S = 20
const PCR_I2C1_SCLK_EN_S = 22
const PCR_UHCI_CLK_EN_S = 0
const PCR_UHCI_RST_EN_S = 1
const PCR_UHCI_READY_S = 2
const PCR_RMT_CLK_EN_S = 0
const PCR_RMT_RST_EN_S = 1
const PCR_RMT_READY_S = 2
const PCR_RMT_SCLK_DIV_A_S = 0
const PCR_RMT_SCLK_DIV_B_S = 6
const PCR_RMT_SCLK_DIV_NUM_S = 12
const PCR_RMT_SCLK_SEL_S = 20
const PCR_RMT_SCLK_EN_S = 21
const PCR_LEDC_CLK_EN_S = 0
const PCR_LEDC_RST_EN_S = 1
const PCR_LEDC_READY_S = 2
const PCR_LEDC_SCLK_SEL_S = 20
const PCR_LEDC_SCLK_EN_S = 22
const PCR_TG0_CLK_EN_S = 0
const PCR_TG0_RST_EN_S = 1
const PCR_TG0_WDT_READY_S = 2
const PCR_TG0_TIMER0_READY_S = 3
const PCR_TG0_TIMER1_READY_S = 4
const PCR_TG0_TIMER_CLK_SEL_S = 20
const PCR_TG0_TIMER_CLK_EN_S = 22
const PCR_TG0_WDT_CLK_SEL_S = 20
const PCR_TG0_WDT_CLK_EN_S = 22
const PCR_TG1_CLK_EN_S = 0
const PCR_TG1_RST_EN_S = 1
const PCR_TG1_WDT_READY_S = 2
const PCR_TG1_TIMER0_READY_S = 3
const PCR_TG1_TIMER1_READY_S = 4
const PCR_TG1_TIMER_CLK_SEL_S = 20
const PCR_TG1_TIMER_CLK_EN_S = 22
const PCR_TG1_WDT_CLK_SEL_S = 20
const PCR_TG1_WDT_CLK_EN_S = 22
const PCR_SYSTIMER_CLK_EN_S = 0
const PCR_SYSTIMER_RST_EN_S = 1
const PCR_SYSTIMER_READY_S = 2
const PCR_SYSTIMER_FUNC_CLK_SEL_S = 20
const PCR_SYSTIMER_FUNC_CLK_EN_S = 22
const PCR_TWAI0_CLK_EN_S = 0
const PCR_TWAI0_RST_EN_S = 1
const PCR_TWAI0_READY_S = 2
const PCR_TWAI0_FUNC_CLK_SEL_S = 20
const PCR_TWAI0_FUNC_CLK_EN_S = 22
const PCR_I2S_CLK_EN_S = 0
const PCR_I2S_RST_EN_S = 1
const PCR_I2S_RX_READY_S = 2
const PCR_I2S_TX_READY_S = 3
const PCR_I2S_TX_CLKM_DIV_NUM_S = 12
const PCR_I2S_TX_CLKM_SEL_S = 20
const PCR_I2S_TX_CLKM_EN_S = 22
const PCR_I2S_TX_CLKM_DIV_Z_S = 0
const PCR_I2S_TX_CLKM_DIV_Y_S = 9
const PCR_I2S_TX_CLKM_DIV_X_S = 18
const PCR_I2S_TX_CLKM_DIV_YN1_S = 27
const PCR_I2S_RX_CLKM_DIV_NUM_S = 12
const PCR_I2S_RX_CLKM_SEL_S = 20
const PCR_I2S_RX_CLKM_EN_S = 22
const PCR_I2S_MCLK_SEL_S = 23
const PCR_I2S_RX_CLKM_DIV_Z_S = 0
const PCR_I2S_RX_CLKM_DIV_Y_S = 9
const PCR_I2S_RX_CLKM_DIV_X_S = 18
const PCR_I2S_RX_CLKM_DIV_YN1_S = 27
const PCR_SARADC_CLK_EN_S = 0
const PCR_SARADC_RST_EN_S = 1
const PCR_SARADC_REG_CLK_EN_S = 2
const PCR_SARADC_REG_RST_EN_S = 3
const PCR_SARADC_CLKM_DIV_A_S = 0
const PCR_SARADC_CLKM_DIV_B_S = 6
const PCR_SARADC_CLKM_DIV_NUM_S = 12
const PCR_SARADC_CLKM_SEL_S = 20
const PCR_SARADC_CLKM_EN_S = 22
const PCR_TSENS_CLK_SEL_S = 20
const PCR_TSENS_CLK_EN_S = 22
const PCR_TSENS_RST_EN_S = 23
const PCR_USB_DEVICE_CLK_EN_S = 0
const PCR_USB_DEVICE_RST_EN_S = 1
const PCR_USB_DEVICE_READY_S = 2
const PCR_INTMTX_CLK_EN_S = 0
const PCR_INTMTX_RST_EN_S = 1
const PCR_INTMTX_READY_S = 2
const PCR_PCNT_CLK_EN_S = 0
const PCR_PCNT_RST_EN_S = 1
const PCR_PCNT_READY_S = 2
const PCR_ETM_CLK_EN_S = 0
const PCR_ETM_RST_EN_S = 1
const PCR_ETM_READY_S = 2
const PCR_PWM_CLK_EN_S = 0
const PCR_PWM_RST_EN_S = 1
const PCR_PWM_READY_S = 2
const PCR_PWM_DIV_NUM_S = 12
const PCR_PWM_CLKM_SEL_S = 20
const PCR_PWM_CLKM_EN_S = 22
const PCR_PARL_CLK_EN_S = 0
const PCR_PARL_RST_EN_S = 1
const PCR_PARL_READY_S = 2
const PCR_PARL_CLK_RX_DIV_NUM_S = 0
const PCR_PARL_CLK_RX_SEL_S = 16
const PCR_PARL_CLK_RX_EN_S = 18
const PCR_PARL_RX_RST_EN_S = 19
const PCR_PARL_CLK_TX_DIV_NUM_S = 0
const PCR_PARL_CLK_TX_SEL_S = 16
const PCR_PARL_CLK_TX_EN_S = 18
const PCR_PARL_TX_RST_EN_S = 19
const PCR_PVT_MONITOR_CLK_EN_S = 0
const PCR_PVT_MONITOR_RST_EN_S = 1
const PCR_PVT_MONITOR_SITE1_CLK_EN_S = 2
const PCR_PVT_MONITOR_SITE2_CLK_EN_S = 3
const PCR_PVT_MONITOR_SITE3_CLK_EN_S = 4
const PCR_PVT_MONITOR_FUNC_CLK_DIV_NUM_S = 0
const PCR_PVT_MONITOR_FUNC_CLK_SEL_S = 20
const PCR_PVT_MONITOR_FUNC_CLK_EN_S = 22
const PCR_GDMA_CLK_EN_S = 0
const PCR_GDMA_RST_EN_S = 1
const PCR_SPI2_CLK_EN_S = 0
const PCR_SPI2_RST_EN_S = 1
const PCR_SPI2_READY_S = 2
const PCR_SPI2_CLKM_SEL_S = 20
const PCR_SPI2_CLKM_EN_S = 22
const PCR_AES_CLK_EN_S = 0
const PCR_AES_RST_EN_S = 1
const PCR_AES_READY_S = 2
const PCR_SHA_CLK_EN_S = 0
const PCR_SHA_RST_EN_S = 1
const PCR_SHA_READY_S = 2
const PCR_RSA_CLK_EN_S = 0
const PCR_RSA_RST_EN_S = 1
const PCR_RSA_READY_S = 2
const PCR_RSA_MEM_PD_S = 0
const PCR_RSA_MEM_FORCE_PU_S = 1
const PCR_RSA_MEM_FORCE_PD_S = 2
const PCR_ECC_CLK_EN_S = 0
const PCR_ECC_RST_EN_S = 1
const PCR_ECC_READY_S = 2
const PCR_ECC_MEM_PD_S = 0
const PCR_ECC_MEM_FORCE_PU_S = 1
const PCR_ECC_MEM_FORCE_PD_S = 2
const PCR_DS_CLK_EN_S = 0
const PCR_DS_RST_EN_S = 1
const PCR_DS_READY_S = 2
const PCR_HMAC_CLK_EN_S = 0
const PCR_HMAC_RST_EN_S = 1
const PCR_HMAC_READY_S = 2
const PCR_ECDSA_CLK_EN_S = 0
const PCR_ECDSA_RST_EN_S = 1
const PCR_ECDSA_READY_S = 2
const PCR_IOMUX_CLK_EN_S = 0
const PCR_IOMUX_RST_EN_S = 1
const PCR_IOMUX_FUNC_CLK_SEL_S = 20
const PCR_IOMUX_FUNC_CLK_EN_S = 22
const PCR_MEM_MONITOR_CLK_EN_S = 0
const PCR_MEM_MONITOR_RST_EN_S = 1
const PCR_MEM_MONITOR_READY_S = 2
const PCR_REGDMA_CLK_EN_S = 0
const PCR_REGDMA_RST_EN_S = 1
const PCR_TRACE_CLK_EN_S = 0
const PCR_TRACE_RST_EN_S = 1
const PCR_ASSIST_CLK_EN_S = 0
const PCR_ASSIST_RST_EN_S = 1
const PCR_CACHE_CLK_EN_S = 0
const PCR_CACHE_RST_EN_S = 1
const PCR_MODEM_CLK_SEL_S = 0
const PCR_MODEM_CLK_EN_S = 1
const PCR_MODEM_RST_EN_S = 2
const PCR_CPU_TIMEOUT_RST_EN_S = 1
const PCR_HP_TIMEOUT_RST_EN_S = 2
const PCR_LS_DIV_NUM_S = 0
const PCR_HS_DIV_NUM_S = 8
const PCR_SOC_CLK_SEL_S = 16
const PCR_CLK_XTAL_FREQ_S = 24
const PCR_CPUPERIOD_SEL_S = 0
const PCR_PLL_FREQ_SEL_S = 2
const PCR_CPU_WAIT_MODE_FORCE_ON_S = 3
const PCR_CPU_WAITI_DELAY_NUM_S = 4
const PCR_CPU_DIV_NUM_S = 0
const PCR_AHB_DIV_NUM_S = 0
const PCR_APB_DECREASE_DIV_NUM_S = 0
const PCR_APB_DIV_NUM_S = 8
const PCR_FOSC_FREQ_S = 0
const PCR_PLL_FREQ_S = 8
const PCR_PLL_240M_CLK_EN_S = 0
const PCR_PLL_160M_CLK_EN_S = 1
const PCR_PLL_120M_CLK_EN_S = 2
const PCR_PLL_80M_CLK_EN_S = 3
const PCR_PLL_48M_CLK_EN_S = 4
const PCR_PLL_40M_CLK_EN_S = 5
const PCR_CLK8_OEN_S = 0
const PCR_CLK16_OEN_S = 1
const PCR_CLK32_OEN_S = 2
const PCR_CLK_ADC_INF_OEN_S = 3
const PCR_CLK_DFM_INF_OEN_S = 4
const PCR_CLK_SDM_MOD_OEN_S = 5
const PCR_CLK_XTAL_OEN_S = 6
const PCR_XTAL_TICK_NUM_S = 0
const PCR_FOSC_TICK_NUM_S = 8
const PCR_TICK_ENABLE_S = 16
const PCR_RST_TICK_CNT_S = 17
const PCR_32K_SEL_S = 0
const PCR_32K_MODEM_SEL_S = 2
const PCR_ROM_FORCE_PU_S = 13
const PCR_ROM_FORCE_PD_S = 15
const PCR_ROM_CLKGATE_FORCE_ON_S = 17
const PCR_SRAM_FORCE_PU_S = 0
const PCR_SRAM_FORCE_PD_S = 10
const PCR_SRAM_CLKGATE_FORCE_ON_S = 25
const PCR_SEC_CLK_SEL_S = 0
const PCR_CLK_ADC_INV_PHASE_ENA_S = 0
const PCR_CLK_SDM_INV_PHASE_ENA_S = 0
const PCR_CLK_SDM_INV_PHASE_SEL_S = 1
const PCR_BUS_CLOCK_UPDATE_S = 0
const PCR_SAR2_CLK_DIV_NUM_S = 0
const PCR_SAR1_CLK_DIV_NUM_S = 8
const PCR_PWDET_SAR_CLK_DIV_NUM_S = 0
const PCR_PWDET_SAR_READER_EN_S = 8
const PCR_RESET_EVENT_BYPASS_APM_S = 0
const PCR_RESET_EVENT_BYPASS_S = 1
const PCR_FPGA_DEBUG_S = 0
const PCR_CLK_EN_S = 0
const PCR_DATE_S = 0

type X__int8T c.Char
type X__uint8T c.Char
type X__int16T int16
type X__uint16T uint16
type X__int32T c.Int
type X__uint32T c.Uint
type X__int64T c.LongLong
type X__uint64T c.UlongLong
type X__intLeast8T c.Char
type X__uintLeast8T c.Char
type X__intLeast16T int16
type X__uintLeast16T uint16
type X__intLeast32T c.Int
type X__uintLeast32T c.Uint
type X__intLeast64T c.LongLong
type X__uintLeast64T c.UlongLong
type X__intmaxT c.LongLong
type X__uintmaxT c.UlongLong
type X__intptrT c.Int
type X__uintptrT c.Uint
type IntLeast8T X__intLeast8T
type UintLeast8T X__uintLeast8T
type IntLeast16T X__intLeast16T
type UintLeast16T X__uintLeast16T
type IntLeast32T X__intLeast32T
type UintLeast32T X__uintLeast32T
type IntLeast64T X__intLeast64T
type UintLeast64T X__uintLeast64T
type IntFast8T c.Char
type UintFast8T c.Char
type IntFast16T int16
type UintFast16T uint16
type IntFast32T c.Int
type UintFast32T c.Uint
type IntFast64T c.LongLong
type UintFast64T c.UlongLong
type PtrdiffT c.Int
type WcharT c.Int

type MaxAlignT struct {
	X__clangMaxAlignNonce1 c.LongLong
	X__clangMaxAlignNonce2 c.Double
}
type WintT c.Uint
type X__blkcntT c.Long
type X__blksizeT c.Long
type X__fsblkcntT X__uint64T
type X__fsfilcntT X__uint32T
type X_offT c.Long
type X__pidT c.Int
type X__devT int16
type X__uidT uint16
type X__gidT uint16
type X__idT X__uint32T
type X__inoT uint16
type X__modeT X__uint32T
type X_off64T c.LongLong
type X__offT X_offT
type X__loffT X_off64T
type X__keyT c.Long
type X_fposT c.Long
type X__sizeT c.Uint
type X_ssizeT c.Int
type X__ssizeT X_ssizeT

type X_mbstateT struct {
	X__count c.Int
	X__value struct {
		X__wch WintT
	}
}
type X_iconvT c.Pointer
type X__clockT c.Ulong
type X__timeT X__intLeast64T
type X__clockidT c.Ulong
type X__daddrT c.Long
type X__timerT c.Ulong
type X__saFamilyT X__uint8T
type X__socklenT X__uint32T
type X__nlItem c.Int
type X__nlinkT uint16
type X__susecondsT c.Long
type X__usecondsT c.Ulong
type X__vaList c.Pointer
type X__ULong c.Ulong

type X__lock struct {
	Unused [8]uint8
}
type X_LOCKT *X__lock
type X_lockT X_LOCKT
type X_flockT X_LOCKT

type X_reent struct {
	Unused [8]uint8
}

type X__localeT struct {
	Unused [8]uint8
}

type X_Bigint struct {
	X_next   *X_Bigint
	X_k      c.Int
	X_maxwds c.Int
	X_sign   c.Int
	X_wds    c.Int
	X_x      [1]X__ULong
}

type X__tm struct {
	X__tmSec   c.Int
	X__tmMin   c.Int
	X__tmHour  c.Int
	X__tmMday  c.Int
	X__tmMon   c.Int
	X__tmYear  c.Int
	X__tmWday  c.Int
	X__tmYday  c.Int
	X__tmIsdst c.Int
}

type X_onExitArgs struct {
	X_fnargs    [32]c.Pointer
	X_dsoHandle [32]c.Pointer
	X_fntypes   X__ULong
	X_isCxa     X__ULong
}

type X_atexit struct {
	X_next          *X_atexit
	X_ind           c.Int
	X_fns           [32]c.Pointer
	X_onExitArgsPtr *X_onExitArgs
}

type X__sbuf struct {
	X_base *c.Char
	X_size c.Int
}

type X__sFILE struct {
	X_p       *c.Char
	X_r       c.Int
	X_w       c.Int
	X_flags   int16
	X_file    int16
	X_bf      X__sbuf
	X_lbfsize c.Int
	X_data    *X_reent
	X_cookie  c.Pointer
	X_read    c.Pointer
	X_write   c.Pointer
	X_seek    c.Pointer
	X_close   c.Pointer
	X_ub      X__sbuf
	X_up      *c.Char
	X_ur      c.Int
	X_ubuf    [3]c.Char
	X_nbuf    [1]c.Char
	X_lb      X__sbuf
	X_blksize c.Int
	X_offset  X_offT
	X_lock    X_flockT
	X_mbstate X_mbstateT
	X_flags2  c.Int
}
type X__FILE X__sFILE

type X_glue struct {
	X_next  *X_glue
	X_niobs c.Int
	X_iobs  *X__FILE
}

type X_rand48 struct {
	X_seed     [3]uint16
	X_mult     [3]uint16
	X_add      uint16
	X_randNext c.UlongLong
}

type X_mprec struct {
	X_result   *X_Bigint
	X_resultK  c.Int
	X_p5s      *X_Bigint
	X_freelist **X_Bigint
}

type X_miscReent struct {
	X_strtokLast     *c.Char
	X_mblenState     X_mbstateT
	X_wctombState    X_mbstateT
	X_mbtowcState    X_mbstateT
	X_l64aBuf        [8]c.Char
	X_getdateErr     c.Int
	X_mbrlenState    X_mbstateT
	X_mbrtowcState   X_mbstateT
	X_mbsrtowcsState X_mbstateT
	X_wcrtombState   X_mbstateT
	X_wcsrtombsState X_mbstateT
}

type DivT struct {
	Quot c.Int
	Rem  c.Int
}

type LdivT struct {
	Quot c.Long
	Rem  c.Long
}

type LldivT struct {
	Quot c.LongLong
	Rem  c.LongLong
}

// llgo:type C
type X__comparFnT func(c.Pointer, c.Pointer) c.Int

type ImaxdivT struct {
	Quot c.IntmaxT
	Rem  c.IntmaxT
}
type X__gnucVaList c.Pointer
type SocResetReasonT c.Int

const (
	RESET_REASON_CHIP_POWER_ON   SocResetReasonT = 1
	RESET_REASON_CHIP_BROWN_OUT  SocResetReasonT = 1
	RESET_REASON_CORE_SW         SocResetReasonT = 3
	RESET_REASON_CORE_DEEP_SLEEP SocResetReasonT = 5
	RESET_REASON_CORE_MWDT0      SocResetReasonT = 7
	RESET_REASON_CORE_MWDT1      SocResetReasonT = 8
	RESET_REASON_CORE_RTC_WDT    SocResetReasonT = 9
	RESET_REASON_CPU0_MWDT0      SocResetReasonT = 11
	RESET_REASON_CPU0_SW         SocResetReasonT = 12
	RESET_REASON_CPU0_RTC_WDT    SocResetReasonT = 13
	RESET_REASON_SYS_BROWN_OUT   SocResetReasonT = 15
	RESET_REASON_SYS_RTC_WDT     SocResetReasonT = 16
	RESET_REASON_CPU0_MWDT1      SocResetReasonT = 17
	RESET_REASON_SYS_SUPER_WDT   SocResetReasonT = 18
	RESET_REASON_CORE_EFUSE_CRC  SocResetReasonT = 20
	RESET_REASON_CORE_USB_UART   SocResetReasonT = 21
	RESET_REASON_CORE_USB_JTAG   SocResetReasonT = 22
	RESET_REASON_CORE_PWR_GLITCH SocResetReasonT = 23
	RESET_REASON_CPU0_JTAG       SocResetReasonT = 24
)

type FposT X_fposT
type OffT X__offT

// llgo:type C
type CookieReadFunctionT func(c.Pointer, *c.Char, c.SizeT) c.SsizeT

// llgo:type C
type CookieWriteFunctionT func(c.Pointer, *c.Char, c.SizeT) c.SsizeT

// llgo:type C
type CookieSeekFunctionT func(c.Pointer, *OffT, c.Int) c.Int

// llgo:type C
type CookieCloseFunctionT func(c.Pointer) c.Int

type CookieIoFunctionsT struct {
	Read  *CookieReadFunctionT
	Write *CookieWriteFunctionT
	Seek  *CookieSeekFunctionT
	Close *CookieCloseFunctionT
}
type EspErrT c.Int
type UInt8T X__uint8T
type UInt16T X__uint16T
type UInt32T X__uint32T
type UInt64T X__uint64T
type RegisterT X__intptrT
type X__sigsetT c.Ulong
type SusecondsT X__susecondsT
type TimeT X__intLeast64T

type Timeval struct {
	TvSec  TimeT
	TvUsec SusecondsT
}

type Timespec struct {
	TvSec  TimeT
	TvNsec c.Long
}

type Itimerspec struct {
	ItInterval Timespec
	ItValue    Timespec
}
type SigsetT X__sigsetT
type X__fdMask c.Ulong
type FdMask X__fdMask

type FdSet struct {
	X__fdsBits [1]X__fdMask
}
type InAddrT X__uint32T
type InPortT X__uint16T
type URegisterT X__uintptrT
type UChar c.Char
type UShort uint16
type UInt c.Uint
type ULong c.Ulong
type Ushort uint16
type Uint c.Uint
type Ulong c.Ulong
type BlkcntT X__blkcntT
type BlksizeT X__blksizeT
type ClockT c.Ulong
type DaddrT X__daddrT
type CaddrT *c.Char
type FsblkcntT X__fsblkcntT
type FsfilcntT X__fsfilcntT
type IdT X__idT
type InoT X__inoT
type DevT X__devT
type UidT X__uidT
type GidT X__gidT
type PidT X__pidT
type KeyT X__keyT
type ModeT X__modeT
type NlinkT X__nlinkT
type ClockidT X__clockidT
type TimerT X__timerT
type UsecondsT X__usecondsT
type SbintimeT X__int64T

type SchedParam struct {
	SchedPriority c.Int
}
type PthreadT X__uint32T

type PthreadAttrT struct {
	IsInitialized   c.Int
	Stackaddr       c.Pointer
	Stacksize       c.Int
	Contentionscope c.Int
	Inheritsched    c.Int
	Schedpolicy     c.Int
	Schedparam      SchedParam
	Detachstate     c.Int
}
type PthreadMutexT X__uint32T

type PthreadMutexattrT struct {
	IsInitialized c.Int
	Type          c.Int
	Recursive     c.Int
}
type PthreadCondT X__uint32T

type PthreadCondattrT struct {
	IsInitialized c.Int
	Clock         ClockT
}
type PthreadKeyT X__uint32T

type PthreadOnceT struct {
	IsInitialized c.Int
	InitExecuted  c.Int
}
type PthreadRwlockT X__uint32T

type PthreadRwlockattrT struct {
	IsInitialized c.Int
}

type Tm struct {
	TmSec   c.Int
	TmMin   c.Int
	TmHour  c.Int
	TmMday  c.Int
	TmMon   c.Int
	TmYear  c.Int
	TmWday  c.Int
	TmYday  c.Int
	TmIsdst c.Int
}

type Sigval struct {
	SivalPtr c.Pointer
}

type Sigevent struct {
	SigevNotify           c.Int
	SigevSigno            c.Int
	SigevValue            Sigval
	SigevNotifyFunction   c.Pointer
	SigevNotifyAttributes *PthreadAttrT
}

type SiginfoT struct {
	SiSigno c.Int
	SiCode  c.Int
	SiValue Sigval
}

// llgo:type C
type X_sigFuncPtr func(c.Int)

type Sigaction struct {
	SaHandler X_sigFuncPtr
	SaMask    SigsetT
	SaFlags   c.Int
}

type Sigaltstack struct {
	SsSp    c.Pointer
	SsFlags c.Int
	SsSize  c.SizeT
}
type StackT Sigaltstack
type SigAtomicT c.Int
type SigT X_sigFuncPtr
type SighandlerT X_sigFuncPtr

type Stat struct {
	Unused [8]uint8
}

type Tms struct {
	Unused [8]uint8
}

type Timezone struct {
	Unused [8]uint8
}
type ErrorT c.Int
type SocRootClkT c.Int

const (
	SOC_ROOT_CLK_INT_RC_FAST  SocRootClkT = 0
	SOC_ROOT_CLK_INT_RC_SLOW  SocRootClkT = 1
	SOC_ROOT_CLK_EXT_XTAL     SocRootClkT = 2
	SOC_ROOT_CLK_EXT_XTAL32K  SocRootClkT = 3
	SOC_ROOT_CLK_INT_RC32K    SocRootClkT = 4
	SOC_ROOT_CLK_EXT_OSC_SLOW SocRootClkT = 5
)

type SocCpuClkSrcT c.Int

const (
	SOC_CPU_CLK_SRC_XTAL      SocCpuClkSrcT = 0
	SOC_CPU_CLK_SRC_PLL       SocCpuClkSrcT = 1
	SOC_CPU_CLK_SRC_RC_FAST   SocCpuClkSrcT = 2
	SOC_CPU_CLK_SRC_FLASH_PLL SocCpuClkSrcT = 3
	SOC_CPU_CLK_SRC_INVALID   SocCpuClkSrcT = 4
)

type SocRtcSlowClkSrcT c.Int

const (
	SOC_RTC_SLOW_CLK_SRC_RC_SLOW  SocRtcSlowClkSrcT = 0
	SOC_RTC_SLOW_CLK_SRC_XTAL32K  SocRtcSlowClkSrcT = 1
	SOC_RTC_SLOW_CLK_SRC_RC32K    SocRtcSlowClkSrcT = 2
	SOC_RTC_SLOW_CLK_SRC_OSC_SLOW SocRtcSlowClkSrcT = 3
	SOC_RTC_SLOW_CLK_SRC_INVALID  SocRtcSlowClkSrcT = 4
)

type SocRtcFastClkSrcT c.Int

const (
	SOC_RTC_FAST_CLK_SRC_RC_FAST  SocRtcFastClkSrcT = 0
	SOC_RTC_FAST_CLK_SRC_XTAL_D2  SocRtcFastClkSrcT = 1
	SOC_RTC_FAST_CLK_SRC_XTAL_DIV SocRtcFastClkSrcT = 1
	SOC_RTC_FAST_CLK_SRC_LP_PLL   SocRtcFastClkSrcT = 2
	SOC_RTC_FAST_CLK_SRC_INVALID  SocRtcFastClkSrcT = 3
)

type SocLpPllClkSrcT c.Int

const (
	SOC_LP_PLL_CLK_SRC_RC32K   SocLpPllClkSrcT = 0
	SOC_LP_PLL_CLK_SRC_XTAL32K SocLpPllClkSrcT = 1
	SOC_LP_PLL_CLK_SRC_INVALID SocLpPllClkSrcT = 2
)

type SocXtalFreqT c.Int

const SOC_XTAL_FREQ_32M SocXtalFreqT = 32

type SocModuleClkT c.Int

const (
	SOC_MOD_CLK_CPU      SocModuleClkT = 1
	SOC_MOD_CLK_RTC_FAST SocModuleClkT = 2
	SOC_MOD_CLK_RTC_SLOW SocModuleClkT = 3
	SOC_MOD_CLK_PLL_F48M SocModuleClkT = 4
	SOC_MOD_CLK_PLL_F64M SocModuleClkT = 5
	SOC_MOD_CLK_PLL_F96M SocModuleClkT = 6
	SOC_MOD_CLK_XTAL32K  SocModuleClkT = 7
	SOC_MOD_CLK_RC_FAST  SocModuleClkT = 8
	SOC_MOD_CLK_XTAL     SocModuleClkT = 9
	SOC_MOD_CLK_INVALID  SocModuleClkT = 10
)

type SocPeriphSystimerClkSrcT c.Int

const (
	SYSTIMER_CLK_SRC_XTAL    SocPeriphSystimerClkSrcT = 9
	SYSTIMER_CLK_SRC_RC_FAST SocPeriphSystimerClkSrcT = 8
	SYSTIMER_CLK_SRC_DEFAULT SocPeriphSystimerClkSrcT = 9
)

type SocPeriphGptimerClkSrcT c.Int

const (
	GPTIMER_CLK_SRC_PLL_F48M SocPeriphGptimerClkSrcT = 4
	GPTIMER_CLK_SRC_RC_FAST  SocPeriphGptimerClkSrcT = 8
	GPTIMER_CLK_SRC_XTAL     SocPeriphGptimerClkSrcT = 9
	GPTIMER_CLK_SRC_DEFAULT  SocPeriphGptimerClkSrcT = 4
)

type SocPeriphTgClkSrcLegacyT c.Int

const (
	TIMER_SRC_CLK_PLL_F48M SocPeriphTgClkSrcLegacyT = 4
	TIMER_SRC_CLK_XTAL     SocPeriphTgClkSrcLegacyT = 9
	TIMER_SRC_CLK_DEFAULT  SocPeriphTgClkSrcLegacyT = 4
)

type SocPeriphRmtClkSrcT c.Int

const (
	RMT_CLK_SRC_RC_FAST SocPeriphRmtClkSrcT = 8
	RMT_CLK_SRC_XTAL    SocPeriphRmtClkSrcT = 9
	RMT_CLK_SRC_DEFAULT SocPeriphRmtClkSrcT = 9
)

type SocPeriphRmtClkSrcLegacyT c.Int

const (
	RMT_BASECLK_XTAL    SocPeriphRmtClkSrcLegacyT = 9
	RMT_BASECLK_DEFAULT SocPeriphRmtClkSrcLegacyT = 9
)

type SocPeriphTemperatureSensorClkSrcT c.Int

const (
	TEMPERATURE_SENSOR_CLK_SRC_XTAL    SocPeriphTemperatureSensorClkSrcT = 9
	TEMPERATURE_SENSOR_CLK_SRC_RC_FAST SocPeriphTemperatureSensorClkSrcT = 8
	TEMPERATURE_SENSOR_CLK_SRC_DEFAULT SocPeriphTemperatureSensorClkSrcT = 9
)

type SocPeriphUartClkSrcLegacyT c.Int

const (
	UART_SCLK_PLL_F48M SocPeriphUartClkSrcLegacyT = 4
	UART_SCLK_RTC      SocPeriphUartClkSrcLegacyT = 8
	UART_SCLK_XTAL     SocPeriphUartClkSrcLegacyT = 9
	UART_SCLK_DEFAULT  SocPeriphUartClkSrcLegacyT = 4
)

type SocPeriphMcpwmTimerClkSrcT c.Int

const (
	MCPWM_TIMER_CLK_SRC_PLL96M  SocPeriphMcpwmTimerClkSrcT = 6
	MCPWM_TIMER_CLK_SRC_XTAL    SocPeriphMcpwmTimerClkSrcT = 9
	MCPWM_TIMER_CLK_SRC_DEFAULT SocPeriphMcpwmTimerClkSrcT = 6
)

type SocPeriphMcpwmCaptureClkSrcT c.Int

const (
	MCPWM_CAPTURE_CLK_SRC_PLL96M  SocPeriphMcpwmCaptureClkSrcT = 6
	MCPWM_CAPTURE_CLK_SRC_XTAL    SocPeriphMcpwmCaptureClkSrcT = 9
	MCPWM_CAPTURE_CLK_SRC_DEFAULT SocPeriphMcpwmCaptureClkSrcT = 6
)

type SocPeriphMcpwmCarrierClkSrcT c.Int

const (
	MCPWM_CARRIER_CLK_SRC_PLL96M  SocPeriphMcpwmCarrierClkSrcT = 6
	MCPWM_CARRIER_CLK_SRC_XTAL    SocPeriphMcpwmCarrierClkSrcT = 9
	MCPWM_CARRIER_CLK_SRC_DEFAULT SocPeriphMcpwmCarrierClkSrcT = 6
)

type SocPeriphI2sClkSrcT c.Int

const (
	I2S_CLK_SRC_DEFAULT  SocPeriphI2sClkSrcT = 6
	I2S_CLK_SRC_PLL_96M  SocPeriphI2sClkSrcT = 6
	I2S_CLK_SRC_PLL_64M  SocPeriphI2sClkSrcT = 5
	I2S_CLK_SRC_XTAL     SocPeriphI2sClkSrcT = 9
	I2S_CLK_SRC_EXTERNAL SocPeriphI2sClkSrcT = -1
)

type SocPeriphI2cClkSrcT c.Int

const (
	I2C_CLK_SRC_XTAL    SocPeriphI2cClkSrcT = 9
	I2C_CLK_SRC_RC_FAST SocPeriphI2cClkSrcT = 8
	I2C_CLK_SRC_DEFAULT SocPeriphI2cClkSrcT = 9
)

type SocPeriphSpiClkSrcT c.Int

const (
	SPI_CLK_SRC_DEFAULT  SocPeriphSpiClkSrcT = 4
	SPI_CLK_SRC_PLL_F48M SocPeriphSpiClkSrcT = 4
	SPI_CLK_SRC_XTAL     SocPeriphSpiClkSrcT = 9
	SPI_CLK_SRC_RC_FAST  SocPeriphSpiClkSrcT = 8
)

type SocPeriphSdmClkSrcT c.Int

const (
	SDM_CLK_SRC_XTAL     SocPeriphSdmClkSrcT = 9
	SDM_CLK_SRC_PLL_F48M SocPeriphSdmClkSrcT = 4
	SDM_CLK_SRC_DEFAULT  SocPeriphSdmClkSrcT = 4
)

type SocPeriphAnaCmprClkSrcT c.Int

const (
	ANA_CMPR_CLK_SRC_XTAL     SocPeriphAnaCmprClkSrcT = 9
	ANA_CMPR_CLK_SRC_PLL_F48M SocPeriphAnaCmprClkSrcT = 4
	ANA_CMPR_CLK_SRC_DEFAULT  SocPeriphAnaCmprClkSrcT = 4
)

type SocPeriphGlitchFilterClkSrcT c.Int

const (
	GLITCH_FILTER_CLK_SRC_XTAL     SocPeriphGlitchFilterClkSrcT = 9
	GLITCH_FILTER_CLK_SRC_PLL_F48M SocPeriphGlitchFilterClkSrcT = 4
	GLITCH_FILTER_CLK_SRC_DEFAULT  SocPeriphGlitchFilterClkSrcT = 4
)

type SocPeriphTwaiClkSrcT c.Int

const (
	TWAI_CLK_SRC_XTAL    SocPeriphTwaiClkSrcT = 9
	TWAI_CLK_SRC_DEFAULT SocPeriphTwaiClkSrcT = 9
)

type SocPeriphAdcDigiClkSrcT c.Int

const (
	ADC_DIGI_CLK_SRC_XTAL     SocPeriphAdcDigiClkSrcT = 9
	ADC_DIGI_CLK_SRC_PLL_F96M SocPeriphAdcDigiClkSrcT = 6
	ADC_DIGI_CLK_SRC_RC_FAST  SocPeriphAdcDigiClkSrcT = 8
	ADC_DIGI_CLK_SRC_DEFAULT  SocPeriphAdcDigiClkSrcT = 6
)

type SocPeriphMwdtClkSrcT c.Int

const (
	MWDT_CLK_SRC_XTAL     SocPeriphMwdtClkSrcT = 9
	MWDT_CLK_SRC_PLL_F48M SocPeriphMwdtClkSrcT = 4
	MWDT_CLK_SRC_RC_FAST  SocPeriphMwdtClkSrcT = 8
	MWDT_CLK_SRC_DEFAULT  SocPeriphMwdtClkSrcT = 9
)

type SocPeriphLedcClkSrcLegacyT c.Int

const (
	LEDC_AUTO_CLK        SocPeriphLedcClkSrcLegacyT = 0
	LEDC_USE_PLL_DIV_CLK SocPeriphLedcClkSrcLegacyT = 6
	LEDC_USE_RC_FAST_CLK SocPeriphLedcClkSrcLegacyT = 8
	LEDC_USE_XTAL_CLK    SocPeriphLedcClkSrcLegacyT = 9
	LEDC_USE_RTC8M_CLK   SocPeriphLedcClkSrcLegacyT = 8
)

type SocPeriphParlioClkSrcT c.Int

const (
	PARLIO_CLK_SRC_XTAL     SocPeriphParlioClkSrcT = 9
	PARLIO_CLK_SRC_PLL_F96M SocPeriphParlioClkSrcT = 6
	PARLIO_CLK_SRC_RC_FAST  SocPeriphParlioClkSrcT = 8
	PARLIO_CLK_SRC_EXTERNAL SocPeriphParlioClkSrcT = -1
	PARLIO_CLK_SRC_DEFAULT  SocPeriphParlioClkSrcT = 6
)

type SocPeriphMspiClkSrcT c.Int

const (
	MSPI_CLK_SRC_XTAL        SocPeriphMspiClkSrcT = 9
	MSPI_CLK_SRC_RC_FAST     SocPeriphMspiClkSrcT = 8
	MSPI_CLK_SRC_PLL_F64M    SocPeriphMspiClkSrcT = 5
	MSPI_CLK_SRC_PLL_F48M    SocPeriphMspiClkSrcT = 4
	MSPI_CLK_SRC_DEFAULT     SocPeriphMspiClkSrcT = 5
	MSPI_CLK_SRC_ROM_DEFAULT SocPeriphMspiClkSrcT = 9
)

type SocClkoutSigIdT c.Int

const (
	CLKOUT_SIG_XTAL    SocClkoutSigIdT = 5
	CLKOUT_SIG_CPU     SocClkoutSigIdT = 16
	CLKOUT_SIG_AHB     SocClkoutSigIdT = 17
	CLKOUT_SIG_APB     SocClkoutSigIdT = 18
	CLKOUT_SIG_XTAL32K SocClkoutSigIdT = 21
	CLKOUT_SIG_EXT32K  SocClkoutSigIdT = 22
	CLKOUT_SIG_RC_FAST SocClkoutSigIdT = 23
	CLKOUT_SIG_RC_32K  SocClkoutSigIdT = 24
	CLKOUT_SIG_RC_SLOW SocClkoutSigIdT = 25
	CLKOUT_SIG_INVALID SocClkoutSigIdT = 255
)

type UartPortT c.Int

const (
	UART_NUM_0   UartPortT = 0
	UART_NUM_1   UartPortT = 1
	UART_NUM_MAX UartPortT = 2
)

type UartModeT c.Int

const (
	UART_MODE_UART                   UartModeT = 0
	UART_MODE_RS485_HALF_DUPLEX      UartModeT = 1
	UART_MODE_IRDA                   UartModeT = 2
	UART_MODE_RS485_COLLISION_DETECT UartModeT = 3
	UART_MODE_RS485_APP_CTRL         UartModeT = 4
)

type UartWordLengthT c.Int

const (
	UART_DATA_5_BITS   UartWordLengthT = 0
	UART_DATA_6_BITS   UartWordLengthT = 1
	UART_DATA_7_BITS   UartWordLengthT = 2
	UART_DATA_8_BITS   UartWordLengthT = 3
	UART_DATA_BITS_MAX UartWordLengthT = 4
)

type UartStopBitsT c.Int

const (
	UART_STOP_BITS_1   UartStopBitsT = 1
	UART_STOP_BITS_1_5 UartStopBitsT = 2
	UART_STOP_BITS_2   UartStopBitsT = 3
	UART_STOP_BITS_MAX UartStopBitsT = 4
)

type UartParityT c.Int

const (
	UART_PARITY_DISABLE UartParityT = 0
	UART_PARITY_EVEN    UartParityT = 2
	UART_PARITY_ODD     UartParityT = 3
)

type UartHwFlowcontrolT c.Int

const (
	UART_HW_FLOWCTRL_DISABLE UartHwFlowcontrolT = 0
	UART_HW_FLOWCTRL_RTS     UartHwFlowcontrolT = 1
	UART_HW_FLOWCTRL_CTS     UartHwFlowcontrolT = 2
	UART_HW_FLOWCTRL_CTS_RTS UartHwFlowcontrolT = 3
	UART_HW_FLOWCTRL_MAX     UartHwFlowcontrolT = 4
)

type UartSignalInvT c.Int

const (
	UART_SIGNAL_INV_DISABLE UartSignalInvT = 0
	UART_SIGNAL_IRDA_TX_INV UartSignalInvT = 1
	UART_SIGNAL_IRDA_RX_INV UartSignalInvT = 2
	UART_SIGNAL_RXD_INV     UartSignalInvT = 4
	UART_SIGNAL_CTS_INV     UartSignalInvT = 8
	UART_SIGNAL_DSR_INV     UartSignalInvT = 16
	UART_SIGNAL_TXD_INV     UartSignalInvT = 32
	UART_SIGNAL_RTS_INV     UartSignalInvT = 64
	UART_SIGNAL_DTR_INV     UartSignalInvT = 128
)

type UartSclkT SocPeriphUartClkSrcLegacyT

/**
 * @brief UART AT cmd char configuration parameters
 *        Note that this function may different on different chip. Please refer to the TRM at confirguration.
 */

type UartAtCmdT struct {
	CmdChar  c.Uint8T
	CharNum  c.Uint8T
	GapTout  c.Uint32T
	PreIdle  c.Uint32T
	PostIdle c.Uint32T
}

/**
 * @brief UART software flow control configuration parameters
 */

type UartSwFlowctrlT struct {
	XonChar  c.Uint8T
	XoffChar c.Uint8T
	XonThrd  c.Uint8T
	XoffThrd c.Uint8T
}

/** Group: FIFO Configuration */
/** Type of fifo register
 *  FIFO data register
 */

type UartFifoRegT struct {
	Val c.Uint32T
}

/** Type of mem_conf register
 *  UART memory power configuration
 */

type UartMemConfRegT struct {
	Val c.Uint32T
}

/** Type of tout_conf_sync register
 *  UART threshold and allocation configuration
 */

type UartToutConfSyncRegT struct {
	Val c.Uint32T
}

/** Group: Interrupt Register */
/** Type of int_raw register
 *  Raw interrupt status
 */

type UartIntRawRegT struct {
	Val c.Uint32T
}

/** Type of int_st register
 *  Masked interrupt status
 */

type UartIntStRegT struct {
	Val c.Uint32T
}

/** Type of int_ena register
 *  Interrupt enable bits
 */

type UartIntEnaRegT struct {
	Val c.Uint32T
}

/** Type of int_clr register
 *  Interrupt clear bits
 */

type UartIntClrRegT struct {
	Val c.Uint32T
}

/** Group: Configuration Register */
/** Type of clkdiv_sync register
 *  Clock divider configuration
 */

type UartClkdivSyncRegT struct {
	Val c.Uint32T
}

/** Type of rx_filt register
 *  Rx Filter configuration
 */

type UartRxFiltRegT struct {
	Val c.Uint32T
}

/** Type of conf0_sync register
 *  a
 */

type UartConf0SyncRegT struct {
	Val c.Uint32T
}

/** Type of conf1 register
 *  Configuration register 1
 */

type UartConf1RegT struct {
	Val c.Uint32T
}

/** Type of hwfc_conf_sync register
 *  Hardware flow-control configuration
 */

type UartHwfcConfSyncRegT struct {
	Val c.Uint32T
}

/** Type of sleep_conf0 register
 *  UART sleep configure register 0
 */

type UartSleepConf0RegT struct {
	Val c.Uint32T
}

/** Type of sleep_conf1 register
 *  UART sleep configure register 1
 */

type UartSleepConf1RegT struct {
	Val c.Uint32T
}

/** Type of sleep_conf2 register
 *  UART sleep configure register 2
 */

type UartSleepConf2RegT struct {
	Val c.Uint32T
}

/** Type of swfc_conf0_sync register
 *  Software flow-control character configuration
 */

type UartSwfcConf0SyncRegT struct {
	Val c.Uint32T
}

/** Type of swfc_conf1 register
 *  Software flow-control character configuration
 */

type UartSwfcConf1RegT struct {
	Val c.Uint32T
}

/** Type of txbrk_conf_sync register
 *  Tx Break character configuration
 */

type UartTxbrkConfSyncRegT struct {
	Val c.Uint32T
}

/** Type of idle_conf_sync register
 *  Frame-end idle configuration
 */

type UartIdleConfSyncRegT struct {
	Val c.Uint32T
}

/** Type of rs485_conf_sync register
 *  RS485 mode configuration
 */

type UartRs485ConfSyncRegT struct {
	Val c.Uint32T
}

/** Type of clk_conf register
 *  UART core clock configuration
 */

type UartClkConfRegT struct {
	Val c.Uint32T
}

/** Group: Status Register */
/** Type of status register
 *  UART status register
 */

type UartStatusRegT struct {
	Val c.Uint32T
}

/** Type of mem_tx_status register
 *  Tx-SRAM write and read offset address.
 */

type UartMemTxStatusRegT struct {
	Val c.Uint32T
}

/** Type of mem_rx_status register
 *  Rx-SRAM write and read offset address.
 */

type UartMemRxStatusRegT struct {
	Val c.Uint32T
}

/** Type of fsm_status register
 *  UART transmit and receive status.
 */

type UartFsmStatusRegT struct {
	Val c.Uint32T
}

/** Type of afifo_status register
 *  UART AFIFO Status
 */

type UartAfifoStatusRegT struct {
	Val c.Uint32T
}

/** Group: AT Escape Sequence Selection Configuration */
/** Type of at_cmd_precnt_sync register
 *  Pre-sequence timing configuration
 */

type UartAtCmdPrecntSyncRegT struct {
	Val c.Uint32T
}

/** Type of at_cmd_postcnt_sync register
 *  Post-sequence timing configuration
 */

type UartAtCmdPostcntSyncRegT struct {
	Val c.Uint32T
}

/** Type of at_cmd_gaptout_sync register
 *  Timeout configuration
 */

type UartAtCmdGaptoutSyncRegT struct {
	Val c.Uint32T
}

/** Type of at_cmd_char_sync register
 *  AT escape sequence detection configuration
 */

type UartAtCmdCharSyncRegT struct {
	Val c.Uint32T
}

/** Group: Autobaud Register */
/** Type of pospulse register
 *  Autobaud high pulse register
 */

type UartPospulseRegT struct {
	Val c.Uint32T
}

/** Type of negpulse register
 *  Autobaud low pulse register
 */

type UartNegpulseRegT struct {
	Val c.Uint32T
}

/** Type of lowpulse register
 *  Autobaud minimum low pulse duration register
 */

type UartLowpulseRegT struct {
	Val c.Uint32T
}

/** Type of highpulse register
 *  Autobaud minimum high pulse duration register
 */

type UartHighpulseRegT struct {
	Val c.Uint32T
}

/** Type of rxd_cnt register
 *  Autobaud edge change count register
 */

type UartRxdCntRegT struct {
	Val c.Uint32T
}

/** Group: Version Register */
/** Type of date register
 *  UART Version register
 */

type UartDateRegT struct {
	Val c.Uint32T
}

/** Type of reg_update register
 *  UART Registers Configuration Update register
 */

type UartRegUpdateRegT struct {
	Val c.Uint32T
}

/** Type of id register
 *  UART ID register
 */

type UartIdRegT struct {
	Val c.Uint32T
}

type UartDevS struct {
	Fifo             UartFifoRegT
	IntRaw           UartIntRawRegT
	IntSt            UartIntStRegT
	IntEna           UartIntEnaRegT
	IntClr           UartIntClrRegT
	ClkdivSync       UartClkdivSyncRegT
	RxFilt           UartRxFiltRegT
	Status           UartStatusRegT
	Conf0Sync        UartConf0SyncRegT
	Conf1            UartConf1RegT
	Reserved028      c.Uint32T
	HwfcConfSync     UartHwfcConfSyncRegT
	SleepConf0       UartSleepConf0RegT
	SleepConf1       UartSleepConf1RegT
	SleepConf2       UartSleepConf2RegT
	SwfcConf0Sync    UartSwfcConf0SyncRegT
	SwfcConf1        UartSwfcConf1RegT
	TxbrkConfSync    UartTxbrkConfSyncRegT
	IdleConfSync     UartIdleConfSyncRegT
	Rs485ConfSync    UartRs485ConfSyncRegT
	AtCmdPrecntSync  UartAtCmdPrecntSyncRegT
	AtCmdPostcntSync UartAtCmdPostcntSyncRegT
	AtCmdGaptoutSync UartAtCmdGaptoutSyncRegT
	AtCmdCharSync    UartAtCmdCharSyncRegT
	MemConf          UartMemConfRegT
	ToutConfSync     UartToutConfSyncRegT
	MemTxStatus      UartMemTxStatusRegT
	MemRxStatus      UartMemRxStatusRegT
	FsmStatus        UartFsmStatusRegT
	Pospulse         UartPospulseRegT
	Negpulse         UartNegpulseRegT
	Lowpulse         UartLowpulseRegT
	Highpulse        UartHighpulseRegT
	RxdCnt           UartRxdCntRegT
	ClkConf          UartClkConfRegT
	Date             UartDateRegT
	AfifoStatus      UartAfifoStatusRegT
	Reserved094      c.Uint32T
	RegUpdate        UartRegUpdateRegT
	Id               UartIdRegT
}
type UartDevT UartDevS

/** Group: Configuration Register */
/** Type of uart0_conf register
 *  UART0 configuration register
 */

type PcrUart0ConfRegT struct {
	Val c.Uint32T
}

/** Type of uart0_sclk_conf register
 *  UART0_SCLK configuration register
 */

type PcrUart0SclkConfRegT struct {
	Val c.Uint32T
}

/** Type of uart0_pd_ctrl register
 *  UART0 power control register
 */

type PcrUart0PdCtrlRegT struct {
	Val c.Uint32T
}

/** Type of uart1_conf register
 *  UART1 configuration register
 */

type PcrUart1ConfRegT struct {
	Val c.Uint32T
}

/** Type of uart1_sclk_conf register
 *  UART1_SCLK configuration register
 */

type PcrUart1SclkConfRegT struct {
	Val c.Uint32T
}

/** Type of uart1_pd_ctrl register
 *  UART1 power control register
 */

type PcrUart1PdCtrlRegT struct {
	Val c.Uint32T
}

/** Type of mspi_conf register
 *  MSPI configuration register
 */

type PcrMspiConfRegT struct {
	Val c.Uint32T
}

/** Type of mspi_clk_conf register
 *  MSPI_CLK configuration register
 */

type PcrMspiClkConfRegT struct {
	Val c.Uint32T
}

/** Type of i2c_conf register
 *  I2C configuration register
 */

type PcrI2cConfRegT struct {
	Val c.Uint32T
}

/** Type of i2c_sclk_conf register
 *  I2C_SCLK configuration register
 */

type PcrI2cSclkConfRegT struct {
	Val c.Uint32T
}

/** Type of uhci_conf register
 *  UHCI configuration register
 */

type PcrUhciConfRegT struct {
	Val c.Uint32T
}

/** Type of rmt_conf register
 *  RMT configuration register
 */

type PcrRmtConfRegT struct {
	Val c.Uint32T
}

/** Type of rmt_sclk_conf register
 *  RMT_SCLK configuration register
 */

type PcrRmtSclkConfRegT struct {
	Val c.Uint32T
}

/** Type of ledc_conf register
 *  LEDC configuration register
 */

type PcrLedcConfRegT struct {
	Val c.Uint32T
}

/** Type of ledc_sclk_conf register
 *  LEDC_SCLK configuration register
 */

type PcrLedcSclkConfRegT struct {
	Val c.Uint32T
}

/** Type of timergroup0_conf register
 *  TIMERGROUP0 configuration register
 */

type PcrTimergroup0ConfRegT struct {
	Val c.Uint32T
}

/** Type of timergroup0_timer_clk_conf register
 *  TIMERGROUP0_TIMER_CLK configuration register
 */

type PcrTimergroup0TimerClkConfRegT struct {
	Val c.Uint32T
}

/** Type of timergroup0_wdt_clk_conf register
 *  TIMERGROUP0_WDT_CLK configuration register
 */

type PcrTimergroup0WdtClkConfRegT struct {
	Val c.Uint32T
}

/** Type of timergroup1_conf register
 *  TIMERGROUP1 configuration register
 */

type PcrTimergroup1ConfRegT struct {
	Val c.Uint32T
}

/** Type of timergroup1_timer_clk_conf register
 *  TIMERGROUP1_TIMER_CLK configuration register
 */

type PcrTimergroup1TimerClkConfRegT struct {
	Val c.Uint32T
}

/** Type of timergroup1_wdt_clk_conf register
 *  TIMERGROUP1_WDT_CLK configuration register
 */

type PcrTimergroup1WdtClkConfRegT struct {
	Val c.Uint32T
}

/** Type of systimer_conf register
 *  SYSTIMER configuration register
 */

type PcrSystimerConfRegT struct {
	Val c.Uint32T
}

/** Type of systimer_func_clk_conf register
 *  SYSTIMER_FUNC_CLK configuration register
 */

type PcrSystimerFuncClkConfRegT struct {
	Val c.Uint32T
}

/** Type of twai0_conf register
 *  TWAI0 configuration register
 */

type PcrTwai0ConfRegT struct {
	Val c.Uint32T
}

/** Type of twai0_func_clk_conf register
 *  TWAI0_FUNC_CLK configuration register
 */

type PcrTwai0FuncClkConfRegT struct {
	Val c.Uint32T
}

/** Type of i2s_conf register
 *  I2S configuration register
 */

type PcrI2sConfRegT struct {
	Val c.Uint32T
}

/** Type of i2s_tx_clkm_conf register
 *  I2S_TX_CLKM configuration register
 */

type PcrI2sTxClkmConfRegT struct {
	Val c.Uint32T
}

/** Type of i2s_tx_clkm_div_conf register
 *  I2S_TX_CLKM_DIV configuration register
 */

type PcrI2sTxClkmDivConfRegT struct {
	Val c.Uint32T
}

/** Type of i2s_rx_clkm_conf register
 *  I2S_RX_CLKM configuration register
 */

type PcrI2sRxClkmConfRegT struct {
	Val c.Uint32T
}

/** Type of i2s_rx_clkm_div_conf register
 *  I2S_RX_CLKM_DIV configuration register
 */

type PcrI2sRxClkmDivConfRegT struct {
	Val c.Uint32T
}

/** Type of saradc_conf register
 *  SARADC configuration register
 */

type PcrSaradcConfRegT struct {
	Val c.Uint32T
}

/** Type of saradc_clkm_conf register
 *  SARADC_CLKM configuration register
 */

type PcrSaradcClkmConfRegT struct {
	Val c.Uint32T
}

/** Type of tsens_clk_conf register
 *  TSENS_CLK configuration register
 */

type PcrTsensClkConfRegT struct {
	Val c.Uint32T
}

/** Type of usb_device_conf register
 *  USB_DEVICE configuration register
 */

type PcrUsbDeviceConfRegT struct {
	Val c.Uint32T
}

/** Type of intmtx_conf register
 *  INTMTX configuration register
 */

type PcrIntmtxConfRegT struct {
	Val c.Uint32T
}

/** Type of pcnt_conf register
 *  PCNT configuration register
 */

type PcrPcntConfRegT struct {
	Val c.Uint32T
}

/** Type of etm_conf register
 *  ETM configuration register
 */

type PcrEtmConfRegT struct {
	Val c.Uint32T
}

/** Type of pwm_conf register
 *  PWM configuration register
 */

type PcrPwmConfRegT struct {
	Val c.Uint32T
}

/** Type of pwm_clk_conf register
 *  PWM_CLK configuration register
 */

type PcrPwmClkConfRegT struct {
	Val c.Uint32T
}

/** Type of parl_io_conf register
 *  PARL_IO configuration register
 */

type PcrParlIoConfRegT struct {
	Val c.Uint32T
}

/** Type of parl_clk_rx_conf register
 *  PARL_CLK_RX configuration register
 */

type PcrParlClkRxConfRegT struct {
	Val c.Uint32T
}

/** Type of parl_clk_tx_conf register
 *  PARL_CLK_TX configuration register
 */

type PcrParlClkTxConfRegT struct {
	Val c.Uint32T
}

/** Type of pvt_monitor_conf register
 *  PVT_MONITOR configuration register
 */

type PcrPvtMonitorConfRegT struct {
	Val c.Uint32T
}

/** Type of pvt_monitor_func_clk_conf register
 *  PVT_MONITOR function clock configuration register
 */

type PcrPvtMonitorFuncClkConfRegT struct {
	Val c.Uint32T
}

/** Type of gdma_conf register
 *  GDMA configuration register
 */

type PcrGdmaConfRegT struct {
	Val c.Uint32T
}

/** Type of spi2_conf register
 *  SPI2 configuration register
 */

type PcrSpi2ConfRegT struct {
	Val c.Uint32T
}

/** Type of spi2_clkm_conf register
 *  SPI2_CLKM configuration register
 */

type PcrSpi2ClkmConfRegT struct {
	Val c.Uint32T
}

/** Type of aes_conf register
 *  AES configuration register
 */

type PcrAesConfRegT struct {
	Val c.Uint32T
}

/** Type of sha_conf register
 *  SHA configuration register
 */

type PcrShaConfRegT struct {
	Val c.Uint32T
}

/** Type of rsa_conf register
 *  RSA configuration register
 */

type PcrRsaConfRegT struct {
	Val c.Uint32T
}

/** Type of rsa_pd_ctrl register
 *  RSA power control register
 */

type PcrRsaPdCtrlRegT struct {
	Val c.Uint32T
}

/** Type of ecc_conf register
 *  ECC configuration register
 */

type PcrEccConfRegT struct {
	Val c.Uint32T
}

/** Type of ecc_pd_ctrl register
 *  ECC power control register
 */

type PcrEccPdCtrlRegT struct {
	Val c.Uint32T
}

/** Type of ds_conf register
 *  DS configuration register
 */

type PcrDsConfRegT struct {
	Val c.Uint32T
}

/** Type of hmac_conf register
 *  HMAC configuration register
 */

type PcrHmacConfRegT struct {
	Val c.Uint32T
}

/** Type of ecdsa_conf register
 *  ECDSA configuration register
 */

type PcrEcdsaConfRegT struct {
	Val c.Uint32T
}

/** Type of iomux_conf register
 *  IOMUX configuration register
 */

type PcrIomuxConfRegT struct {
	Val c.Uint32T
}

/** Type of iomux_clk_conf register
 *  IOMUX_CLK configuration register
 */

type PcrIomuxClkConfRegT struct {
	Val c.Uint32T
}

/** Type of mem_monitor_conf register
 *  MEM_MONITOR configuration register
 */

type PcrMemMonitorConfRegT struct {
	Val c.Uint32T
}

/** Type of regdma_conf register
 *  REGDMA configuration register
 */

type PcrRegdmaConfRegT struct {
	Val c.Uint32T
}

/** Type of trace_conf register
 *  TRACE configuration register
 */

type PcrTraceConfRegT struct {
	Val c.Uint32T
}

/** Type of assist_conf register
 *  ASSIST configuration register
 */

type PcrAssistConfRegT struct {
	Val c.Uint32T
}

/** Type of cache_conf register
 *  CACHE configuration register
 */

type PcrCacheConfRegT struct {
	Val c.Uint32T
}

/** Type of modem_conf register
 *  MODEM_APB configuration register
 */

type PcrModemConfRegT struct {
	Val c.Uint32T
}

/** Type of timeout_conf register
 *  TIMEOUT configuration register
 */

type PcrTimeoutConfRegT struct {
	Val c.Uint32T
}

/** Type of sysclk_conf register
 *  SYSCLK configuration register
 */

type PcrSysclkConfRegT struct {
	Val c.Uint32T
}

/** Type of cpu_waiti_conf register
 *  CPU_WAITI configuration register
 */

type PcrCpuWaitiConfRegT struct {
	Val c.Uint32T
}

/** Type of cpu_freq_conf register
 *  CPU_FREQ configuration register
 */

type PcrCpuFreqConfRegT struct {
	Val c.Uint32T
}

/** Type of ahb_freq_conf register
 *  AHB_FREQ configuration register
 */

type PcrAhbFreqConfRegT struct {
	Val c.Uint32T
}

/** Type of apb_freq_conf register
 *  APB_FREQ configuration register
 */

type PcrApbFreqConfRegT struct {
	Val c.Uint32T
}

/** Type of pll_div_clk_en register
 *  SPLL DIV clock-gating configuration register
 */

type PcrPllDivClkEnRegT struct {
	Val c.Uint32T
}

/** Type of ctrl_clk_out_en register
 *  CLK_OUT_EN configuration register
 */

type PcrCtrlClkOutEnRegT struct {
	Val c.Uint32T
}

/** Type of ctrl_tick_conf register
 *  TICK configuration register
 */

type PcrCtrlTickConfRegT struct {
	Val c.Uint32T
}

/** Type of ctrl_32k_conf register
 *  32KHz clock configuration register
 */

type PcrCtrl32kConfRegT struct {
	Val c.Uint32T
}

/** Type of sram_power_conf_0 register
 *  HP SRAM/ROM configuration register
 */

type PcrSramPowerConf0RegT struct {
	Val c.Uint32T
}

/** Type of sram_power_conf_1 register
 *  HP SRAM/ROM configuration register
 */

type PcrSramPowerConf1RegT struct {
	Val c.Uint32T
}

/** Type of sec_conf register
 *  xxxx
 */

type PcrSecConfRegT struct {
	Val c.Uint32T
}

/** Type of adc_inv_phase_conf register
 *  xxxx
 */

type PcrAdcInvPhaseConfRegT struct {
	Val c.Uint32T
}

/** Type of sdm_inv_phase_conf register
 *  xxxx
 */

type PcrSdmInvPhaseConfRegT struct {
	Val c.Uint32T
}

/** Type of bus_clk_update register
 *  xxxx
 */

type PcrBusClkUpdateRegT struct {
	Val c.Uint32T
}

/** Type of sar_clk_div register
 *  xxxx
 */

type PcrSarClkDivRegT struct {
	Val c.Uint32T
}

/** Type of pwdet_sar_clk_conf register
 *  xxxx
 */

type PcrPwdetSarClkConfRegT struct {
	Val c.Uint32T
}

/** Type of reset_event_bypass register
 *  reset event bypass backdoor configuration register
 */

type PcrResetEventBypassRegT struct {
	Val c.Uint32T
}

/** Type of clock_gate register
 *  PCR clock gating configure register
 */

type PcrClockGateRegT struct {
	Val c.Uint32T
}

/** Group: Frequency Statistics Register */
/** Type of sysclk_freq_query_0 register
 *  SYSCLK frequency query 0 register
 */

type PcrSysclkFreqQuery0RegT struct {
	Val c.Uint32T
}

/** Group: FPGA Debug Register */
/** Type of fpga_debug register
 *  fpga debug register
 */

type PcrFpgaDebugRegT struct {
	Val c.Uint32T
}

/** Group: Version Register */
/** Type of date register
 *  Date register.
 */

type PcrDateRegT struct {
	Val c.Uint32T
}

/**
 * @brief The struct of I2C configuration registers
 */

type PcrI2cRegT struct {
	I2cConf     PcrI2cConfRegT
	I2cSclkConf PcrI2cSclkConfRegT
}

type PcrDevT struct {
	Uart0Conf               PcrUart0ConfRegT
	Uart0SclkConf           PcrUart0SclkConfRegT
	Uart0PdCtrl             PcrUart0PdCtrlRegT
	Uart1Conf               PcrUart1ConfRegT
	Uart1SclkConf           PcrUart1SclkConfRegT
	Uart1PdCtrl             PcrUart1PdCtrlRegT
	MspiConf                PcrMspiConfRegT
	MspiClkConf             PcrMspiClkConfRegT
	I2c                     [2]PcrI2cRegT
	UhciConf                PcrUhciConfRegT
	RmtConf                 PcrRmtConfRegT
	RmtSclkConf             PcrRmtSclkConfRegT
	LedcConf                PcrLedcConfRegT
	LedcSclkConf            PcrLedcSclkConfRegT
	Timergroup0Conf         PcrTimergroup0ConfRegT
	Timergroup0TimerClkConf PcrTimergroup0TimerClkConfRegT
	Timergroup0WdtClkConf   PcrTimergroup0WdtClkConfRegT
	Timergroup1Conf         PcrTimergroup1ConfRegT
	Timergroup1TimerClkConf PcrTimergroup1TimerClkConfRegT
	Timergroup1WdtClkConf   PcrTimergroup1WdtClkConfRegT
	SystimerConf            PcrSystimerConfRegT
	SystimerFuncClkConf     PcrSystimerFuncClkConfRegT
	Twai0Conf               PcrTwai0ConfRegT
	Twai0FuncClkConf        PcrTwai0FuncClkConfRegT
	I2sConf                 PcrI2sConfRegT
	I2sTxClkmConf           PcrI2sTxClkmConfRegT
	I2sTxClkmDivConf        PcrI2sTxClkmDivConfRegT
	I2sRxClkmConf           PcrI2sRxClkmConfRegT
	I2sRxClkmDivConf        PcrI2sRxClkmDivConfRegT
	SaradcConf              PcrSaradcConfRegT
	SaradcClkmConf          PcrSaradcClkmConfRegT
	TsensClkConf            PcrTsensClkConfRegT
	UsbDeviceConf           PcrUsbDeviceConfRegT
	IntmtxConf              PcrIntmtxConfRegT
	PcntConf                PcrPcntConfRegT
	EtmConf                 PcrEtmConfRegT
	PwmConf                 PcrPwmConfRegT
	PwmClkConf              PcrPwmClkConfRegT
	ParlIoConf              PcrParlIoConfRegT
	ParlClkRxConf           PcrParlClkRxConfRegT
	ParlClkTxConf           PcrParlClkTxConfRegT
	PvtMonitorConf          PcrPvtMonitorConfRegT
	PvtMonitorFuncClkConf   PcrPvtMonitorFuncClkConfRegT
	GdmaConf                PcrGdmaConfRegT
	Spi2Conf                PcrSpi2ConfRegT
	Spi2ClkmConf            PcrSpi2ClkmConfRegT
	AesConf                 PcrAesConfRegT
	ShaConf                 PcrShaConfRegT
	RsaConf                 PcrRsaConfRegT
	RsaPdCtrl               PcrRsaPdCtrlRegT
	EccConf                 PcrEccConfRegT
	EccPdCtrl               PcrEccPdCtrlRegT
	DsConf                  PcrDsConfRegT
	HmacConf                PcrHmacConfRegT
	EcdsaConf               PcrEcdsaConfRegT
	IomuxConf               PcrIomuxConfRegT
	IomuxClkConf            PcrIomuxClkConfRegT
	MemMonitorConf          PcrMemMonitorConfRegT
	RegdmaConf              PcrRegdmaConfRegT
	TraceConf               PcrTraceConfRegT
	AssistConf              PcrAssistConfRegT
	CacheConf               PcrCacheConfRegT
	ModemConf               PcrModemConfRegT
	TimeoutConf             PcrTimeoutConfRegT
	SysclkConf              PcrSysclkConfRegT
	CpuWaitiConf            PcrCpuWaitiConfRegT
	CpuFreqConf             PcrCpuFreqConfRegT
	AhbFreqConf             PcrAhbFreqConfRegT
	ApbFreqConf             PcrApbFreqConfRegT
	SysclkFreqQuery0        PcrSysclkFreqQuery0RegT
	PllDivClkEn             PcrPllDivClkEnRegT
	CtrlClkOutEn            PcrCtrlClkOutEnRegT
	CtrlTickConf            PcrCtrlTickConfRegT
	Ctrl32kConf             PcrCtrl32kConfRegT
	SramPowerConf0          PcrSramPowerConf0RegT
	SramPowerConf1          PcrSramPowerConf1RegT
	SecConf                 PcrSecConfRegT
	AdcInvPhaseConf         PcrAdcInvPhaseConfRegT
	SdmInvPhaseConf         PcrSdmInvPhaseConfRegT
	BusClkUpdate            PcrBusClkUpdateRegT
	SarClkDiv               PcrSarClkDivRegT
	PwdetSarClkConf         PcrPwdetSarClkConfRegT
	Reserved154             [935]c.Uint32T
	ResetEventBypass        PcrResetEventBypassRegT
	FpgaDebug               PcrFpgaDebugRegT
	ClockGate               PcrClockGateRegT
	Date                    PcrDateRegT
}
type UartIntrT c.Int

const (
	UART_INTR_RXFIFO_FULL      UartIntrT = 1
	UART_INTR_TXFIFO_EMPTY     UartIntrT = 2
	UART_INTR_PARITY_ERR       UartIntrT = 4
	UART_INTR_FRAM_ERR         UartIntrT = 8
	UART_INTR_RXFIFO_OVF       UartIntrT = 16
	UART_INTR_DSR_CHG          UartIntrT = 32
	UART_INTR_CTS_CHG          UartIntrT = 64
	UART_INTR_BRK_DET          UartIntrT = 128
	UART_INTR_RXFIFO_TOUT      UartIntrT = 256
	UART_INTR_SW_XON           UartIntrT = 512
	UART_INTR_SW_XOFF          UartIntrT = 1024
	UART_INTR_GLITCH_DET       UartIntrT = 2048
	UART_INTR_TX_BRK_DONE      UartIntrT = 4096
	UART_INTR_TX_BRK_IDLE      UartIntrT = 8192
	UART_INTR_TX_DONE          UartIntrT = 16384
	UART_INTR_RS485_PARITY_ERR UartIntrT = 32768
	UART_INTR_RS485_FRM_ERR    UartIntrT = 65536
	UART_INTR_RS485_CLASH      UartIntrT = 131072
	UART_INTR_CMD_CHAR_DET     UartIntrT = 262144
	UART_INTR_WAKEUP           UartIntrT = 524288
)
