[
    {
        "line": 3,
        "fullcodeline": "unsigned long pc = regs->tpc;"
    },
    {
        "line": 6,
        "fullcodeline": "BUG_ON(regs->tstate & TSTATE_PRIV);"
    },
    {
        "line": 8,
        "fullcodeline": "perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS, 1, 0, regs, 0);"
    },
    {
        "line": 16,
        "fullcodeline": "save_and_clear_fpu();"
    },
    {
        "line": 18,
        "fullcodeline": "opf = (insn & VIS_OPF_MASK) >> VIS_OPF_SHIFT;"
    },
    {
        "line": 93,
        "fullcodeline": "regs->tpc = regs->tnpc;"
    },
    {
        "line": 94,
        "fullcodeline": "regs->tnpc += 4;"
    },
    {
        "line": 10,
        "fullcodeline": "if (test_thread_flag(TIF_32BIT))"
    },
    {
        "line": 11,
        "fullcodeline": "pc = (u32)pc;"
    },
    {
        "line": 29,
        "fullcodeline": "pformat(regs, insn, opf);"
    },
    {
        "line": 40,
        "fullcodeline": "pmul(regs, insn, opf);"
    },
    {
        "line": 52,
        "fullcodeline": "pcmp(regs, insn, opf);"
    },
    {
        "line": 68,
        "fullcodeline": "edge(regs, insn, opf);"
    },
    {
        "line": 73,
        "fullcodeline": "pdist(regs, insn);"
    },
    {
        "line": 80,
        "fullcodeline": "array(regs, insn, opf);"
    },
    {
        "line": 85,
        "fullcodeline": "bmask(regs, insn);"
    },
    {
        "line": 89,
        "fullcodeline": "bshuffle(regs, insn);"
    },
    {
        "line": 14,
        "fullcodeline": "return -EFAULT;"
    },
    {
        "line": 21,
        "fullcodeline": "return -EINVAL;"
    }
]