{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615593280256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615593280256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 20:54:40 2021 " "Processing started: Fri Mar 12 20:54:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615593280256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615593280256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_memory -c data_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_memory -c data_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615593280257 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615593281160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavior " "Found design unit 1: data_memory-behavior" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615593281706 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615593281706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615593281706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_data_memory-teste " "Found design unit 1: tb_data_memory-teste" {  } { { "tb_data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/tb_data_memory.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615593281710 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_data_memory " "Found entity 1: tb_data_memory" {  } { { "tb_data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/tb_data_memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615593281710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615593281710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_memory " "Elaborating entity \"data_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615593281754 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(422) " "VHDL Process Statement warning at data_memory.vhd(422): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281892 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(425) " "VHDL Process Statement warning at data_memory.vhd(425): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281892 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(428) " "VHDL Process Statement warning at data_memory.vhd(428): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(431) " "VHDL Process Statement warning at data_memory.vhd(431): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(434) " "VHDL Process Statement warning at data_memory.vhd(434): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(437) " "VHDL Process Statement warning at data_memory.vhd(437): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(440) " "VHDL Process Statement warning at data_memory.vhd(440): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(443) " "VHDL Process Statement warning at data_memory.vhd(443): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(446) " "VHDL Process Statement warning at data_memory.vhd(446): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(449) " "VHDL Process Statement warning at data_memory.vhd(449): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(452) " "VHDL Process Statement warning at data_memory.vhd(452): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(455) " "VHDL Process Statement warning at data_memory.vhd(455): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(458) " "VHDL Process Statement warning at data_memory.vhd(458): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(461) " "VHDL Process Statement warning at data_memory.vhd(461): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(464) " "VHDL Process Statement warning at data_memory.vhd(464): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(467) " "VHDL Process Statement warning at data_memory.vhd(467): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(470) " "VHDL Process Statement warning at data_memory.vhd(470): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281893 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(473) " "VHDL Process Statement warning at data_memory.vhd(473): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(476) " "VHDL Process Statement warning at data_memory.vhd(476): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(479) " "VHDL Process Statement warning at data_memory.vhd(479): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(482) " "VHDL Process Statement warning at data_memory.vhd(482): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(485) " "VHDL Process Statement warning at data_memory.vhd(485): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(488) " "VHDL Process Statement warning at data_memory.vhd(488): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(491) " "VHDL Process Statement warning at data_memory.vhd(491): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(494) " "VHDL Process Statement warning at data_memory.vhd(494): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(497) " "VHDL Process Statement warning at data_memory.vhd(497): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(500) " "VHDL Process Statement warning at data_memory.vhd(500): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(503) " "VHDL Process Statement warning at data_memory.vhd(503): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(506) " "VHDL Process Statement warning at data_memory.vhd(506): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(509) " "VHDL Process Statement warning at data_memory.vhd(509): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(512) " "VHDL Process Statement warning at data_memory.vhd(512): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(515) " "VHDL Process Statement warning at data_memory.vhd(515): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(518) " "VHDL Process Statement warning at data_memory.vhd(518): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(521) " "VHDL Process Statement warning at data_memory.vhd(521): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(524) " "VHDL Process Statement warning at data_memory.vhd(524): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281894 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(527) " "VHDL Process Statement warning at data_memory.vhd(527): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(530) " "VHDL Process Statement warning at data_memory.vhd(530): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(533) " "VHDL Process Statement warning at data_memory.vhd(533): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(536) " "VHDL Process Statement warning at data_memory.vhd(536): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(539) " "VHDL Process Statement warning at data_memory.vhd(539): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(542) " "VHDL Process Statement warning at data_memory.vhd(542): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 542 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(545) " "VHDL Process Statement warning at data_memory.vhd(545): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(548) " "VHDL Process Statement warning at data_memory.vhd(548): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(551) " "VHDL Process Statement warning at data_memory.vhd(551): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(554) " "VHDL Process Statement warning at data_memory.vhd(554): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(557) " "VHDL Process Statement warning at data_memory.vhd(557): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(560) " "VHDL Process Statement warning at data_memory.vhd(560): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(563) " "VHDL Process Statement warning at data_memory.vhd(563): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(566) " "VHDL Process Statement warning at data_memory.vhd(566): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(569) " "VHDL Process Statement warning at data_memory.vhd(569): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(572) " "VHDL Process Statement warning at data_memory.vhd(572): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281895 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(575) " "VHDL Process Statement warning at data_memory.vhd(575): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(578) " "VHDL Process Statement warning at data_memory.vhd(578): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(581) " "VHDL Process Statement warning at data_memory.vhd(581): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(584) " "VHDL Process Statement warning at data_memory.vhd(584): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(587) " "VHDL Process Statement warning at data_memory.vhd(587): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(590) " "VHDL Process Statement warning at data_memory.vhd(590): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(593) " "VHDL Process Statement warning at data_memory.vhd(593): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 593 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(596) " "VHDL Process Statement warning at data_memory.vhd(596): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(599) " "VHDL Process Statement warning at data_memory.vhd(599): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(602) " "VHDL Process Statement warning at data_memory.vhd(602): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(605) " "VHDL Process Statement warning at data_memory.vhd(605): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(608) " "VHDL Process Statement warning at data_memory.vhd(608): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMemory data_memory.vhd(611) " "VHDL Process Statement warning at data_memory.vhd(611): signal \"dataMemory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATAOUT data_memory.vhd(417) " "VHDL Process Statement warning at data_memory.vhd(417): inferring latch(es) for signal or variable \"DATAOUT\", which holds its previous value in one or more paths through the process" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[0\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[0\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[1\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[1\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[2\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[2\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[3\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[3\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281896 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[4\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[4\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[5\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[5\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[6\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[6\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[7\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[7\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[8\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[8\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[9\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[9\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[10\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[10\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[11\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[11\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[12\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[12\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[13\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[13\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[14\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[14\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[15\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[15\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[16\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[16\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[17\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[17\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[18\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[18\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[19\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[19\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[20\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[20\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[21\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[21\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[22\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[22\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281897 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[23\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[23\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281898 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[24\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[24\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281898 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[25\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[25\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281898 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[26\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[26\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281898 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[27\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[27\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281898 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[28\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[28\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281898 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[29\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[29\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281898 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[30\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[30\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281898 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[31\] data_memory.vhd(417) " "Inferred latch for \"DATAOUT\[31\]\" at data_memory.vhd(417)" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615593281898 "|data_memory"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1615593290381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[8\] " "No output dependent on input pin \"ADDRESS\[8\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[9\] " "No output dependent on input pin \"ADDRESS\[9\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[10\] " "No output dependent on input pin \"ADDRESS\[10\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[11\] " "No output dependent on input pin \"ADDRESS\[11\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[12\] " "No output dependent on input pin \"ADDRESS\[12\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[13\] " "No output dependent on input pin \"ADDRESS\[13\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[14\] " "No output dependent on input pin \"ADDRESS\[14\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[15\] " "No output dependent on input pin \"ADDRESS\[15\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[16\] " "No output dependent on input pin \"ADDRESS\[16\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[17\] " "No output dependent on input pin \"ADDRESS\[17\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[18\] " "No output dependent on input pin \"ADDRESS\[18\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[19\] " "No output dependent on input pin \"ADDRESS\[19\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[20\] " "No output dependent on input pin \"ADDRESS\[20\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[21\] " "No output dependent on input pin \"ADDRESS\[21\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[22\] " "No output dependent on input pin \"ADDRESS\[22\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[23\] " "No output dependent on input pin \"ADDRESS\[23\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[24\] " "No output dependent on input pin \"ADDRESS\[24\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[25\] " "No output dependent on input pin \"ADDRESS\[25\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[26\] " "No output dependent on input pin \"ADDRESS\[26\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[27\] " "No output dependent on input pin \"ADDRESS\[27\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[28\] " "No output dependent on input pin \"ADDRESS\[28\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[29\] " "No output dependent on input pin \"ADDRESS\[29\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[30\] " "No output dependent on input pin \"ADDRESS\[30\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRESS\[31\] " "No output dependent on input pin \"ADDRESS\[31\]\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/data_memory - Testbench/data_memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615593290643 "|data_memory|ADDRESS[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1615593290643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3598 " "Implemented 3598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1615593290645 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1615593290645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3499 " "Implemented 3499 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1615593290645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1615593290645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615593290672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 20:54:50 2021 " "Processing ended: Fri Mar 12 20:54:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615593290672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615593290672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615593290672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615593290672 ""}
