<profile>

<section name = "Vitis HLS Report for 'flt_interleave_manual_seq'" level="0">
<item name = "Date">Fri Jun  7 17:45:52 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">morflt</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.352 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4371, 7539, 43.710 us, 75.390 us, 4372, 7540, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86">flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3, 3569, 3569, 35.690 us, 35.690 us, 3569, 3569, no</column>
<column name="grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94">flt_interleave_manual_seq_Pipeline_WRITE, 398, 398, 3.980 us, 3.980 us, 398, 398, no</column>
<column name="grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115">flt_interleave_manual_seq_Pipeline_LOAD, 3566, 3566, 35.660 us, 35.660 us, 3566, 3566, no</column>
<column name="grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137">flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2, 400, 400, 4.000 us, 4.000 us, 400, 400, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 16, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 2, 349, 1002, 0</column>
<column name="Memory">11, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 416, -</column>
<column name="Register">-, -, 22, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 50, 44, 0</column>
<column name="grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115">flt_interleave_manual_seq_Pipeline_LOAD, 0, 0, 23, 99, 0</column>
<column name="grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86">flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3, 0, 1, 209, 463, 0</column>
<column name="grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137">flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2, 0, 1, 46, 213, 0</column>
<column name="grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94">flt_interleave_manual_seq_Pipeline_WRITE, 0, 0, 21, 183, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="tmpx_V_U">tmpx_V_RAM_T2P_BRAM_1R1W, 2, 0, 0, 0, 3564, 8, 1, 28512</column>
<column name="tmpy_V_U">tmpy_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 396, 11, 1, 4356</column>
<column name="x_x0_V_U">x_x0_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 396, 8, 1, 3168</column>
<column name="x_x1_V_U">x_x0_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 396, 8, 1, 3168</column>
<column name="x_x2_V_U">x_x0_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 396, 8, 1, 3168</column>
<column name="x_x3_V_U">x_x0_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 396, 8, 1, 3168</column>
<column name="x_x4_V_U">x_x0_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 396, 8, 1, 3168</column>
<column name="x_x5_V_U">x_x0_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 396, 8, 1, 3168</column>
<column name="x_x6_V_U">x_x0_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 396, 8, 1, 3168</column>
<column name="x_x7_V_U">x_x0_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 396, 8, 1, 3168</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln885_fu_149_p2">+, 0, 0, 12, 4, 4</column>
<column name="ap_block_state5_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="tmpx_V_address0">14, 3, 12, 36</column>
<column name="tmpx_V_ce0">14, 3, 1, 3</column>
<column name="tmpx_V_we0">9, 2, 1, 2</column>
<column name="tmpy_V_address0">14, 3, 9, 27</column>
<column name="tmpy_V_ce0">14, 3, 1, 3</column>
<column name="tmpy_V_we0">9, 2, 1, 2</column>
<column name="x_x0_V_address0">14, 3, 9, 27</column>
<column name="x_x0_V_ce0">14, 3, 1, 3</column>
<column name="x_x0_V_we0">9, 2, 1, 2</column>
<column name="x_x1_V_address0">14, 3, 9, 27</column>
<column name="x_x1_V_ce0">14, 3, 1, 3</column>
<column name="x_x1_V_we0">9, 2, 1, 2</column>
<column name="x_x2_V_address0">14, 3, 9, 27</column>
<column name="x_x2_V_ce0">14, 3, 1, 3</column>
<column name="x_x2_V_we0">9, 2, 1, 2</column>
<column name="x_x3_V_address0">14, 3, 9, 27</column>
<column name="x_x3_V_ce0">14, 3, 1, 3</column>
<column name="x_x3_V_we0">9, 2, 1, 2</column>
<column name="x_x4_V_address0">14, 3, 9, 27</column>
<column name="x_x4_V_ce0">14, 3, 1, 3</column>
<column name="x_x4_V_we0">9, 2, 1, 2</column>
<column name="x_x5_V_address0">14, 3, 9, 27</column>
<column name="x_x5_V_ce0">14, 3, 1, 3</column>
<column name="x_x5_V_we0">9, 2, 1, 2</column>
<column name="x_x6_V_address0">14, 3, 9, 27</column>
<column name="x_x6_V_ce0">14, 3, 1, 3</column>
<column name="x_x6_V_we0">9, 2, 1, 2</column>
<column name="x_x7_V_address0">14, 3, 9, 27</column>
<column name="x_x7_V_ce0">14, 3, 1, 3</column>
<column name="x_x7_V_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94_ap_start_reg">1, 0, 1, 0</column>
<column name="x_sel_V">4, 0, 4, 0</column>
<column name="x_sel_V_load_reg_165">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_chain, flt_interleave_manual_seq, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, flt_interleave_manual_seq, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, flt_interleave_manual_seq, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, flt_interleave_manual_seq, return value</column>
<column name="x_in_Addr_A">out, 32, bram, x_in, array</column>
<column name="x_in_EN_A">out, 1, bram, x_in, array</column>
<column name="x_in_WEN_A">out, 1, bram, x_in, array</column>
<column name="x_in_Din_A">out, 8, bram, x_in, array</column>
<column name="x_in_Dout_A">in, 8, bram, x_in, array</column>
<column name="x_in_Clk_A">out, 1, bram, x_in, array</column>
<column name="x_in_Rst_A">out, 1, bram, x_in, array</column>
<column name="y_Addr_A">out, 32, bram, y, array</column>
<column name="y_EN_A">out, 1, bram, y, array</column>
<column name="y_WEN_A">out, 2, bram, y, array</column>
<column name="y_Din_A">out, 16, bram, y, array</column>
<column name="y_Dout_A">in, 16, bram, y, array</column>
<column name="y_Clk_A">out, 1, bram, y, array</column>
<column name="y_Rst_A">out, 1, bram, y, array</column>
</table>
</item>
</section>
</profile>
