INFO: [VRFC 10-163] Analyzing VHDL file "/home/franco/CLP/Recursos/CESE_CLP_TPFINAL/fp_mult.srcs/sources_1/ip/vio_0_1/sim/vio_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/franco/CLP/Recursos/CESE_CLP_TPFINAL/fp_mult.srcs/sources_1/imports/Fuente/fp_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_multiplier
INFO: [VRFC 10-163] Analyzing VHDL file "/home/franco/CLP/Recursos/CESE_CLP_TPFINAL/fp_mult.srcs/sources_1/imports/Fuente/fp_multiplier_VIO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_multiplier_VIO
