{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740731808607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740731808607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 16:36:48 2025 " "Processing started: Fri Feb 28 16:36:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740731808607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740731808607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSK2 -c FSK2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSK2 -c FSK2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740731808607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1740731808742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/fsk2/sim/tb_fsk2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/fsk2/sim/tb_fsk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fsk2_tx " "Found entity 1: tb_fsk2_tx" {  } { { "../sim/tb_fsk2.v" "" { Text "F:/FPGA/Project/FSK2/sim/tb_fsk2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740731808765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740731808765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/fsk2/rtl/fir_lowpassfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/fsk2/rtl/fir_lowpassfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_lowpassfilter " "Found entity 1: fir_lowpassfilter" {  } { { "../rtl/fir_lowpassfilter.v" "" { Text "F:/FPGA/Project/FSK2/rtl/fir_lowpassfilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740731808766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740731808766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/fsk2/rtl/fsk2_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/fsk2/rtl/fsk2_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsk2_rx " "Found entity 1: fsk2_rx" {  } { { "../rtl/fsk2_rx.v" "" { Text "F:/FPGA/Project/FSK2/rtl/fsk2_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740731808767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740731808767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/fsk2/rtl/fsk2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/fsk2/rtl/fsk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsk2 " "Found entity 1: fsk2" {  } { { "../rtl/fsk2.v" "" { Text "F:/FPGA/Project/FSK2/rtl/fsk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740731808769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740731808769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/fsk2/rtl/full_wave_rectifier.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/fsk2/rtl/full_wave_rectifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_wave_rectifier " "Found entity 1: full_wave_rectifier" {  } { { "../rtl/full_wave_rectifier.v" "" { Text "F:/FPGA/Project/FSK2/rtl/full_wave_rectifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740731808770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740731808770 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "tb_fsk2_tx tb_fsk2_tx.v(3) " "Verilog HDL error at tb_fsk2_tx.v(3): module \"tb_fsk2_tx\" cannot be declared more than once" {  } { { "../sim/tb_fsk2_tx.v" "" { Text "F:/FPGA/Project/FSK2/sim/tb_fsk2_tx.v" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1740731808771 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tb_fsk2_tx tb_fsk2.v(3) " "HDL info at tb_fsk2.v(3): see declaration for object \"tb_fsk2_tx\"" {  } { { "../sim/tb_fsk2.v" "" { Text "F:/FPGA/Project/FSK2/sim/tb_fsk2.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740731808771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/fsk2/sim/tb_fsk2_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/project/fsk2/sim/tb_fsk2_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740731808771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/fsk2/rtl/fsk2_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/fsk2/rtl/fsk2_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsk2_tx " "Found entity 1: fsk2_tx" {  } { { "../rtl/fsk2_tx.v" "" { Text "F:/FPGA/Project/FSK2/rtl/fsk2_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740731808773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740731808773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/fsk2/rtl/dds_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/fsk2/rtl/dds_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_sine " "Found entity 1: dds_sine" {  } { { "../rtl/dds_sine.v" "" { Text "F:/FPGA/Project/FSK2/rtl/dds_sine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740731808774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740731808774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/fsk2/sim/tb_dds_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/fsk2/sim/tb_dds_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dds_sine " "Found entity 1: tb_dds_sine" {  } { { "../sim/tb_dds_sine.v" "" { Text "F:/FPGA/Project/FSK2/sim/tb_dds_sine.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740731808775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740731808775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/sine_lut_1024x16/sine_lut_1024x16.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/sine_lut_1024x16/sine_lut_1024x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_lut_1024x16 " "Found entity 1: sine_lut_1024x16" {  } { { "ip_core/sine_lut_1024x16/sine_lut_1024x16.v" "" { Text "F:/FPGA/Project/FSK2/quartus_prj/ip_core/sine_lut_1024x16/sine_lut_1024x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740731808777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740731808777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_x16_h8_xh20 " "Found entity 1: mult_x16_h8_xh20" {  } { { "ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v" "" { Text "F:/FPGA/Project/FSK2/quartus_prj/ip_core/mult_x16_h8_xh20/mult_x16_h8_xh20.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740731808779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740731808779 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740731808810 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 28 16:36:48 2025 " "Processing ended: Fri Feb 28 16:36:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740731808810 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740731808810 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740731808810 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740731808810 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740731809344 ""}
