/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [18:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_35z;
  wire [10:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_3z | celloutsig_1_6z);
  assign celloutsig_0_14z = ~(celloutsig_0_11z | celloutsig_0_7z);
  assign celloutsig_1_9z = ~((celloutsig_1_2z | celloutsig_1_5z[4]) & celloutsig_1_2z);
  assign celloutsig_0_16z = ~((in_data[8] | celloutsig_0_12z) & celloutsig_0_13z);
  assign celloutsig_1_11z = celloutsig_1_0z | celloutsig_1_2z;
  assign celloutsig_0_11z = in_data[72] | celloutsig_0_9z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 19'h00000;
    else _01_ <= { celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_27z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_22z[5:2], celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_0z } & { celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[65:60] & celloutsig_0_0z[6:1];
  assign celloutsig_0_18z = in_data[52:49] / { 1'h1, celloutsig_0_5z[4:3], celloutsig_0_16z };
  assign celloutsig_0_5z = in_data[50:39] / { 1'h1, celloutsig_0_3z[4:2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_7z } / { 1'h1, celloutsig_0_0z[6:5], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_23z = { celloutsig_0_19z, celloutsig_0_22z } / { 1'h1, in_data[91:89], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_27z = in_data[6:2] / { 1'h1, celloutsig_0_1z[4:2], celloutsig_0_26z };
  assign celloutsig_1_18z = celloutsig_1_8z[4:2] >= { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_10z[2], celloutsig_0_11z, celloutsig_0_7z } >= celloutsig_0_2z[8:6];
  assign celloutsig_0_15z = { celloutsig_0_0z[3:0], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_10z } >= { celloutsig_0_5z[5:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_0z[4:1] > celloutsig_0_0z[5:2];
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_0z } && { celloutsig_1_5z[6:5], celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_5z[10:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } && in_data[68:49];
  assign celloutsig_0_17z = { celloutsig_0_2z[9:5], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_13z } && { celloutsig_0_3z[2:1], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_1_15z = { in_data[173:170], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_10z } || { celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_19z = celloutsig_0_0z[6:0] || celloutsig_0_0z[6:0];
  assign celloutsig_0_9z = in_data[22:14] < { celloutsig_0_5z[2:1], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_19z } < { celloutsig_0_2z[7:5], celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_14z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_25z = celloutsig_0_16z & ~(celloutsig_0_23z[6]);
  assign celloutsig_0_29z = { celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_12z } !== { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_2z = ~^ { in_data[156], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = ~^ { 1'h0, celloutsig_1_9z, 1'h0, celloutsig_1_3z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_2z[9:8], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_5z[4:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_0z = ^ in_data[99:96];
  assign celloutsig_0_0z = in_data[65:58] >> in_data[44:37];
  assign celloutsig_0_40z = { celloutsig_0_6z, celloutsig_0_35z } >> celloutsig_0_1z[4:0];
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_18z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_14z } >> { in_data[131:118], celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, 1'h0, celloutsig_1_0z, 1'h0, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } << { in_data[108:107], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, 1'h0 };
  assign celloutsig_0_10z = { celloutsig_0_2z[2:0], celloutsig_0_4z } << celloutsig_0_1z[5:2];
  assign celloutsig_0_39z = _01_[17:7] >> { _01_[13:4], celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[59:50] >> { celloutsig_0_1z[4:3], celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_1z - celloutsig_0_1z;
  assign celloutsig_0_35z = _00_[3:0] ^ { celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[184] & celloutsig_1_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_3z & celloutsig_1_0z) | (celloutsig_1_3z & celloutsig_1_8z[0]));
  assign celloutsig_0_13z = ~((celloutsig_0_4z & celloutsig_0_11z) | (celloutsig_0_11z & celloutsig_0_11z));
  assign celloutsig_0_26z = ~((celloutsig_0_9z & celloutsig_0_20z) | (celloutsig_0_14z & celloutsig_0_20z));
  assign { out_data[128], out_data[111:96], out_data[42:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
