Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sat Apr 16 18:20:28 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       2           
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.233        0.000                      0                  638        0.143        0.000                      0                  638        4.500        0.000                       0                   306  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.233        0.000                      0                  638        0.143        0.000                      0                  638        4.500        0.000                       0                   306  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.739ns  (logic 5.179ns (53.178%)  route 4.560ns (46.822%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.478     5.621 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=25, routed)          0.522     6.143    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.444 r  game/s0_i_34/O
                         net (fo=3, routed)           0.315     6.759    game/s0_i_34_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  game/s0_i_24/O
                         net (fo=2, routed)           0.466     7.349    game/alu/adder/s0_10
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.473 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.708     8.181    game/alu/adder/M_alu_b[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.656    11.837 f  game/alu/adder/s0/P[9]
                         net (fo=1, routed)           0.823    12.660    game/alu/adder/s0_n_96
    SLICE_X55Y56         LUT4 (Prop_lut4_I0_O)        0.124    12.784 f  game/alu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.760    13.545    game/alu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.669 f  game/alu/adder/M_st_p1acc_q[0]_i_3/O
                         net (fo=1, routed)           0.493    14.162    game/alu/adder/M_st_p1acc_q[0]_i_3_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    14.286 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.472    14.758    game/alu/adder/s0_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.882 r  game/alu/adder/M_st_win_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.882    game/alu_n_0
    SLICE_X55Y52         FDRE                                         r  game/M_st_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.443    14.847    game/clk_IBUF_BUFG
    SLICE_X55Y52         FDRE                                         r  game/M_st_win_q_reg[0]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X55Y52         FDRE (Setup_fdre_C_D)        0.031    15.115    game/M_st_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.882    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 5.179ns (53.892%)  route 4.431ns (46.108%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.478     5.621 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=25, routed)          0.522     6.143    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.444 r  game/s0_i_34/O
                         net (fo=3, routed)           0.315     6.759    game/s0_i_34_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  game/s0_i_24/O
                         net (fo=2, routed)           0.466     7.349    game/alu/adder/s0_10
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.473 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.708     8.181    game/alu/adder/M_alu_b[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.656    11.837 f  game/alu/adder/s0/P[9]
                         net (fo=1, routed)           0.823    12.660    game/alu/adder/s0_n_96
    SLICE_X55Y56         LUT4 (Prop_lut4_I0_O)        0.124    12.784 f  game/alu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.760    13.545    game/alu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.669 f  game/alu/adder/M_st_p1acc_q[0]_i_3/O
                         net (fo=1, routed)           0.493    14.162    game/alu/adder/M_st_p1acc_q[0]_i_3_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    14.286 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.343    14.629    game/alu/adder/s0_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I1_O)        0.124    14.753 r  game/alu/adder/M_st_p1curr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.753    game/alu_n_10
    SLICE_X55Y51         FDRE                                         r  game/M_st_p1curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.443    14.847    game/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game/M_st_p1curr_q_reg[0]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X55Y51         FDRE (Setup_fdre_C_D)        0.031    15.115    game/M_st_p1curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.753    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 5.179ns (53.988%)  route 4.414ns (46.012%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.478     5.621 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=25, routed)          0.522     6.143    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.444 r  game/s0_i_34/O
                         net (fo=3, routed)           0.315     6.759    game/s0_i_34_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  game/s0_i_24/O
                         net (fo=2, routed)           0.466     7.349    game/alu/adder/s0_10
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.473 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.708     8.181    game/alu/adder/M_alu_b[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.656    11.837 f  game/alu/adder/s0/P[9]
                         net (fo=1, routed)           0.823    12.660    game/alu/adder/s0_n_96
    SLICE_X55Y56         LUT4 (Prop_lut4_I0_O)        0.124    12.784 f  game/alu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.760    13.545    game/alu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.669 f  game/alu/adder/M_st_p1acc_q[0]_i_3/O
                         net (fo=1, routed)           0.493    14.162    game/alu/adder/M_st_p1acc_q[0]_i_3_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    14.286 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.326    14.612    game/alu/adder/s0_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.124    14.736 r  game/alu/adder/M_st_p2curr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.736    game/alu_n_9
    SLICE_X57Y51         FDRE                                         r  game/M_st_p2curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.444    14.848    game/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  game/M_st_p2curr_q_reg[0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.031    15.102    game/M_st_p2curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.736    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 5.055ns (53.162%)  route 4.454ns (46.838%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.478     5.621 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=25, routed)          0.522     6.143    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.444 r  game/s0_i_34/O
                         net (fo=3, routed)           0.315     6.759    game/s0_i_34_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  game/s0_i_24/O
                         net (fo=2, routed)           0.466     7.349    game/alu/adder/s0_10
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.473 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.708     8.181    game/alu/adder/M_alu_b[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.656    11.837 f  game/alu/adder/s0/P[9]
                         net (fo=1, routed)           0.823    12.660    game/alu/adder/s0_n_96
    SLICE_X55Y56         LUT4 (Prop_lut4_I0_O)        0.124    12.784 f  game/alu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.760    13.545    game/alu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.669 f  game/alu/adder/M_st_p1acc_q[0]_i_3/O
                         net (fo=1, routed)           0.493    14.162    game/alu/adder/M_st_p1acc_q[0]_i_3_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    14.286 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.366    14.652    game/M_alu_out[0]
    SLICE_X57Y53         FDRE                                         r  game/M_st_p1acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.443    14.847    game/clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  game/M_st_p1acc_q_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y53         FDRE (Setup_fdre_C_D)       -0.047    15.023    game/M_st_p1acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -14.652    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 4.956ns (54.991%)  route 4.056ns (45.009%))
  Logic Levels:           6  (DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.478     5.621 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=25, routed)          0.522     6.143    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.444 r  game/s0_i_34/O
                         net (fo=3, routed)           0.315     6.759    game/s0_i_34_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  game/s0_i_24/O
                         net (fo=2, routed)           0.466     7.349    game/alu/adder/s0_10
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.473 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.708     8.181    game/alu/adder/M_alu_b[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[6])
                                                      3.656    11.837 r  game/alu/adder/s0/P[6]
                         net (fo=2, routed)           0.780    12.617    game/alu/adder/s0_n_99
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.124    12.741 r  game/alu/adder/M_st_p1curr_q[6]_i_3/O
                         net (fo=3, routed)           0.446    13.187    game/alu/adder/s0_4
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.149    13.336 r  game/alu/adder/M_st_p1acc_q[6]_i_1/O
                         net (fo=2, routed)           0.820    14.155    game/M_alu_out[6]
    SLICE_X57Y56         FDRE                                         r  game/M_st_p1acc_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.443    14.847    game/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  game/M_st_p1acc_q_reg[6]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y56         FDRE (Setup_fdre_C_D)       -0.269    14.801    game/M_st_p1acc_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -14.155    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 5.055ns (55.288%)  route 4.088ns (44.712%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.478     5.621 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=25, routed)          0.522     6.143    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.444 r  game/s0_i_34/O
                         net (fo=3, routed)           0.315     6.759    game/s0_i_34_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  game/s0_i_24/O
                         net (fo=2, routed)           0.466     7.349    game/alu/adder/s0_10
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.473 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.708     8.181    game/alu/adder/M_alu_b[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.656    11.837 f  game/alu/adder/s0/P[9]
                         net (fo=1, routed)           0.823    12.660    game/alu/adder/s0_n_96
    SLICE_X55Y56         LUT4 (Prop_lut4_I0_O)        0.124    12.784 f  game/alu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.760    13.545    game/alu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.669 f  game/alu/adder/M_st_p1acc_q[0]_i_3/O
                         net (fo=1, routed)           0.493    14.162    game/alu/adder/M_st_p1acc_q[0]_i_3_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124    14.286 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.000    14.286    game/M_alu_out[0]
    SLICE_X57Y52         FDRE                                         r  game/M_st_p2acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.444    14.848    game/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  game/M_st_p2acc_q_reg[0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)        0.031    15.102    game/M_st_p2acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 4.956ns (56.099%)  route 3.878ns (43.901%))
  Logic Levels:           6  (DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.478     5.621 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=25, routed)          0.522     6.143    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.444 r  game/s0_i_34/O
                         net (fo=3, routed)           0.315     6.759    game/s0_i_34_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  game/s0_i_24/O
                         net (fo=2, routed)           0.466     7.349    game/alu/adder/s0_10
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.473 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.708     8.181    game/alu/adder/M_alu_b[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[6])
                                                      3.656    11.837 r  game/alu/adder/s0/P[6]
                         net (fo=2, routed)           0.780    12.617    game/alu/adder/s0_n_99
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.124    12.741 r  game/alu/adder/M_st_p1curr_q[6]_i_3/O
                         net (fo=3, routed)           0.446    13.187    game/alu/adder/s0_4
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.149    13.336 r  game/alu/adder/M_st_p1acc_q[6]_i_1/O
                         net (fo=2, routed)           0.642    13.977    game/M_alu_out[6]
    SLICE_X55Y56         FDRE                                         r  game/M_st_p2acc_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.442    14.846    game/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  game/M_st_p2acc_q_reg[6]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X55Y56         FDRE (Setup_fdre_C_D)       -0.269    14.814    game/M_st_p2acc_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 4.931ns (54.784%)  route 4.070ns (45.216%))
  Logic Levels:           6  (DSP48E1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.478     5.621 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=25, routed)          0.522     6.143    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.444 r  game/s0_i_34/O
                         net (fo=3, routed)           0.315     6.759    game/s0_i_34_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  game/s0_i_24/O
                         net (fo=2, routed)           0.466     7.349    game/alu/adder/s0_10
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.473 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.708     8.181    game/alu/adder/M_alu_b[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[7])
                                                      3.656    11.837 r  game/alu/adder/s0/P[7]
                         net (fo=1, routed)           0.796    12.633    game/alu/adder/s0_n_98
    SLICE_X57Y55         LUT4 (Prop_lut4_I0_O)        0.124    12.757 f  game/alu/adder/M_st_p1curr_q[7]_i_4/O
                         net (fo=4, routed)           0.492    13.249    game/alu/adder/s0_3
    SLICE_X53Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.373 r  game/alu/adder/M_st_p1acc_q[7]_i_1/O
                         net (fo=2, routed)           0.771    14.144    game/M_alu_out[7]
    SLICE_X54Y56         FDRE                                         r  game/M_st_p1acc_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.442    14.846    game/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  game/M_st_p1acc_q_reg[7]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X54Y56         FDRE (Setup_fdre_C_D)       -0.031    15.052    game/M_st_p1acc_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 4.807ns (54.158%)  route 4.069ns (45.842%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.478     5.621 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=25, routed)          0.522     6.143    game/FSM_onehot_M_game_q_reg_n_0_[4]
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.301     6.444 r  game/s0_i_34/O
                         net (fo=3, routed)           0.315     6.759    game/s0_i_34_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  game/s0_i_24/O
                         net (fo=2, routed)           0.466     7.349    game/alu/adder/s0_10
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.473 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.708     8.181    game/alu/adder/M_alu_b[0]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[5])
                                                      3.656    11.837 r  game/alu/adder/s0/P[5]
                         net (fo=2, routed)           1.291    13.128    game/alu/adder/s0_n_100
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.124    13.252 r  game/alu/adder/M_st_p1acc_q[5]_i_1/O
                         net (fo=4, routed)           0.767    14.019    game/M_alu_out[5]
    SLICE_X55Y56         FDRE                                         r  game/M_st_p2acc_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.442    14.846    game/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  game/M_st_p2acc_q_reg[5]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X55Y56         FDRE (Setup_fdre_C_D)       -0.067    15.016    game/M_st_p2acc_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 4.905ns (54.755%)  route 4.053ns (45.245%))
  Logic Levels:           4  (DSP48E1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.558     5.142    game/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  game/FSM_onehot_M_game_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  game/FSM_onehot_M_game_q_reg[12]/Q
                         net (fo=56, routed)          1.358     6.956    game/alu2/adder/Q[5]
    SLICE_X58Y55         LUT4 (Prop_lut4_I3_O)        0.152     7.108 r  game/alu2/adder/s0_i_7__0/O
                         net (fo=1, routed)           0.770     7.878    game/alu2/adder/M_alu2_a[1]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      4.049    11.927 r  game/alu2/adder/s0/P[3]
                         net (fo=1, routed)           1.122    13.050    game/alu2/adder/s0_n_102
    SLICE_X58Y53         LUT4 (Prop_lut4_I0_O)        0.124    13.174 r  game/alu2/adder/M_st_p1curr_q[3]_i_2/O
                         net (fo=2, routed)           0.802    13.976    game/alu2/adder/M_st_p1curr_q[3]_i_2_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I1_O)        0.124    14.100 r  game/alu2/adder/M_st_p2curr_q[3]_i_1/O
                         net (fo=1, routed)           0.000    14.100    game/alu2_n_5
    SLICE_X56Y51         FDRE                                         r  game/M_st_p2curr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.444    14.848    game/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  game/M_st_p2curr_q_reg[3]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y51         FDRE (Setup_fdre_C_D)        0.077    15.148    game/M_st_p2curr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  1.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.052%)  route 0.062ns (24.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.584     1.528    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  game/diceroll/random_number/M_x_q_reg[23]/Q
                         net (fo=2, routed)           0.062     1.731    game/diceroll/random_number/M_x_q[23]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  game/diceroll/random_number/M_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.776    game/diceroll/random_number/M_w_d[23]
    SLICE_X59Y69         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.851     2.041    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X59Y69         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[23]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.092     1.633    game/diceroll/random_number/M_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.587     1.531    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  game/diceroll/random_number/M_x_q_reg[3]/Q
                         net (fo=3, routed)           0.099     1.771    game/diceroll/random_number/M_x_q[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I1_O)        0.045     1.816 r  game/diceroll/random_number/M_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.816    game/diceroll/random_number/M_w_q[6]_i_1_n_0
    SLICE_X64Y67         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.855     2.045    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X64Y67         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[6]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X64Y67         FDSE (Hold_fdse_C_D)         0.120     1.664    game/diceroll/random_number/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.586     1.530    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y68         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  game/diceroll/random_number/M_x_q_reg[25]/Q
                         net (fo=2, routed)           0.099     1.770    game/diceroll/random_number/M_x_q[25]
    SLICE_X64Y68         LUT4 (Prop_lut4_I1_O)        0.045     1.815 r  game/diceroll/random_number/M_w_q[25]_i_1/O
                         net (fo=1, routed)           0.000     1.815    game/diceroll/random_number/M_w_d[25]
    SLICE_X64Y68         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.854     2.044    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[25]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.120     1.663    game/diceroll/random_number/M_w_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.584     1.528    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  game/diceroll/random_number/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.071     1.739    game/diceroll/random_number/M_x_q[27]
    SLICE_X62Y70         LUT4 (Prop_lut4_I1_O)        0.045     1.784 r  game/diceroll/random_number/M_w_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.784    game/diceroll/random_number/M_w_d[27]
    SLICE_X62Y70         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.852     2.042    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[27]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X62Y70         FDRE (Hold_fdre_C_D)         0.091     1.632    game/diceroll/random_number/M_w_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.161%)  route 0.108ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.585     1.529    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  game/diceroll/random_number/M_w_q_reg[19]/Q
                         net (fo=3, routed)           0.108     1.778    game/diceroll/random_number/M_w_q_reg_n_0_[19]
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  game/diceroll/random_number/M_w_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    game/diceroll/random_number/M_w_d[0]
    SLICE_X64Y68         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.854     2.044    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[0]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.121     1.665    game/diceroll/random_number/M_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.416%)  route 0.117ns (38.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.582     1.526    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X58Y71         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  game/diceroll/random_number/M_x_q_reg[29]/Q
                         net (fo=2, routed)           0.117     1.784    game/diceroll/random_number/M_x_q[29]
    SLICE_X60Y71         LUT5 (Prop_lut5_I1_O)        0.045     1.829 r  game/diceroll/random_number/M_w_q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.829    game/diceroll/random_number/M_w_q[21]_i_1_n_0
    SLICE_X60Y71         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.850     2.039    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y71         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[21]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X60Y71         FDSE (Hold_fdse_C_D)         0.120     1.660    game/diceroll/random_number/M_w_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.140%)  route 0.140ns (49.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.586     1.530    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X62Y68         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  game/diceroll/random_number/M_w_q_reg[20]/Q
                         net (fo=3, routed)           0.140     1.811    game/diceroll/random_number/M_w_q_reg_n_0_[20]
    SLICE_X61Y68         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.853     2.042    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[20]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.076     1.639    game/diceroll/random_number/M_z_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.586     1.530    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game/diceroll/random_number/M_x_q_reg[17]/Q
                         net (fo=4, routed)           0.093     1.763    game/diceroll/random_number/M_x_q[17]
    SLICE_X62Y68         LUT5 (Prop_lut5_I0_O)        0.045     1.808 r  game/diceroll/random_number/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.808    game/diceroll/random_number/M_w_q[9]_i_1_n_0
    SLICE_X62Y68         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.854     2.044    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X62Y68         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X62Y68         FDSE (Hold_fdse_C_D)         0.092     1.635    game/diceroll/random_number/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.585     1.529    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y68         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  game/diceroll/random_number/M_x_q_reg[20]/Q
                         net (fo=4, routed)           0.123     1.792    game/diceroll/random_number/M_x_q[20]
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.837 r  game/diceroll/random_number/M_w_q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.837    game/diceroll/random_number/M_w_q[31]_i_1_n_0
    SLICE_X60Y68         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.853     2.042    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y68         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[31]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y68         FDSE (Hold_fdse_C_D)         0.120     1.662    game/diceroll/random_number/M_w_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.585     1.529    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y68         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  game/diceroll/random_number/M_x_q_reg[20]/Q
                         net (fo=4, routed)           0.127     1.796    game/diceroll/random_number/M_x_q[20]
    SLICE_X60Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  game/diceroll/random_number/M_w_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.841    game/diceroll/random_number/M_w_q[12]_i_1_n_0
    SLICE_X60Y68         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.853     2.042    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y68         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[12]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y68         FDSE (Hold_fdse_C_D)         0.121     1.663    game/diceroll/random_number/M_w_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   game/FSM_onehot_M_game_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y54   game/FSM_onehot_M_game_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y54   game/FSM_onehot_M_game_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y58   game/FSM_onehot_M_game_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y55   game/FSM_onehot_M_game_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y52   game/FSM_onehot_M_game_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   game/FSM_onehot_M_game_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y52   game/FSM_onehot_M_game_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   game/FSM_onehot_M_game_q_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   game/FSM_onehot_M_game_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   game/FSM_onehot_M_game_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y54   game/FSM_onehot_M_game_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y54   game/FSM_onehot_M_game_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y54   game/FSM_onehot_M_game_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y54   game/FSM_onehot_M_game_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y58   game/FSM_onehot_M_game_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y58   game/FSM_onehot_M_game_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   game/FSM_onehot_M_game_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   game/FSM_onehot_M_game_q_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   game/FSM_onehot_M_game_q_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   game/FSM_onehot_M_game_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y54   game/FSM_onehot_M_game_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y54   game/FSM_onehot_M_game_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y54   game/FSM_onehot_M_game_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y54   game/FSM_onehot_M_game_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y58   game/FSM_onehot_M_game_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y58   game/FSM_onehot_M_game_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   game/FSM_onehot_M_game_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   game/FSM_onehot_M_game_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2turn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.881ns  (logic 4.653ns (33.522%)  route 9.228ns (66.478%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  game/FSM_onehot_M_game_q_reg[13]/Q
                         net (fo=20, routed)          2.019     7.618    game/FSM_onehot_M_game_q_reg_n_0_[13]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.742 r  game/io_led_OBUF[23]_inst_i_4/O
                         net (fo=4, routed)           0.809     8.551    game/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.675 r  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=22, routed)          2.854    11.529    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.153    11.682 r  game/display_p2turn_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.546    15.228    display_p2turn_led_OBUF
    N6                   OBUF (Prop_obuf_I_O)         3.796    19.024 r  display_p2turn_led_OBUF_inst/O
                         net (fo=0)                   0.000    19.024    display_p2turn_led
    N6                                                                r  display_p2turn_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.867ns  (logic 4.651ns (33.542%)  route 9.216ns (66.458%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/FSM_onehot_M_game_q_reg[13]/Q
                         net (fo=20, routed)          2.019     7.618    game/FSM_onehot_M_game_q_reg_n_0_[13]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.742 f  game/io_led_OBUF[23]_inst_i_4/O
                         net (fo=4, routed)           0.809     8.551    game/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.675 f  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=22, routed)          2.703    11.378    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.150    11.528 r  game/display_dice_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.685    15.213    display_dice_seg_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.797    19.010 r  display_dice_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.010    display_dice_seg[6]
    R10                                                               r  display_dice_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1turn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.784ns  (logic 4.419ns (32.059%)  route 9.365ns (67.941%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/FSM_onehot_M_game_q_reg[13]/Q
                         net (fo=20, routed)          2.019     7.618    game/FSM_onehot_M_game_q_reg_n_0_[13]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.742 f  game/io_led_OBUF[23]_inst_i_4/O
                         net (fo=4, routed)           0.809     8.551    game/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.675 f  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=22, routed)          2.854    11.529    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.653 r  game/display_p1turn_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.683    15.336    display_p1turn_led_OBUF
    M6                   OBUF (Prop_obuf_I_O)         3.591    18.927 r  display_p1turn_led_OBUF_inst/O
                         net (fo=0)                   0.000    18.927    display_p1turn_led
    M6                                                                r  display_p1turn_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.441ns  (logic 4.396ns (32.708%)  route 9.045ns (67.292%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  game/FSM_onehot_M_game_q_reg[13]/Q
                         net (fo=20, routed)          2.019     7.618    game/FSM_onehot_M_game_q_reg_n_0_[13]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.742 r  game/io_led_OBUF[23]_inst_i_4/O
                         net (fo=4, routed)           0.809     8.551    game/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.675 r  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=22, routed)          2.703    11.378    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.502 r  game/display_dice_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.514    15.016    display_dice_seg_OBUF[5]
    R11                  OBUF (Prop_obuf_I_O)         3.568    18.584 r  display_dice_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.584    display_dice_seg[5]
    R11                                                               r  display_dice_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.161ns  (logic 4.404ns (33.460%)  route 8.757ns (66.540%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  game/FSM_onehot_M_game_q_reg[13]/Q
                         net (fo=20, routed)          2.019     7.618    game/FSM_onehot_M_game_q_reg_n_0_[13]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.742 r  game/io_led_OBUF[23]_inst_i_4/O
                         net (fo=4, routed)           0.809     8.551    game/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.675 r  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=22, routed)          2.705    11.380    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.504 r  game/display_dice_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.224    14.728    display_dice_seg_OBUF[0]
    P13                  OBUF (Prop_obuf_I_O)         3.576    18.304 r  display_dice_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.304    display_dice_seg[3]
    P13                                                               r  display_dice_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.798ns  (logic 4.366ns (34.117%)  route 8.432ns (65.883%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  game/FSM_onehot_M_game_q_reg[13]/Q
                         net (fo=20, routed)          2.019     7.618    game/FSM_onehot_M_game_q_reg_n_0_[13]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.742 r  game/io_led_OBUF[23]_inst_i_4/O
                         net (fo=4, routed)           0.809     8.551    game/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.675 r  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=22, routed)          2.705    11.380    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.504 r  game/display_dice_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.899    14.403    display_dice_seg_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         3.538    17.941 r  display_dice_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.941    display_dice_seg[0]
    M2                                                                r  display_dice_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.711ns  (logic 4.399ns (34.609%)  route 8.312ns (65.391%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  game/FSM_onehot_M_game_q_reg[13]/Q
                         net (fo=20, routed)          2.019     7.618    game/FSM_onehot_M_game_q_reg_n_0_[13]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.742 r  game/io_led_OBUF[23]_inst_i_4/O
                         net (fo=4, routed)           0.809     8.551    game/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.675 r  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=22, routed)          2.392    11.067    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I0_O)        0.124    11.191 r  game/display_dice_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.092    14.283    display_dice_seg_OBUF[4]
    N13                  OBUF (Prop_obuf_I_O)         3.571    17.854 r  display_dice_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.854    display_dice_seg[4]
    N13                                                               r  display_dice_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.992ns  (logic 3.687ns (30.742%)  route 8.305ns (69.258%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/FSM_onehot_M_game_q_reg[13]/Q
                         net (fo=20, routed)          2.019     7.618    game/FSM_onehot_M_game_q_reg_n_0_[13]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.742 f  game/io_led_OBUF[23]_inst_i_4/O
                         net (fo=4, routed)           0.809     8.551    game/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.675 f  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=22, routed)          2.705    11.380    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.148    11.528 r  game/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.773    14.300    io_seg_OBUF[0]
    J16                  OBUF (Prop_obuf_I_O)         2.835    17.135 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.135    io_seg[3]
    J16                                                               r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.699ns  (logic 3.677ns (31.427%)  route 8.022ns (68.573%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/FSM_onehot_M_game_q_reg[13]/Q
                         net (fo=20, routed)          2.019     7.618    game/FSM_onehot_M_game_q_reg_n_0_[13]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.742 f  game/io_led_OBUF[23]_inst_i_4/O
                         net (fo=4, routed)           0.809     8.551    game/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.675 f  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=22, routed)          2.705    11.380    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.148    11.528 r  game/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.489    14.017    io_seg_OBUF[0]
    G11                  OBUF (Prop_obuf_I_O)         2.825    16.842 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.842    io_seg[0]
    G11                                                               r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.533ns  (logic 3.689ns (31.983%)  route 7.844ns (68.017%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.559     5.143    game/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/FSM_onehot_M_game_q_reg[13]/Q
                         net (fo=20, routed)          2.019     7.618    game/FSM_onehot_M_game_q_reg_n_0_[13]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.742 f  game/io_led_OBUF[23]_inst_i_4/O
                         net (fo=4, routed)           0.809     8.551    game/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.675 f  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=22, routed)          2.542    11.217    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.148    11.365 r  game/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.474    13.839    io_seg_OBUF[2]
    H14                  OBUF (Prop_obuf_I_O)         2.837    16.676 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.676    io_seg[2]
    H14                                                               r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.421ns (63.689%)  route 0.810ns (36.311%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.508    game/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  game/M_st_p2acc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game/M_st_p2acc_q_reg[4]/Q
                         net (fo=4, routed)           0.487     2.136    game/M_st_p2acc_q[4]
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.045     2.181 r  game/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.323     2.504    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.738 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.738    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_currdice_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.433ns (63.483%)  route 0.824ns (36.517%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.508    game/clk_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  game/M_st_currdice_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.164     1.672 f  game/M_st_currdice_q_reg[1]/Q
                         net (fo=21, routed)          0.417     2.089    game/M_st_currdice_q[1]
    SLICE_X60Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.134 r  game/display_dice_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.407     2.541    display_dice_seg_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         1.224     3.765 r  display_dice_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.765    display_dice_seg[2]
    N3                                                                r  display_dice_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.480ns (65.276%)  route 0.787ns (34.724%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.508    game/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  game/M_st_p2acc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game/M_st_p2acc_q_reg[7]/Q
                         net (fo=5, routed)           0.398     2.047    game/M_st_p2acc_q[7]
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.042     2.089 r  game/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.390     2.478    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.297     3.775 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.775    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.416ns (61.590%)  route 0.883ns (38.410%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.508    game/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  game/M_st_p2acc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game/M_st_p2acc_q_reg[6]/Q
                         net (fo=5, routed)           0.506     2.155    game/M_st_p2acc_q[6]
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.045     2.200 r  game/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.377     2.577    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.807 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.807    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.431ns (61.531%)  route 0.895ns (38.469%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.565     1.509    game/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  game/M_st_p2acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  game/M_st_p2acc_q_reg[2]/Q
                         net (fo=4, routed)           0.443     2.116    game/M_st_p2acc_q[2]
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.045     2.161 r  game/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.613    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.835 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.835    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_currdice_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.501ns (64.110%)  route 0.840ns (35.890%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.508    game/clk_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  game/M_st_currdice_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.164     1.672 f  game/M_st_currdice_q_reg[1]/Q
                         net (fo=21, routed)          0.417     2.089    game/M_st_currdice_q[1]
    SLICE_X60Y49         LUT4 (Prop_lut4_I2_O)        0.048     2.137 r  game/display_dice_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.560    display_dice_seg_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         1.289     3.849 r  display_dice_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.849    display_dice_seg[1]
    N2                                                                r  display_dice_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p1acc_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.475ns (62.526%)  route 0.884ns (37.474%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.566     1.510    game/clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  game/M_st_p1acc_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  game/M_st_p1acc_q_reg[0]/Q
                         net (fo=3, routed)           0.365     2.003    game/M_st_p1acc_q[0]
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.099     2.102 r  game/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.519     2.621    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.869 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.869    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.480ns (62.630%)  route 0.883ns (37.370%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.508    game/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  game/M_st_p2acc_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game/M_st_p2acc_q_reg[5]/Q
                         net (fo=4, routed)           0.502     2.151    game/M_st_p2acc_q[5]
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.043     2.194 r  game/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.381     2.575    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.296     3.872 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.872    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.412ns (59.650%)  route 0.955ns (40.350%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.567     1.511    game/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  game/M_st_p2acc_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  game/M_st_p2acc_q_reg[0]/Q
                         net (fo=3, routed)           0.454     2.106    game/M_st_p2acc_q[0]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.045     2.151 r  game/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.501     2.652    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.877 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.877    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p1acc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.478ns (59.131%)  route 1.021ns (40.869%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.508    game/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  game/M_st_p1acc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game/M_st_p1acc_q_reg[7]/Q
                         net (fo=5, routed)           0.613     2.285    game/M_st_p1acc_q[7]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.046     2.331 r  game/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.739    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.268     4.007 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.007    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           243 Endpoints
Min Delay           243 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/FSM_onehot_M_game_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.763ns  (logic 1.474ns (18.986%)  route 6.289ns (81.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         6.289     7.763    game/resetbutton_IBUF
    SLICE_X60Y53         FDSE                                         r  game/FSM_onehot_M_game_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.508     4.912    game/clk_IBUF_BUFG
    SLICE_X60Y53         FDSE                                         r  game/FSM_onehot_M_game_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/FSM_onehot_M_game_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.763ns  (logic 1.474ns (18.986%)  route 6.289ns (81.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         6.289     7.763    game/resetbutton_IBUF
    SLICE_X60Y53         FDRE                                         r  game/FSM_onehot_M_game_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.508     4.912    game/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  game/FSM_onehot_M_game_q_reg[1]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/FSM_onehot_M_game_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.763ns  (logic 1.474ns (18.986%)  route 6.289ns (81.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         6.289     7.763    game/resetbutton_IBUF
    SLICE_X60Y53         FDRE                                         r  game/FSM_onehot_M_game_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.508     4.912    game/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  game/FSM_onehot_M_game_q_reg[9]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/FSM_onehot_M_game_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.624ns  (logic 1.474ns (19.330%)  route 6.150ns (80.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         6.150     7.624    game/resetbutton_IBUF
    SLICE_X60Y52         FDRE                                         r  game/FSM_onehot_M_game_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.509     4.913    game/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  game/FSM_onehot_M_game_q_reg[15]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/FSM_onehot_M_game_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.624ns  (logic 1.474ns (19.330%)  route 6.150ns (80.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         6.150     7.624    game/resetbutton_IBUF
    SLICE_X60Y52         FDRE                                         r  game/FSM_onehot_M_game_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.509     4.913    game/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  game/FSM_onehot_M_game_q_reg[8]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/M_st_turn_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 1.474ns (20.100%)  route 5.858ns (79.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         5.858     7.332    game/resetbutton_IBUF
    SLICE_X58Y52         FDRE                                         r  game/M_st_turn_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.509     4.913    game/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  game/M_st_turn_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/FSM_onehot_M_game_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.328ns  (logic 1.474ns (20.112%)  route 5.854ns (79.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         5.854     7.328    game/resetbutton_IBUF
    SLICE_X59Y52         FDRE                                         r  game/FSM_onehot_M_game_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.509     4.913    game/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  game/FSM_onehot_M_game_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/FSM_onehot_M_game_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.328ns  (logic 1.474ns (20.112%)  route 5.854ns (79.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         5.854     7.328    game/resetbutton_IBUF
    SLICE_X59Y52         FDRE                                         r  game/FSM_onehot_M_game_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.509     4.913    game/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  game/FSM_onehot_M_game_q_reg[16]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/FSM_onehot_M_game_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.328ns  (logic 1.474ns (20.112%)  route 5.854ns (79.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         5.854     7.328    game/resetbutton_IBUF
    SLICE_X59Y52         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.509     4.913    game/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/M_st_currdice_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.293ns  (logic 1.474ns (20.209%)  route 5.819ns (79.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         5.819     7.293    game/resetbutton_IBUF
    SLICE_X55Y52         FDRE                                         r  game/M_st_currdice_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.443     4.847    game/clk_IBUF_BUFG
    SLICE_X55Y52         FDRE                                         r  game/M_st_currdice_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1rollbutton
                            (input port)
  Destination:            game/p1roll/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.253ns (42.287%)  route 0.346ns (57.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1rollbutton (IN)
                         net (fo=0)                   0.000     0.000    p1rollbutton
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1rollbutton_IBUF_inst/O
                         net (fo=1, routed)           0.346     0.599    game/p1roll/sync/D[0]
    SLICE_X58Y74         FDRE                                         r  game/p1roll/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.845     2.035    game/p1roll/sync/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  game/p1roll/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1holdbutton
                            (input port)
  Destination:            game/p1hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.254ns (42.358%)  route 0.346ns (57.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1holdbutton (IN)
                         net (fo=0)                   0.000     0.000    p1holdbutton
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1holdbutton_IBUF_inst/O
                         net (fo=1, routed)           0.346     0.600    game/p1hold/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y73         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.846     2.036    game/p1hold/sync/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2rollbutton
                            (input port)
  Destination:            game/p2roll/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.230ns (38.105%)  route 0.373ns (61.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  p2rollbutton (IN)
                         net (fo=0)                   0.000     0.000    p2rollbutton
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  p2rollbutton_IBUF_inst/O
                         net (fo=1, routed)           0.373     0.603    game/p2roll/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X64Y64         FDRE                                         r  game/p2roll/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.858     2.048    game/p2roll/sync/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  game/p2roll/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2holdbutton
                            (input port)
  Destination:            game/p2hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.239ns (24.847%)  route 0.723ns (75.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  p2holdbutton (IN)
                         net (fo=0)                   0.000     0.000    p2holdbutton
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  p2holdbutton_IBUF_inst/O
                         net (fo=1, routed)           0.723     0.962    game/p2hold/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X64Y62         FDRE                                         r  game/p2hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.859     2.049    game/p2hold/sync/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  game/p2hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.242ns (23.513%)  route 0.786ns (76.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         0.786     1.028    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X65Y68         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.854     2.044    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y68         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[25]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.242ns (23.513%)  route 0.786ns (76.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         0.786     1.028    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X65Y68         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.854     2.044    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y68         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[6]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.242ns (23.513%)  route 0.786ns (76.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         0.786     1.028    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X65Y68         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.854     2.044    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y68         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[25]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.242ns (23.513%)  route 0.786ns (76.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         0.786     1.028    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X65Y68         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.854     2.044    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[3]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.242ns (23.513%)  route 0.786ns (76.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         0.786     1.028    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X65Y68         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.854     2.044    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[6]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.242ns (23.513%)  route 0.786ns (76.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=208, routed)         0.786     1.028    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X65Y68         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.854     2.044    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y68         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[25]/C





