# RISCV-Processor-ASIC

**Author:** Soham Kapur
<br>
**Description:** ASIC Implementation of a 4-Stage Pipelined 32-bit RISC-V Processor
<br>
<br>
**Block Diagram:**
<br>
![Processor_Architecture](https://github.com/user-attachments/assets/8b3b51b1-678b-4712-9591-f52adbdfefb6)
