Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Tue Feb 17 02:33:34 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  88          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.633        0.000                      0                 6550        0.047        0.000                      0                 6550        4.457        0.000                       0                   780  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.633        0.000                      0                 6550        0.047        0.000                      0                 6550        4.457        0.000                       0                   780  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 2.939ns (41.937%)  route 4.069ns (58.063%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[12])
                                                      1.149     1.230 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.269    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_23
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.489 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.528    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_23
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.748 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.787    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_23
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.007 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.046    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_23
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.266 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.305    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_23
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.525 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.564    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_23
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.784 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.823    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_23
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_DOUTADOUT[12])
                                                      0.120     2.943 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[12]
                         net (fo=1, routed)           0.817     3.760    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_87
    SLICE_X18Y116        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     3.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_57/O
                         net (fo=6, routed)           0.610     4.549    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[12]
    SLICE_X29Y101        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_33__0/O
                         net (fo=16, routed)          2.369     7.089    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[12]
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.284     9.723    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 3.013ns (43.541%)  route 3.907ns (56.459%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X2Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16_n_35
    RAMB36_X2Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17_n_35
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18_n_35
    RAMB36_X2Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19_n_35
    RAMB36_X2Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20_n_35
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21_n_35
    RAMB36_X2Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22_n_35
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23/DOUTADOUT[0]
                         net (fo=1, routed)           0.608     3.622    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23_n_99
    SLICE_X18Y115        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.771 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, routed)           0.813     4.584    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
    SLICE_X29Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     4.760 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_45__0/O
                         net (fo=16, routed)          2.241     7.001    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[0]
    RAMB36_X5Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.308     9.699    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.013ns (44.129%)  route 3.815ns (55.871%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X2Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16_n_35
    RAMB36_X2Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17_n_35
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18_n_35
    RAMB36_X2Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19_n_35
    RAMB36_X2Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20_n_35
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21_n_35
    RAMB36_X2Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22_n_35
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23/DOUTADOUT[0]
                         net (fo=1, routed)           0.608     3.622    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23_n_99
    SLICE_X18Y115        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.771 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, routed)           0.813     4.584    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
    SLICE_X29Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     4.760 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_45__0/O
                         net (fo=16, routed)          2.148     6.909    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[0]
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.308     9.699    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 2.939ns (42.922%)  route 3.908ns (57.078%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[12])
                                                      1.149     1.230 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.269    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_23
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.489 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.528    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_23
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.748 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.787    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_23
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.007 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.046    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_23
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.266 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.305    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_23
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.525 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.564    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_23
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.784 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.823    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_23
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_DOUTADOUT[12])
                                                      0.120     2.943 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[12]
                         net (fo=1, routed)           0.817     3.760    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_87
    SLICE_X18Y116        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     3.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_57/O
                         net (fo=6, routed)           0.610     4.549    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[12]
    SLICE_X29Y101        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_33__0/O
                         net (fo=16, routed)          2.209     6.928    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[12]
    RAMB36_X5Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.284     9.723    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 3.013ns (44.347%)  route 3.781ns (55.653%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X2Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16_n_35
    RAMB36_X2Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17_n_35
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18_n_35
    RAMB36_X2Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19_n_35
    RAMB36_X2Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20_n_35
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21_n_35
    RAMB36_X2Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22_n_35
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23/DOUTADOUT[0]
                         net (fo=1, routed)           0.608     3.622    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23_n_99
    SLICE_X18Y115        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.771 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, routed)           0.813     4.584    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
    SLICE_X29Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     4.760 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_45__0/O
                         net (fo=16, routed)          2.115     6.875    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[0]
    RAMB36_X5Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.308     9.699    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.891ns (42.736%)  route 3.874ns (57.264%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[10])
                                                      1.135     1.216 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[10]
                         net (fo=1, routed)           0.038     1.254    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_25
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     1.474 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[10]
                         net (fo=1, routed)           0.038     1.512    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_25
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     1.732 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[10]
                         net (fo=1, routed)           0.038     1.770    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_25
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     1.990 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[10]
                         net (fo=1, routed)           0.038     2.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_25
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     2.248 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[10]
                         net (fo=1, routed)           0.038     2.286    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_25
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     2.506 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[10]
                         net (fo=1, routed)           0.038     2.544    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_25
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     2.764 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[10]
                         net (fo=1, routed)           0.038     2.802    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_25
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_DOUTADOUT[10])
                                                      0.120     2.922 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[10]
                         net (fo=1, routed)           0.644     3.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_89
    SLICE_X18Y116        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.744 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_59/O
                         net (fo=6, routed)           0.868     4.612    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[10]
    SLICE_X29Y101        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     4.750 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_35__0/O
                         net (fo=16, routed)          2.096     6.846    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[10]
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.263     9.744    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 2.939ns (43.602%)  route 3.802ns (56.398%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[12])
                                                      1.149     1.230 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.269    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_23
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.489 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.528    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_23
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.748 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.787    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_23
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.007 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.046    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_23
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.266 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.305    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_23
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.525 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.564    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_23
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.784 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.823    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_23
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_DOUTADOUT[12])
                                                      0.120     2.943 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[12]
                         net (fo=1, routed)           0.817     3.760    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_87
    SLICE_X18Y116        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     3.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_57/O
                         net (fo=6, routed)           0.610     4.549    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[12]
    SLICE_X29Y101        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_33__0/O
                         net (fo=16, routed)          2.102     6.822    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[12]
    RAMB36_X5Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.284     9.723    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 2.939ns (43.770%)  route 3.776ns (56.230%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[12])
                                                      1.149     1.230 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.269    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_23
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.489 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.528    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_23
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.748 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.787    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_23
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.007 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.046    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_23
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.266 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.305    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_23
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.525 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.564    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_23
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.784 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.823    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_23
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_DOUTADOUT[12])
                                                      0.120     2.943 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[12]
                         net (fo=1, routed)           0.817     3.760    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_87
    SLICE_X18Y116        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     3.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_57/O
                         net (fo=6, routed)           0.610     4.549    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[12]
    SLICE_X29Y101        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_33__0/O
                         net (fo=16, routed)          2.076     6.796    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[12]
    RAMB36_X5Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.284     9.723    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_0/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 2.729ns (40.695%)  route 3.977ns (59.305%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[4])
                                                      1.168     1.249 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[4]
                         net (fo=1, routed)           0.031     1.280    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_31
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     1.500 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[4]
                         net (fo=1, routed)           0.031     1.531    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_31
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     1.751 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[4]
                         net (fo=1, routed)           0.031     1.782    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_31
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     2.002 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[4]
                         net (fo=1, routed)           0.031     2.033    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_31
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     2.253 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[4]
                         net (fo=1, routed)           0.031     2.284    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_31
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     2.504 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[4]
                         net (fo=1, routed)           0.031     2.535    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_31
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     2.755 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[4]
                         net (fo=1, routed)           0.031     2.786    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_31
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_DOUTADOUT[4])
                                                      0.120     2.906 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[4]
                         net (fo=1, routed)           0.802     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_95
    SLICE_X18Y115        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     3.747 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_65/O
                         net (fo=6, routed)           0.824     4.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[4]
    SLICE_X29Y101        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     4.653 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_41__0/O
                         net (fo=16, routed)          2.134     6.787    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[4]
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_0/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X4Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[4])
                                                     -0.283     9.724    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 2.852ns (42.587%)  route 3.845ns (57.413%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X2Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16_n_32
    RAMB36_X2Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17_n_32
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18_n_32
    RAMB36_X2Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19_n_32
    RAMB36_X2Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20_n_32
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21_n_32
    RAMB36_X2Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22_n_32
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23/DOUTADOUT[3]
                         net (fo=1, routed)           0.638     3.606    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23_n_96
    SLICE_X18Y118        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     3.668 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_66/O
                         net (fo=6, routed)           0.622     4.290    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[3]
    SLICE_X29Y101        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     4.459 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_42__0/O
                         net (fo=16, routed)          2.318     6.778    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[3]
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[3])
                                                     -0.289     9.718    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  2.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X25Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[12]/Q
                         net (fo=2, routed)           0.060     0.112    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144[12]
    SLICE_X25Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X25Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y113        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X23Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[18]/Q
                         net (fo=2, routed)           0.060     0.112    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144[18]
    SLICE_X23Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X23Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[18]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y110        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X25Y108        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y108        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[8]/Q
                         net (fo=2, routed)           0.060     0.112    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144[8]
    SLICE_X25Y108        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X25Y108        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y108        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.250%)  route 0.047ns (46.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/ap_clk
    SLICE_X26Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[6]/Q
                         net (fo=8, routed)           0.030     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/Q[6]
    SLICE_X26Y119        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44[6]_i_1__0/O
                         net (fo=1, routed)           0.017     0.112    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/add_ln163_fu_174_p2[6]
    SLICE_X26Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/ap_clk
    SLICE_X26Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y119        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.598%)  route 0.061ns (60.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X25Y109        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[10]/Q
                         net (fo=2, routed)           0.061     0.114    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144[10]
    SLICE_X25Y109        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X25Y109        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y109        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_load_reg_1170_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X29Y108        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[0]/Q
                         net (fo=2, routed)           0.063     0.114    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144[0]
    SLICE_X29Y108        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_load_reg_1170_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X29Y108        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_load_reg_1170_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y108        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_load_reg_1170_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/ap_clk
    SLICE_X26Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[7]/Q
                         net (fo=4, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44[7]
    SLICE_X26Y121        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.033     0.111 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44[8]_i_3/O
                         net (fo=1, routed)           0.006     0.117    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/add_ln163_fu_174_p2[8]
    SLICE_X26Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/ap_clk
    SLICE_X26Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y121        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/j_fu_44_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln148_reg_1152_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln148_reg_1152_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X29Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln148_reg_1152_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y118        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln148_reg_1152_reg[0]/Q
                         net (fo=1, routed)           0.065     0.117    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln148_reg_1152[0]
    SLICE_X29Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln148_reg_1152_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X29Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln148_reg_1152_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y118        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln148_reg_1152_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.089%)  route 0.065ns (61.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X24Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y110        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144_reg[16]/Q
                         net (fo=2, routed)           0.065     0.118    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11514_fu_144[16]
    SLICE_X24Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X24Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y110        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/p_0_0_01299_11513_fu_120_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/zext_ln90_1_reg_219_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.041ns (38.633%)  route 0.065ns (61.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/ap_clk
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[2]/Q
                         net (fo=7, routed)           0.065     0.118    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/A_in_address0[2]
    SLICE_X27Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/zext_ln90_1_reg_219_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/ap_clk
    SLICE_X27Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/zext_ln90_1_reg_219_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y120        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/zext_ln90_1_reg_219_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y44  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y44  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_1_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y45  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y45  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y16  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y17  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y18  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y19  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y20  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y21  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_13/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y44  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_1_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y44  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_1_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y44  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_1_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y44  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_1_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y45  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y45  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y45  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y45  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y16  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y16  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y44  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_1_U/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y44  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_1_U/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y44  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_1_U/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y44  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_1_U/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y45  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_U/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y45  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_U/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y45  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_U/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         5.000       4.457      RAMB18_X5Y45  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/line_buf_U/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y16  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y16  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.064ns  (logic 0.064ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X27Y119        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     0.064 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.064    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X27Y119        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.022    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.921ns  (logic 2.741ns (69.906%)  route 1.180ns (30.094%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[11])
                                                      1.150     1.231 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CASDOUTA[11]
                         net (fo=1, routed)           0.039     1.270    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_n_24
    RAMB36_X5Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[11]_CASDOUTA[11])
                                                      0.220     1.490 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/CASDOUTA[11]
                         net (fo=1, routed)           0.039     1.529    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9_n_24
    RAMB36_X5Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[11]_CASDOUTA[11])
                                                      0.220     1.749 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/CASDOUTA[11]
                         net (fo=1, routed)           0.039     1.788    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10_n_24
    RAMB36_X5Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[11]_CASDOUTA[11])
                                                      0.220     2.008 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11/CASDOUTA[11]
                         net (fo=1, routed)           0.039     2.047    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11_n_24
    RAMB36_X5Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[11]_CASDOUTA[11])
                                                      0.220     2.267 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12/CASDOUTA[11]
                         net (fo=1, routed)           0.039     2.306    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12_n_24
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[11]_CASDOUTA[11])
                                                      0.220     2.526 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/CASDOUTA[11]
                         net (fo=1, routed)           0.039     2.565    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13_n_24
    RAMB36_X5Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[11]_CASDOUTA[11])
                                                      0.220     2.785 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14/CASDOUTA[11]
                         net (fo=1, routed)           0.039     2.824    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14_n_24
    RAMB36_X5Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[11]_DOUTADOUT[11])
                                                      0.120     2.944 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15/DOUTADOUT[11]
                         net (fo=1, routed)           0.907     3.851    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15_n_88
    SLICE_X28Y99         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.002 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[11]_INST_0/O
                         net (fo=6, unset)            0.000     4.002    A_out_d0[11]
                                                                      r  A_out_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.850ns  (logic 2.867ns (74.468%)  route 0.983ns (25.532%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.364    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_n_35
    RAMB36_X5Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.619    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9_n_35
    RAMB36_X5Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.874    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10_n_35
    RAMB36_X5Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.129    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11_n_35
    RAMB36_X5Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.384    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12_n_35
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.639    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13_n_35
    RAMB36_X5Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.894    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14_n_35
    RAMB36_X5Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15/DOUTADOUT[0]
                         net (fo=1, routed)           0.738     3.752    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15_n_99
    SLICE_X27Y95         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.931 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[0]_INST_0/O
                         net (fo=6, unset)            0.000     3.931    A_out_d0[0]
                                                                      r  A_out_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.842ns  (logic 2.732ns (71.109%)  route 1.110ns (28.891%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[14])
                                                      1.143     1.224 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CASDOUTA[14]
                         net (fo=1, routed)           0.039     1.263    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_n_21
    RAMB36_X5Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[14]_CASDOUTA[14])
                                                      0.220     1.483 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/CASDOUTA[14]
                         net (fo=1, routed)           0.039     1.522    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9_n_21
    RAMB36_X5Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[14]_CASDOUTA[14])
                                                      0.220     1.742 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/CASDOUTA[14]
                         net (fo=1, routed)           0.039     1.781    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10_n_21
    RAMB36_X5Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[14]_CASDOUTA[14])
                                                      0.220     2.001 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11/CASDOUTA[14]
                         net (fo=1, routed)           0.039     2.040    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11_n_21
    RAMB36_X5Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[14]_CASDOUTA[14])
                                                      0.220     2.260 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12/CASDOUTA[14]
                         net (fo=1, routed)           0.039     2.299    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12_n_21
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[14]_CASDOUTA[14])
                                                      0.220     2.519 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/CASDOUTA[14]
                         net (fo=1, routed)           0.039     2.558    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13_n_21
    RAMB36_X5Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[14]_CASDOUTA[14])
                                                      0.220     2.778 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14/CASDOUTA[14]
                         net (fo=1, routed)           0.039     2.817    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14_n_21
    RAMB36_X5Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[14]_DOUTADOUT[14])
                                                      0.120     2.937 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15/DOUTADOUT[14]
                         net (fo=1, routed)           0.837     3.774    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15_n_85
    SLICE_X27Y97         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.923 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[14]_INST_0/O
                         net (fo=6, unset)            0.000     3.923    A_out_d0[14]
                                                                      r  A_out_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.801ns  (logic 2.763ns (72.691%)  route 1.038ns (27.309%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X1Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[12])
                                                      1.149     1.230 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.269    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16_n_23
    RAMB36_X1Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.489 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_17/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.528    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_17_n_23
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.748 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_18/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.787    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_18_n_23
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.007 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_19/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.046    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_19_n_23
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.266 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_20/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.305    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_20_n_23
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.525 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_21/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.564    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_21_n_23
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.784 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_22/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.823    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_22_n_23
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_DOUTADOUT[12])
                                                      0.120     2.943 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_23/DOUTADOUT[12]
                         net (fo=1, routed)           0.765     3.708    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_23_n_87
    SLICE_X28Y96         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     3.882 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[12]_INST_0/O
                         net (fo=6, unset)            0.000     3.882    A_out_d0[12]
                                                                      r  A_out_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.774ns  (logic 2.720ns (72.072%)  route 1.054ns (27.928%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[7])
                                                      1.166     1.247 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CASDOUTA[7]
                         net (fo=1, routed)           0.038     1.285    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_n_28
    RAMB36_X5Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.220     1.505 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/CASDOUTA[7]
                         net (fo=1, routed)           0.038     1.543    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9_n_28
    RAMB36_X5Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.220     1.763 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/CASDOUTA[7]
                         net (fo=1, routed)           0.038     1.801    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10_n_28
    RAMB36_X5Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.220     2.021 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11/CASDOUTA[7]
                         net (fo=1, routed)           0.038     2.059    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11_n_28
    RAMB36_X5Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.220     2.279 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12/CASDOUTA[7]
                         net (fo=1, routed)           0.038     2.317    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12_n_28
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.220     2.537 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/CASDOUTA[7]
                         net (fo=1, routed)           0.038     2.575    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13_n_28
    RAMB36_X5Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.220     2.795 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14/CASDOUTA[7]
                         net (fo=1, routed)           0.038     2.833    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14_n_28
    RAMB36_X5Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_DOUTADOUT[7])
                                                      0.120     2.953 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15/DOUTADOUT[7]
                         net (fo=1, routed)           0.788     3.741    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15_n_92
    SLICE_X28Y98         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     3.855 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[7]_INST_0/O
                         net (fo=6, unset)            0.000     3.855    A_out_d0[7]
                                                                      r  A_out_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.768ns  (logic 2.769ns (73.487%)  route 0.999ns (26.513%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X1Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16_n_32
    RAMB36_X1Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_17/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_17_n_32
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_18/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_18_n_32
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_19/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_19_n_32
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_20/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_20_n_32
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_21/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_21_n_32
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_22/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_22_n_32
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_23/DOUTADOUT[3]
                         net (fo=1, routed)           0.733     3.701    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_23_n_96
    SLICE_X28Y98         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     3.849 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[3]_INST_0/O
                         net (fo=6, unset)            0.000     3.849    A_out_d0[3]
                                                                      r  A_out_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_d0[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.763ns  (logic 2.761ns (73.372%)  route 1.002ns (26.628%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X1Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTPA[0])
                                                      1.147     1.228 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CASDOUTPA[0]
                         net (fo=1, routed)           0.041     1.269    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16_n_135
    RAMB36_X1Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.220     1.489 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_17/CASDOUTPA[0]
                         net (fo=1, routed)           0.041     1.530    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_17_n_135
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.220     1.750 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_18/CASDOUTPA[0]
                         net (fo=1, routed)           0.041     1.791    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_18_n_135
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.220     2.011 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_19/CASDOUTPA[0]
                         net (fo=1, routed)           0.041     2.052    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_19_n_135
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.220     2.272 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_20/CASDOUTPA[0]
                         net (fo=1, routed)           0.041     2.313    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_20_n_135
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.220     2.533 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_21/CASDOUTPA[0]
                         net (fo=1, routed)           0.041     2.574    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_21_n_135
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.220     2.794 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_22/CASDOUTPA[0]
                         net (fo=1, routed)           0.041     2.835    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_22_n_135
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_DOUTPADOUTP[0])
                                                      0.120     2.955 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_23/DOUTPADOUTP[0]
                         net (fo=1, routed)           0.715     3.670    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_23_n_143
    SLICE_X28Y96         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.174     3.844 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[16]_INST_0/O
                         net (fo=6, unset)            0.000     3.844    A_out_d0[16]
                                                                      r  A_out_d0[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.763ns  (logic 2.791ns (74.170%)  route 0.972ns (25.830%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X1Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_16_n_34
    RAMB36_X1Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_17/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_17_n_34
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_18/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_18_n_34
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_19/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_19_n_34
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_20/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_20_n_34
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_21/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_21_n_34
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_22/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_22_n_34
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_23/DOUTADOUT[1]
                         net (fo=1, routed)           0.699     3.693    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_23_n_98
    SLICE_X28Y97         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     3.844 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[1]_INST_0/O
                         net (fo=6, unset)            0.000     3.844    A_out_d0[1]
                                                                      r  A_out_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.743ns  (logic 2.770ns (74.005%)  route 0.973ns (25.995%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[9])
                                                      1.153     1.234 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CASDOUTA[9]
                         net (fo=1, routed)           0.040     1.274    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_n_26
    RAMB36_X5Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[9]_CASDOUTA[9])
                                                      0.220     1.494 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/CASDOUTA[9]
                         net (fo=1, routed)           0.040     1.534    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9_n_26
    RAMB36_X5Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[9]_CASDOUTA[9])
                                                      0.220     1.754 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/CASDOUTA[9]
                         net (fo=1, routed)           0.040     1.794    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10_n_26
    RAMB36_X5Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[9]_CASDOUTA[9])
                                                      0.220     2.014 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11/CASDOUTA[9]
                         net (fo=1, routed)           0.040     2.054    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11_n_26
    RAMB36_X5Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[9]_CASDOUTA[9])
                                                      0.220     2.274 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12/CASDOUTA[9]
                         net (fo=1, routed)           0.040     2.314    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12_n_26
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[9]_CASDOUTA[9])
                                                      0.220     2.534 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/CASDOUTA[9]
                         net (fo=1, routed)           0.040     2.574    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13_n_26
    RAMB36_X5Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[9]_CASDOUTA[9])
                                                      0.220     2.794 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14/CASDOUTA[9]
                         net (fo=1, routed)           0.040     2.834    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14_n_26
    RAMB36_X5Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[9]_DOUTADOUT[9])
                                                      0.120     2.954 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15/DOUTADOUT[9]
                         net (fo=1, routed)           0.693     3.647    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15_n_90
    SLICE_X28Y99         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     3.824 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[9]_INST_0/O
                         net (fo=6, unset)            0.000     3.824    A_out_d0[9]
                                                                      r  A_out_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.726ns  (logic 2.734ns (73.376%)  route 0.992ns (26.624%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[6])
                                                      1.181     1.262 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CASDOUTA[6]
                         net (fo=1, routed)           0.022     1.284    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_n_29
    RAMB36_X5Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[6]_CASDOUTA[6])
                                                      0.220     1.504 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/CASDOUTA[6]
                         net (fo=1, routed)           0.022     1.526    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9_n_29
    RAMB36_X5Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[6]_CASDOUTA[6])
                                                      0.220     1.746 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/CASDOUTA[6]
                         net (fo=1, routed)           0.022     1.768    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10_n_29
    RAMB36_X5Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[6]_CASDOUTA[6])
                                                      0.220     1.988 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11/CASDOUTA[6]
                         net (fo=1, routed)           0.022     2.010    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_11_n_29
    RAMB36_X5Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[6]_CASDOUTA[6])
                                                      0.220     2.230 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12/CASDOUTA[6]
                         net (fo=1, routed)           0.022     2.252    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_12_n_29
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[6]_CASDOUTA[6])
                                                      0.220     2.472 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/CASDOUTA[6]
                         net (fo=1, routed)           0.022     2.494    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13_n_29
    RAMB36_X5Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[6]_CASDOUTA[6])
                                                      0.220     2.714 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14/CASDOUTA[6]
                         net (fo=1, routed)           0.022     2.736    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_14_n_29
    RAMB36_X5Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[6]_DOUTADOUT[6])
                                                      0.120     2.856 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15/DOUTADOUT[6]
                         net (fo=1, routed)           0.838     3.694    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_15_n_93
    SLICE_X28Y95         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113     3.807 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[6]_INST_0/O
                         net (fo=6, unset)            0.000     3.807    A_out_d0[6]
                                                                      r  A_out_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_in_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/ap_clk
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[0]/Q
                         net (fo=9, unset)            0.000     0.051    A_in_address0[0]
                                                                      r  A_in_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_in_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/ap_clk
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[3]/Q
                         net (fo=6, unset)            0.000     0.051    A_in_address0[3]
                                                                      r  A_in_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_in_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/ap_clk
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[5]/Q
                         net (fo=4, unset)            0.000     0.051    A_in_address0[5]
                                                                      r  A_in_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_address0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/ap_clk
    SLICE_X25Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[10]/Q
                         net (fo=0)                   0.000     0.051    A_out_address0[10]
                                                                      r  A_out_address0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_address0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/ap_clk
    SLICE_X25Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[15]/Q
                         net (fo=0)                   0.000     0.051    A_out_address0[15]
                                                                      r  A_out_address0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/ap_clk
    SLICE_X25Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[7]/Q
                         net (fo=0)                   0.000     0.051    A_out_address0[7]
                                                                      r  A_out_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/ap_clk
    SLICE_X25Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[8]/Q
                         net (fo=0)                   0.000     0.051    A_out_address0[8]
                                                                      r  A_out_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_out_address0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/ap_clk
    SLICE_X25Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/zext_ln165_1_reg_219_reg[9]/Q
                         net (fo=0)                   0.000     0.051    A_out_address0[9]
                                                                      r  A_out_address0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_in_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/ap_clk
    SLICE_X26Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y120        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[1]/Q
                         net (fo=8, unset)            0.000     0.052    A_in_address0[1]
                                                                      r  A_in_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_in_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/ap_clk
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/j_fu_44_reg[4]/Q
                         net (fo=5, unset)            0.000     0.052    A_in_address0[4]
                                                                      r  A_in_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           663 Endpoints
Min Delay           663 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/tmp_4_reg_1185_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.080ns  (logic 3.475ns (68.400%)  route 1.605ns (31.600%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.478     2.995    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0_n_88
    SLICE_X28Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.233 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry_n_0
    SLICE_X28Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.406 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=2, routed)           0.500     3.906    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__1[46]
    SLICE_X27Y111        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121     4.027 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_1/O
                         net (fo=2, routed)           0.457     4.484    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/p_0_0_01299_11514_load_reg_1170_reg[7][6]
    SLICE_X27Y111        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.663 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_9/O
                         net (fo=1, routed)           0.011     4.674    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3_n_57
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.822 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.028     4.850    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.873 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5/CO[7]
                         net (fo=1, routed)           0.028     4.901    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.924 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6/CO[7]
                         net (fo=1, routed)           0.028     4.952    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6_n_0
    SLICE_X27Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.049 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__7/O[1]
                         net (fo=1, routed)           0.031     5.080    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__7_n_14
    SLICE_X27Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/tmp_4_reg_1185_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.024     0.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X27Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/tmp_4_reg_1185_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.078ns  (logic 3.501ns (68.939%)  route 1.577ns (31.061%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.478     2.995    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0_n_88
    SLICE_X28Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.233 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry_n_0
    SLICE_X28Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.406 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=2, routed)           0.500     3.906    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__1[46]
    SLICE_X27Y111        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121     4.027 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_1/O
                         net (fo=2, routed)           0.457     4.484    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/p_0_0_01299_11514_load_reg_1170_reg[7][6]
    SLICE_X27Y111        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.663 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_9/O
                         net (fo=1, routed)           0.011     4.674    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3_n_57
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.822 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.028     4.850    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.873 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5/CO[7]
                         net (fo=1, routed)           0.028     4.901    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.047 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6/O[7]
                         net (fo=1, routed)           0.031     5.078    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6_n_8
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.025     0.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[35]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.077ns  (logic 3.500ns (68.933%)  route 1.577ns (31.067%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.478     2.995    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0_n_88
    SLICE_X28Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.233 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry_n_0
    SLICE_X28Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.406 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=2, routed)           0.500     3.906    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__1[46]
    SLICE_X27Y111        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121     4.027 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_1/O
                         net (fo=2, routed)           0.457     4.484    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/p_0_0_01299_11514_load_reg_1170_reg[7][6]
    SLICE_X27Y111        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.663 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_9/O
                         net (fo=1, routed)           0.011     4.674    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3_n_57
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.822 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.028     4.850    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.873 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5/CO[7]
                         net (fo=1, routed)           0.028     4.901    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.046 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6/O[5]
                         net (fo=1, routed)           0.031     5.077    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6_n_10
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.025     0.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[33]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 3.484ns (68.821%)  route 1.578ns (31.179%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.478     2.995    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0_n_88
    SLICE_X28Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.233 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry_n_0
    SLICE_X28Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.406 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=2, routed)           0.500     3.906    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__1[46]
    SLICE_X27Y111        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121     4.027 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_1/O
                         net (fo=2, routed)           0.457     4.484    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/p_0_0_01299_11514_load_reg_1170_reg[7][6]
    SLICE_X27Y111        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.663 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_9/O
                         net (fo=1, routed)           0.011     4.674    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3_n_57
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.822 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.028     4.850    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.873 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5/CO[7]
                         net (fo=1, routed)           0.028     4.901    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.030 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6/O[6]
                         net (fo=1, routed)           0.032     5.062    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6_n_9
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.025     0.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[34]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 3.450ns (68.257%)  route 1.604ns (31.743%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.478     2.995    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0_n_88
    SLICE_X28Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.233 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry_n_0
    SLICE_X28Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.406 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=2, routed)           0.500     3.906    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__1[46]
    SLICE_X27Y111        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121     4.027 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_1/O
                         net (fo=2, routed)           0.457     4.484    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/p_0_0_01299_11514_load_reg_1170_reg[7][6]
    SLICE_X27Y111        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.663 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_9/O
                         net (fo=1, routed)           0.011     4.674    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3_n_57
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.822 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.028     4.850    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.873 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5/CO[7]
                         net (fo=1, routed)           0.028     4.901    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.924 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6/CO[7]
                         net (fo=1, routed)           0.028     4.952    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6_n_0
    SLICE_X27Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     5.024 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__7/O[0]
                         net (fo=1, routed)           0.030     5.054    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__7_n_15
    SLICE_X27Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.024     0.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X27Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[36]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.040ns  (logic 3.464ns (68.725%)  route 1.576ns (31.275%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.478     2.995    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0_n_88
    SLICE_X28Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.233 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry_n_0
    SLICE_X28Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.406 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=2, routed)           0.500     3.906    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__1[46]
    SLICE_X27Y111        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121     4.027 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_1/O
                         net (fo=2, routed)           0.457     4.484    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/p_0_0_01299_11514_load_reg_1170_reg[7][6]
    SLICE_X27Y111        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.663 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_9/O
                         net (fo=1, routed)           0.011     4.674    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3_n_57
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.822 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.028     4.850    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.873 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5/CO[7]
                         net (fo=1, routed)           0.028     4.901    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     5.010 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6/O[4]
                         net (fo=1, routed)           0.030     5.040    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6_n_11
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.025     0.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[32]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 3.459ns (68.666%)  route 1.578ns (31.334%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.478     2.995    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0_n_88
    SLICE_X28Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.233 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry_n_0
    SLICE_X28Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.406 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=2, routed)           0.500     3.906    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__1[46]
    SLICE_X27Y111        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121     4.027 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_1/O
                         net (fo=2, routed)           0.457     4.484    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/p_0_0_01299_11514_load_reg_1170_reg[7][6]
    SLICE_X27Y111        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.663 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_9/O
                         net (fo=1, routed)           0.011     4.674    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3_n_57
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.822 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.028     4.850    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.873 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5/CO[7]
                         net (fo=1, routed)           0.028     4.901    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     5.005 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6/O[3]
                         net (fo=1, routed)           0.032     5.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6_n_12
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.024     0.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[31]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 3.452ns (68.636%)  route 1.577ns (31.364%))
  Logic Levels:           14  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.478     2.995    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0_n_88
    SLICE_X28Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.233 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry_n_0
    SLICE_X28Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.406 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=2, routed)           0.500     3.906    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__1[46]
    SLICE_X27Y111        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121     4.027 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_1/O
                         net (fo=2, routed)           0.457     4.484    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/p_0_0_01299_11514_load_reg_1170_reg[7][6]
    SLICE_X27Y111        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.663 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_9/O
                         net (fo=1, routed)           0.011     4.674    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3_n_57
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.822 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.028     4.850    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.873 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5/CO[7]
                         net (fo=1, routed)           0.028     4.901    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5_n_0
    SLICE_X27Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.998 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6/O[1]
                         net (fo=1, routed)           0.031     5.029    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__6_n_14
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.024     0.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X27Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[29]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.027ns  (logic 3.478ns (69.181%)  route 1.549ns (30.819%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.478     2.995    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0_n_88
    SLICE_X28Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.233 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry_n_0
    SLICE_X28Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.406 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=2, routed)           0.500     3.906    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__1[46]
    SLICE_X27Y111        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121     4.027 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_1/O
                         net (fo=2, routed)           0.457     4.484    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/p_0_0_01299_11514_load_reg_1170_reg[7][6]
    SLICE_X27Y111        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.663 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_9/O
                         net (fo=1, routed)           0.011     4.674    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3_n_57
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.822 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.028     4.850    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.996 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5/O[7]
                         net (fo=1, routed)           0.031     5.027    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5_n_8
    SLICE_X27Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.025     0.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X27Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[27]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.026ns  (logic 3.477ns (69.175%)  route 1.549ns (30.825%))
  Logic Levels:           13  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     2.376 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.141     2.517 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.478     2.995    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0_n_88
    SLICE_X28Y114        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.233 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.028     3.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry_n_0
    SLICE_X28Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.406 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product_inferred__1/i__carry__0/O[5]
                         net (fo=2, routed)           0.500     3.906    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__1[46]
    SLICE_X27Y111        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121     4.027 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_1/O
                         net (fo=2, routed)           0.457     4.484    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/p_0_0_01299_11514_load_reg_1170_reg[7][6]
    SLICE_X27Y111        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.663 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/add_ln145_1_fu_682_p2__1_carry__4_i_9/O
                         net (fo=1, routed)           0.011     4.674    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3_n_57
    SLICE_X27Y111        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.822 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.028     4.850    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__4_n_0
    SLICE_X27Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.995 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5/O[5]
                         net (fo=1, routed)           0.031     5.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/add_ln145_1_fu_682_p2__1_carry__5_n_10
    SLICE_X27Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.025     0.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X27Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/out_reg_1194_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.032ns  (logic 0.015ns (46.875%)  route 0.017ns (53.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X26Y118        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.015 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.017     0.032    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X26Y118        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y118        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.039ns  (logic 0.032ns (82.051%)  route 0.007ns (17.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/ap_start
    SLICE_X26Y118        LUT4 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.032     0.032 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.007     0.039    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_n_164
    SLICE_X26Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.040ns  (logic 0.023ns (57.500%)  route 0.017ns (42.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X26Y119        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.017     0.040    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X26Y119        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y119        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.044ns  (logic 0.038ns (86.364%)  route 0.006ns (13.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X26Y118        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     0.038 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__1/O
                         net (fo=1, routed)           0.006     0.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__1_n_0
    SLICE_X26Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X26Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.051ns  (logic 0.035ns (68.627%)  route 0.016ns (31.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X30Y119        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0/O
                         net (fo=1, routed)           0.016     0.051    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0_n_0
    SLICE_X30Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X30Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.055ns  (logic 0.041ns (74.545%)  route 0.014ns (25.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X26Y118        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1/O
                         net (fo=1, routed)           0.014     0.055    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1_n_0
    SLICE_X26Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X26Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.076ns  (logic 0.059ns (77.632%)  route 0.017ns (22.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_rst
    SLICE_X30Y118        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.059 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.017     0.076    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_enable_reg_pp0_iter1_i_1_n_0
    SLICE_X30Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X30Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_enable_reg_pp0_iter1_reg/C

Slack:                    inf
  Source:                 A_in_q0[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_32/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.014ns (11.835%)  route 0.104ns (88.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_in_q0[18] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/A_in_q0[18]
    SLICE_X32Y117        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.014     0.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ram_reg_bram_39_i_7/O
                         net (fo=8, routed)           0.104     0.118    bd_0_i/hls_inst/inst/mem_A_U/mem_A_d0[18]
    RAMB36_X3Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_32/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.053     0.053    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X3Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_32/CLKARDCLK

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.060ns (43.165%)  route 0.079ns (56.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_rst
    SLICE_X24Y119        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_enable_reg_pp0_iter2_i_1/O
                         net (fo=1, routed)           0.079     0.139    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_enable_reg_pp0_iter2_i_1_n_0
    SLICE_X24Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_clk
    SLICE_X24Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ap_enable_reg_pp0_iter2_reg/C

Slack:                    inf
  Source:                 A_in_q0[19]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_32/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.014ns (9.630%)  route 0.131ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_in_q0[19] (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/A_in_q0[19]
    SLICE_X32Y117        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     0.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/ram_reg_bram_39_i_6/O
                         net (fo=8, routed)           0.131     0.145    bd_0_i/hls_inst/inst/mem_A_U/mem_A_d0[19]
    RAMB36_X3Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_32/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.053     0.053    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X3Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_32/CLKARDCLK





