# DUT Interface Documentation

Generated at: 2025-06-01 08:20:32

## Overview

This document describes the interface of the Device Under Test (DUT) with 365 total objects in the hierarchy.

## Hierarchy Structure

### Top-Level Signals

| Signal Name | Type | Description |
|-------------|------|-------------|
| `cpu_top` | SimHandleBase | SimHandleBase signal |

### Module: `cpu_top`

| Signal Name | Type | Description |
|-------------|------|-------------|
| `ADDR_WIDTH` | SimHandleBase | SimHandleBase signal |
| `CACHE_SIZE` | SimHandleBase | SimHandleBase signal |
| `DATA_WIDTH` | SimHandleBase | SimHandleBase signal |
| `NUM_CORES` | SimHandleBase | SimHandleBase signal |
| `NUM_INTERRUPTS` | SimHandleBase | SimHandleBase signal |
| `clk` | SimHandleBase | SimHandleBase signal |
| `core_active` | SimHandleBase | SimHandleBase signal |
| `core_clk` | SimHandleBase | SimHandleBase signal |
| `core_enable` | SimHandleBase | SimHandleBase signal |
| `core_error` | SimHandleBase | SimHandleBase signal |
| `core_halted` | SimHandleBase | SimHandleBase signal |
| `core_rst_n` | SimHandleBase | SimHandleBase signal |
| `debug_ack` | SimHandleBase | SimHandleBase signal |
| `debug_addr` | SimHandleBase | SimHandleBase signal |
| `debug_rdata` | SimHandleBase | SimHandleBase signal |
| `debug_req` | SimHandleBase | SimHandleBase signal |
| `debug_wdata` | SimHandleBase | SimHandleBase signal |
| `debug_we` | SimHandleBase | SimHandleBase signal |
| `global_enable` | SimHandleBase | SimHandleBase signal |
| `interrupt_ack` | SimHandleBase | SimHandleBase signal |
| `interrupt_id` | SimHandleBase | SimHandleBase signal |
| `interrupts` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_araddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arready` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awaddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awready` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_bid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_bready` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_bresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_bvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rready` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_wdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_wlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_wready` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_wstrb` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_wvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_araddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arready` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awaddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awready` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_bid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_bready` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_bresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_bvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rready` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_wdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_wlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_wready` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_wstrb` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_wvalid` | SimHandleBase | SimHandleBase signal |
| `perf_branch_mispred` | SimHandleBase | SimHandleBase signal |
| `perf_branch_taken` | SimHandleBase | SimHandleBase signal |
| `perf_cache_hits` | SimHandleBase | SimHandleBase signal |
| `perf_cache_misses` | SimHandleBase | SimHandleBase signal |
| `perf_cycle_count` | SimHandleBase | SimHandleBase signal |
| `perf_instr_count` | SimHandleBase | SimHandleBase signal |
| `rst_n` | SimHandleBase | SimHandleBase signal |
| `s_apb_paddr` | SimHandleBase | SimHandleBase signal |
| `s_apb_pclk` | SimHandleBase | SimHandleBase signal |
| `s_apb_penable` | SimHandleBase | SimHandleBase signal |
| `s_apb_prdata` | SimHandleBase | SimHandleBase signal |
| `s_apb_pready` | SimHandleBase | SimHandleBase signal |
| `s_apb_presetn` | SimHandleBase | SimHandleBase signal |
| `s_apb_psel` | SimHandleBase | SimHandleBase signal |
| `s_apb_pslverr` | SimHandleBase | SimHandleBase signal |
| `s_apb_pstrb` | SimHandleBase | SimHandleBase signal |
| `s_apb_pwdata` | SimHandleBase | SimHandleBase signal |
| `s_apb_pwrite` | SimHandleBase | SimHandleBase signal |
| `system_ready` | SimHandleBase | SimHandleBase signal |
| `test_mode` | SimHandleBase | SimHandleBase signal |
| `u_clock_gen` | SimHandleBase | SimHandleBase signal |
| `u_cpu_complex` | SimHandleBase | SimHandleBase signal |
| `u_csr_block` | SimHandleBase | SimHandleBase signal |

### Module: `cpu_top.u_clock_gen`

| Signal Name | Type | Description |
|-------------|------|-------------|
| `NUM_CORES` | SimHandleBase | SimHandleBase signal |
| `clk_in` | SimHandleBase | SimHandleBase signal |
| `core_clk` | SimHandleBase | SimHandleBase signal |
| `core_enable` | SimHandleBase | SimHandleBase signal |
| `core_rst_n` | SimHandleBase | SimHandleBase signal |
| `gen_core_clocks` | SimHandleBase | SimHandleBase signal |
| `global_enable` | SimHandleBase | SimHandleBase signal |
| `rst_n_in` | SimHandleBase | SimHandleBase signal |
| `system_ready` | SimHandleBase | SimHandleBase signal |
| `test_mode` | SimHandleBase | SimHandleBase signal |

### Module: `cpu_top.u_cpu_complex`

| Signal Name | Type | Description |
|-------------|------|-------------|
| `ADDR_WIDTH` | SimHandleBase | SimHandleBase signal |
| `CACHE_SIZE` | SimHandleBase | SimHandleBase signal |
| `DATA_WIDTH` | SimHandleBase | SimHandleBase signal |
| `NUM_CORES` | SimHandleBase | SimHandleBase signal |
| `clk` | SimHandleBase | SimHandleBase signal |
| `core_active` | SimHandleBase | SimHandleBase signal |
| `core_branch_mispred` | SimHandleBase | SimHandleBase signal |
| `core_branch_taken` | SimHandleBase | SimHandleBase signal |
| `core_cache_hits` | SimHandleBase | SimHandleBase signal |
| `core_cache_misses` | SimHandleBase | SimHandleBase signal |
| `core_cycle_count` | SimHandleBase | SimHandleBase signal |
| `core_dm_ack` | SimHandleBase | SimHandleBase signal |
| `core_dm_addr` | SimHandleBase | SimHandleBase signal |
| `core_dm_rdata` | SimHandleBase | SimHandleBase signal |
| `core_dm_req` | SimHandleBase | SimHandleBase signal |
| `core_dm_wdata` | SimHandleBase | SimHandleBase signal |
| `core_dm_we` | SimHandleBase | SimHandleBase signal |
| `core_enable` | SimHandleBase | SimHandleBase signal |
| `core_error` | SimHandleBase | SimHandleBase signal |
| `core_halted` | SimHandleBase | SimHandleBase signal |
| `core_if_ack` | SimHandleBase | SimHandleBase signal |
| `core_if_addr` | SimHandleBase | SimHandleBase signal |
| `core_if_rdata` | SimHandleBase | SimHandleBase signal |
| `core_if_req` | SimHandleBase | SimHandleBase signal |
| `core_instr_count` | SimHandleBase | SimHandleBase signal |
| `debug_ack` | SimHandleBase | SimHandleBase signal |
| `debug_addr` | SimHandleBase | SimHandleBase signal |
| `debug_rdata` | SimHandleBase | SimHandleBase signal |
| `debug_req` | SimHandleBase | SimHandleBase signal |
| `debug_wdata` | SimHandleBase | SimHandleBase signal |
| `debug_we` | SimHandleBase | SimHandleBase signal |
| `gen_cpu_cores` | SimHandleBase | SimHandleBase signal |
| `interrupt_ack` | SimHandleBase | SimHandleBase signal |
| `interrupt_id` | SimHandleBase | SimHandleBase signal |
| `interrupts` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_araddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arready` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_arvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awaddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awready` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_awvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_bid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_bready` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_bresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_bvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rready` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_rvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_wdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_wlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_wready` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_wstrb` | SimHandleBase | SimHandleBase signal |
| `m_axi_dm_wvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_araddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arready` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_arvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awaddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awready` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_awvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_bid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_bready` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_bresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_bvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rready` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_rvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_wdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_wlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_wready` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_wstrb` | SimHandleBase | SimHandleBase signal |
| `m_axi_if_wvalid` | SimHandleBase | SimHandleBase signal |
| `perf_branch_mispred` | SimHandleBase | SimHandleBase signal |
| `perf_branch_taken` | SimHandleBase | SimHandleBase signal |
| `perf_cache_hits` | SimHandleBase | SimHandleBase signal |
| `perf_cache_misses` | SimHandleBase | SimHandleBase signal |
| `perf_cycle_count` | SimHandleBase | SimHandleBase signal |
| `perf_instr_count` | SimHandleBase | SimHandleBase signal |
| `rst_n` | SimHandleBase | SimHandleBase signal |
| `u_dm_arbiter` | SimHandleBase | SimHandleBase signal |
| `u_if_arbiter` | SimHandleBase | SimHandleBase signal |

### Module: `cpu_top.u_cpu_complex.u_dm_arbiter`

| Signal Name | Type | Description |
|-------------|------|-------------|
| `ADDR_WIDTH` | SimHandleBase | SimHandleBase signal |
| `DATA_WIDTH` | SimHandleBase | SimHandleBase signal |
| `NUM_CORES` | SimHandleBase | SimHandleBase signal |
| `clk` | SimHandleBase | SimHandleBase signal |
| `core_ack` | SimHandleBase | SimHandleBase signal |
| `core_addr` | SimHandleBase | SimHandleBase signal |
| `core_rdata` | SimHandleBase | SimHandleBase signal |
| `core_req` | SimHandleBase | SimHandleBase signal |
| `core_wdata` | SimHandleBase | SimHandleBase signal |
| `core_we` | SimHandleBase | SimHandleBase signal |
| `current_core` | SimHandleBase | SimHandleBase signal |
| `m_axi_araddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_arburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_arcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_arid` | SimHandleBase | SimHandleBase signal |
| `m_axi_arlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_arlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_arprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_arready` | SimHandleBase | SimHandleBase signal |
| `m_axi_arsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_arvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_awaddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_awburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_awcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_awid` | SimHandleBase | SimHandleBase signal |
| `m_axi_awlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_awlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_awprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_awready` | SimHandleBase | SimHandleBase signal |
| `m_axi_awsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_awvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_bid` | SimHandleBase | SimHandleBase signal |
| `m_axi_bready` | SimHandleBase | SimHandleBase signal |
| `m_axi_bresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_bvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_rdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_rid` | SimHandleBase | SimHandleBase signal |
| `m_axi_rlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_rready` | SimHandleBase | SimHandleBase signal |
| `m_axi_rresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_rvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_wdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_wlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_wready` | SimHandleBase | SimHandleBase signal |
| `m_axi_wstrb` | SimHandleBase | SimHandleBase signal |
| `m_axi_wvalid` | SimHandleBase | SimHandleBase signal |
| `next_core` | SimHandleBase | SimHandleBase signal |
| `rst_n` | SimHandleBase | SimHandleBase signal |

### Module: `cpu_top.u_cpu_complex.u_if_arbiter`

| Signal Name | Type | Description |
|-------------|------|-------------|
| `ADDR_WIDTH` | SimHandleBase | SimHandleBase signal |
| `DATA_WIDTH` | SimHandleBase | SimHandleBase signal |
| `NUM_CORES` | SimHandleBase | SimHandleBase signal |
| `clk` | SimHandleBase | SimHandleBase signal |
| `core_ack` | SimHandleBase | SimHandleBase signal |
| `core_addr` | SimHandleBase | SimHandleBase signal |
| `core_rdata` | SimHandleBase | SimHandleBase signal |
| `core_req` | SimHandleBase | SimHandleBase signal |
| `current_core` | SimHandleBase | SimHandleBase signal |
| `m_axi_araddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_arburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_arcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_arid` | SimHandleBase | SimHandleBase signal |
| `m_axi_arlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_arlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_arprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_arready` | SimHandleBase | SimHandleBase signal |
| `m_axi_arsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_arvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_awaddr` | SimHandleBase | SimHandleBase signal |
| `m_axi_awburst` | SimHandleBase | SimHandleBase signal |
| `m_axi_awcache` | SimHandleBase | SimHandleBase signal |
| `m_axi_awid` | SimHandleBase | SimHandleBase signal |
| `m_axi_awlen` | SimHandleBase | SimHandleBase signal |
| `m_axi_awlock` | SimHandleBase | SimHandleBase signal |
| `m_axi_awprot` | SimHandleBase | SimHandleBase signal |
| `m_axi_awready` | SimHandleBase | SimHandleBase signal |
| `m_axi_awsize` | SimHandleBase | SimHandleBase signal |
| `m_axi_awvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_bid` | SimHandleBase | SimHandleBase signal |
| `m_axi_bready` | SimHandleBase | SimHandleBase signal |
| `m_axi_bresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_bvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_rdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_rid` | SimHandleBase | SimHandleBase signal |
| `m_axi_rlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_rready` | SimHandleBase | SimHandleBase signal |
| `m_axi_rresp` | SimHandleBase | SimHandleBase signal |
| `m_axi_rvalid` | SimHandleBase | SimHandleBase signal |
| `m_axi_wdata` | SimHandleBase | SimHandleBase signal |
| `m_axi_wlast` | SimHandleBase | SimHandleBase signal |
| `m_axi_wready` | SimHandleBase | SimHandleBase signal |
| `m_axi_wstrb` | SimHandleBase | SimHandleBase signal |
| `m_axi_wvalid` | SimHandleBase | SimHandleBase signal |
| `next_core` | SimHandleBase | SimHandleBase signal |
| `rst_n` | SimHandleBase | SimHandleBase signal |

### Module: `cpu_top.u_csr_block`

| Signal Name | Type | Description |
|-------------|------|-------------|
| `ADDR_WIDTH` | SimHandleBase | SimHandleBase signal |
| `CSR_CORE_STATUS` | SimHandleBase | SimHandleBase signal |
| `CSR_PERF_BRANCH_MIS` | SimHandleBase | SimHandleBase signal |
| `CSR_PERF_BRANCH_TKN` | SimHandleBase | SimHandleBase signal |
| `CSR_PERF_CACHE_HITS` | SimHandleBase | SimHandleBase signal |
| `CSR_PERF_CACHE_MISS` | SimHandleBase | SimHandleBase signal |
| `CSR_PERF_CYCLES` | SimHandleBase | SimHandleBase signal |
| `CSR_PERF_INSTRS` | SimHandleBase | SimHandleBase signal |
| `DATA_WIDTH` | SimHandleBase | SimHandleBase signal |
| `NUM_CORES` | SimHandleBase | SimHandleBase signal |
| `clk` | SimHandleBase | SimHandleBase signal |
| `control_reg` | SimHandleBase | SimHandleBase signal |
| `core_active` | SimHandleBase | SimHandleBase signal |
| `core_error` | SimHandleBase | SimHandleBase signal |
| `core_halted` | SimHandleBase | SimHandleBase signal |
| `paddr` | SimHandleBase | SimHandleBase signal |
| `penable` | SimHandleBase | SimHandleBase signal |
| `perf_branch_mispred` | SimHandleBase | SimHandleBase signal |
| `perf_branch_taken` | SimHandleBase | SimHandleBase signal |
| `perf_cache_hits` | SimHandleBase | SimHandleBase signal |
| `perf_cache_misses` | SimHandleBase | SimHandleBase signal |
| `perf_cycle_count` | SimHandleBase | SimHandleBase signal |
| `perf_instr_count` | SimHandleBase | SimHandleBase signal |
| `prdata` | SimHandleBase | SimHandleBase signal |
| `pready` | SimHandleBase | SimHandleBase signal |
| `psel` | SimHandleBase | SimHandleBase signal |
| `pslverr` | SimHandleBase | SimHandleBase signal |
| `pstrb` | SimHandleBase | SimHandleBase signal |
| `pwdata` | SimHandleBase | SimHandleBase signal |
| `pwrite` | SimHandleBase | SimHandleBase signal |
| `rst_n` | SimHandleBase | SimHandleBase signal |
