var namespacehaldls_1_1vx =
[
    [ "detail", "namespacehaldls_1_1vx_1_1detail.html", "namespacehaldls_1_1vx_1_1detail" ],
    [ "v2", "namespacehaldls_1_1vx_1_1v2.html", "namespacehaldls_1_1vx_1_1v2" ],
    [ "v3", "namespacehaldls_1_1vx_1_1v3.html", "namespacehaldls_1_1vx_1_1v3" ],
    [ "AD5252ChannelConfig", "classhaldls_1_1vx_1_1_a_d5252_channel_config.html", "classhaldls_1_1vx_1_1_a_d5252_channel_config" ],
    [ "AD5252ChannelConfigPersistent", "classhaldls_1_1vx_1_1_a_d5252_channel_config_persistent.html", "classhaldls_1_1vx_1_1_a_d5252_channel_config_persistent" ],
    [ "AddPickle", "structhaldls_1_1vx_1_1_add_pickle.html", null ],
    [ "AddPickle< hate::type_list< Ts... > >", "structhaldls_1_1vx_1_1_add_pickle_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4.html", "structhaldls_1_1vx_1_1_add_pickle_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4" ],
    [ "ADPLL", "classhaldls_1_1vx_1_1_a_d_p_l_l.html", "classhaldls_1_1vx_1_1_a_d_p_l_l" ],
    [ "BackgroundSpikeSource", "classhaldls_1_1vx_1_1_background_spike_source.html", "classhaldls_1_1vx_1_1_background_spike_source" ],
    [ "Barrier", "classhaldls_1_1vx_1_1_barrier.html", "classhaldls_1_1vx_1_1_barrier" ],
    [ "BlockPostPulse", "classhaldls_1_1vx_1_1_block_post_pulse.html", "classhaldls_1_1vx_1_1_block_post_pulse" ],
    [ "CADCChannelConfig", "classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_channel_config" ],
    [ "CADCConfig", "classhaldls_1_1vx_1_1_c_a_d_c_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_config" ],
    [ "CADCOffsetSRAMTimingConfig", "classhaldls_1_1vx_1_1_c_a_d_c_offset_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_offset_s_r_a_m_timing_config" ],
    [ "CADCSampleQuad", "classhaldls_1_1vx_1_1_c_a_d_c_sample_quad.html", "classhaldls_1_1vx_1_1_c_a_d_c_sample_quad" ],
    [ "CapMemBlock", "classhaldls_1_1vx_1_1_cap_mem_block.html", "classhaldls_1_1vx_1_1_cap_mem_block" ],
    [ "CapMemBlockConfig", "classhaldls_1_1vx_1_1_cap_mem_block_config.html", "classhaldls_1_1vx_1_1_cap_mem_block_config" ],
    [ "CapMemCell", "classhaldls_1_1vx_1_1_cap_mem_cell.html", "classhaldls_1_1vx_1_1_cap_mem_cell" ],
    [ "ColumnCorrelationQuad", "classhaldls_1_1vx_1_1_column_correlation_quad.html", "classhaldls_1_1vx_1_1_column_correlation_quad" ],
    [ "ColumnCurrentQuad", "classhaldls_1_1vx_1_1_column_current_quad.html", "classhaldls_1_1vx_1_1_column_current_quad" ],
    [ "CommonCorrelationConfig", "classhaldls_1_1vx_1_1_common_correlation_config.html", "classhaldls_1_1vx_1_1_common_correlation_config" ],
    [ "CommonNeuronBackendConfig", "classhaldls_1_1vx_1_1_common_neuron_backend_config.html", "classhaldls_1_1vx_1_1_common_neuron_backend_config" ],
    [ "CommonPADIBusConfig", "classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config.html", "classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config" ],
    [ "CommonPhyConfigChip", "classhaldls_1_1vx_1_1_common_phy_config_chip.html", "classhaldls_1_1vx_1_1_common_phy_config_chip" ],
    [ "CommonPhyConfigFPGA", "classhaldls_1_1vx_1_1_common_phy_config_f_p_g_a.html", "classhaldls_1_1vx_1_1_common_phy_config_f_p_g_a" ],
    [ "CommonSTPConfig", "classhaldls_1_1vx_1_1_common_s_t_p_config.html", "classhaldls_1_1vx_1_1_common_s_t_p_config" ],
    [ "CommonSynramConfig", "classhaldls_1_1vx_1_1_common_synram_config.html", "classhaldls_1_1vx_1_1_common_synram_config" ],
    [ "CorrelationReset", "classhaldls_1_1vx_1_1_correlation_reset.html", "classhaldls_1_1vx_1_1_correlation_reset" ],
    [ "CrossbarInputDropCounter", "classhaldls_1_1vx_1_1_crossbar_input_drop_counter.html", "classhaldls_1_1vx_1_1_crossbar_input_drop_counter" ],
    [ "CrossbarNode", "classhaldls_1_1vx_1_1_crossbar_node.html", "classhaldls_1_1vx_1_1_crossbar_node" ],
    [ "CrossbarOutputConfig", "classhaldls_1_1vx_1_1_crossbar_output_config.html", "classhaldls_1_1vx_1_1_crossbar_output_config" ],
    [ "CrossbarOutputEventCounter", "classhaldls_1_1vx_1_1_crossbar_output_event_counter.html", "classhaldls_1_1vx_1_1_crossbar_output_event_counter" ],
    [ "CurrentDAC", "classhaldls_1_1vx_1_1_current_d_a_c.html", "classhaldls_1_1vx_1_1_current_d_a_c" ],
    [ "DAC6573ChannelConfig", "classhaldls_1_1vx_1_1_d_a_c6573_channel_config.html", "classhaldls_1_1vx_1_1_d_a_c6573_channel_config" ],
    [ "DACChannel", "classhaldls_1_1vx_1_1_d_a_c_channel.html", "classhaldls_1_1vx_1_1_d_a_c_channel" ],
    [ "DACControl", "classhaldls_1_1vx_1_1_d_a_c_control.html", "classhaldls_1_1vx_1_1_d_a_c_control" ],
    [ "DifferentialWriteTrait", "classhaldls_1_1vx_1_1_differential_write_trait.html", null ],
    [ "EventRecordingConfig", "classhaldls_1_1vx_1_1_event_recording_config.html", "classhaldls_1_1vx_1_1_event_recording_config" ],
    [ "ExternalPPUMemoryByte", "classhaldls_1_1vx_1_1_external_p_p_u_memory_byte.html", "classhaldls_1_1vx_1_1_external_p_p_u_memory_byte" ],
    [ "ExternalPPUMemoryQuad", "classhaldls_1_1vx_1_1_external_p_p_u_memory_quad.html", "classhaldls_1_1vx_1_1_external_p_p_u_memory_quad" ],
    [ "FPGADeviceDNA", "classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a.html", "classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a" ],
    [ "HasLocalData", "structhaldls_1_1vx_1_1_has_local_data.html", null ],
    [ "HasLocalData< T, typename boost::enable_if_has_type< typename T::has_local_data >::type >", "structhaldls_1_1vx_1_1_has_local_data_3_01_t_00_01typename_01boost_1_1enable__if__has__type_3_01000b7c52ec4a96196c587f73152a0d09.html", null ],
    [ "HasLocalData< T, typename boost::enable_if_has_type< typename T::is_leaf_node >::type >", "structhaldls_1_1vx_1_1_has_local_data_3_01_t_00_01typename_01boost_1_1enable__if__has__type_3_01a312ede60dae1b310c1c78db43ae5e4c.html", null ],
    [ "HicannARQStatus", "classhaldls_1_1vx_1_1_hicann_a_r_q_status.html", "classhaldls_1_1vx_1_1_hicann_a_r_q_status" ],
    [ "HighspeedLinkNotification", "classhaldls_1_1vx_1_1_highspeed_link_notification.html", "classhaldls_1_1vx_1_1_highspeed_link_notification" ],
    [ "INA219Config", "classhaldls_1_1vx_1_1_i_n_a219_config.html", "classhaldls_1_1vx_1_1_i_n_a219_config" ],
    [ "INA219Status", "classhaldls_1_1vx_1_1_i_n_a219_status.html", "classhaldls_1_1vx_1_1_i_n_a219_status" ],
    [ "InstructionTimeoutConfig", "classhaldls_1_1vx_1_1_instruction_timeout_config.html", "classhaldls_1_1vx_1_1_instruction_timeout_config" ],
    [ "JTAGClockScaler", "classhaldls_1_1vx_1_1_j_t_a_g_clock_scaler.html", "classhaldls_1_1vx_1_1_j_t_a_g_clock_scaler" ],
    [ "JTAGIdCode", "classhaldls_1_1vx_1_1_j_t_a_g_id_code.html", "classhaldls_1_1vx_1_1_j_t_a_g_id_code" ],
    [ "MADCConfig", "classhaldls_1_1vx_1_1_m_a_d_c_config.html", "classhaldls_1_1vx_1_1_m_a_d_c_config" ],
    [ "MADCControl", "classhaldls_1_1vx_1_1_m_a_d_c_control.html", "classhaldls_1_1vx_1_1_m_a_d_c_control" ],
    [ "MADCSampleFromChip", "classhaldls_1_1vx_1_1_m_a_d_c_sample_from_chip.html", "classhaldls_1_1vx_1_1_m_a_d_c_sample_from_chip" ],
    [ "NeuronBackendAddressOut", "structhaldls_1_1vx_1_1_neuron_backend_address_out.html", "structhaldls_1_1vx_1_1_neuron_backend_address_out" ],
    [ "NeuronBackendConfig", "classhaldls_1_1vx_1_1_neuron_backend_config.html", "classhaldls_1_1vx_1_1_neuron_backend_config" ],
    [ "NeuronBackendSRAMTimingConfig", "classhaldls_1_1vx_1_1_neuron_backend_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_neuron_backend_s_r_a_m_timing_config" ],
    [ "NeuronReset", "classhaldls_1_1vx_1_1_neuron_reset.html", "classhaldls_1_1vx_1_1_neuron_reset" ],
    [ "NeuronSRAMTimingConfig", "classhaldls_1_1vx_1_1_neuron_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_neuron_s_r_a_m_timing_config" ],
    [ "NullPayloadReadable", "classhaldls_1_1vx_1_1_null_payload_readable.html", "classhaldls_1_1vx_1_1_null_payload_readable" ],
    [ "PADIEvent", "classhaldls_1_1vx_1_1_p_a_d_i_event.html", "classhaldls_1_1vx_1_1_p_a_d_i_event" ],
    [ "PadMultiplexerConfig", "classhaldls_1_1vx_1_1_pad_multiplexer_config.html", "classhaldls_1_1vx_1_1_pad_multiplexer_config" ],
    [ "PerfTest", "classhaldls_1_1vx_1_1_perf_test.html", "classhaldls_1_1vx_1_1_perf_test" ],
    [ "PerfTestStatus", "classhaldls_1_1vx_1_1_perf_test_status.html", "classhaldls_1_1vx_1_1_perf_test_status" ],
    [ "PhyConfigChip", "classhaldls_1_1vx_1_1_phy_config_chip.html", "classhaldls_1_1vx_1_1_phy_config_chip" ],
    [ "PhyConfigFPGA", "classhaldls_1_1vx_1_1_phy_config_f_p_g_a.html", "classhaldls_1_1vx_1_1_phy_config_f_p_g_a" ],
    [ "PhyStatus", "classhaldls_1_1vx_1_1_phy_status.html", "classhaldls_1_1vx_1_1_phy_status" ],
    [ "PLLSelfTest", "classhaldls_1_1vx_1_1_p_l_l_self_test.html", "classhaldls_1_1vx_1_1_p_l_l_self_test" ],
    [ "PLLSelfTestStatus", "classhaldls_1_1vx_1_1_p_l_l_self_test_status.html", "classhaldls_1_1vx_1_1_p_l_l_self_test_status" ],
    [ "PollingOmnibusBlock", "classhaldls_1_1vx_1_1_polling_omnibus_block.html", "classhaldls_1_1vx_1_1_polling_omnibus_block" ],
    [ "PollingOmnibusBlockConfig", "classhaldls_1_1vx_1_1_polling_omnibus_block_config.html", "classhaldls_1_1vx_1_1_polling_omnibus_block_config" ],
    [ "PPUControlRegister", "classhaldls_1_1vx_1_1_p_p_u_control_register.html", "classhaldls_1_1vx_1_1_p_p_u_control_register" ],
    [ "PPUMemory", "classhaldls_1_1vx_1_1_p_p_u_memory.html", "classhaldls_1_1vx_1_1_p_p_u_memory" ],
    [ "PPUMemoryBlock", "classhaldls_1_1vx_1_1_p_p_u_memory_block.html", "classhaldls_1_1vx_1_1_p_p_u_memory_block" ],
    [ "PPUMemoryWord", "classhaldls_1_1vx_1_1_p_p_u_memory_word.html", "classhaldls_1_1vx_1_1_p_p_u_memory_word" ],
    [ "PPUStatusRegister", "classhaldls_1_1vx_1_1_p_p_u_status_register.html", "classhaldls_1_1vx_1_1_p_p_u_status_register" ],
    [ "ReadoutSourceSelection", "classhaldls_1_1vx_1_1_readout_source_selection.html", "classhaldls_1_1vx_1_1_readout_source_selection" ],
    [ "ResetChip", "classhaldls_1_1vx_1_1_reset_chip.html", "classhaldls_1_1vx_1_1_reset_chip" ],
    [ "ResetJTAGTap", "classhaldls_1_1vx_1_1_reset_j_t_a_g_tap.html", "classhaldls_1_1vx_1_1_reset_j_t_a_g_tap" ],
    [ "ShiftRegister", "classhaldls_1_1vx_1_1_shift_register.html", "classhaldls_1_1vx_1_1_shift_register" ],
    [ "SpikeCounterRead", "classhaldls_1_1vx_1_1_spike_counter_read.html", "classhaldls_1_1vx_1_1_spike_counter_read" ],
    [ "SpikeCounterReset", "classhaldls_1_1vx_1_1_spike_counter_reset.html", "classhaldls_1_1vx_1_1_spike_counter_reset" ],
    [ "SpikeFromChip", "classhaldls_1_1vx_1_1_spike_from_chip.html", "classhaldls_1_1vx_1_1_spike_from_chip" ],
    [ "SpikeLabel", "structhaldls_1_1vx_1_1_spike_label.html", "structhaldls_1_1vx_1_1_spike_label" ],
    [ "SpikePack1ToChip", "classhaldls_1_1vx_1_1_spike_pack1_to_chip.html", "classhaldls_1_1vx_1_1_spike_pack1_to_chip" ],
    [ "SpikePack2ToChip", "classhaldls_1_1vx_1_1_spike_pack2_to_chip.html", "classhaldls_1_1vx_1_1_spike_pack2_to_chip" ],
    [ "SpikePack3ToChip", "classhaldls_1_1vx_1_1_spike_pack3_to_chip.html", "classhaldls_1_1vx_1_1_spike_pack3_to_chip" ],
    [ "SynapseBiasSelection", "classhaldls_1_1vx_1_1_synapse_bias_selection.html", "classhaldls_1_1vx_1_1_synapse_bias_selection" ],
    [ "SynapseCorrelationCalibQuad", "classhaldls_1_1vx_1_1_synapse_correlation_calib_quad.html", "classhaldls_1_1vx_1_1_synapse_correlation_calib_quad" ],
    [ "SynapseDriverConfig", "classhaldls_1_1vx_1_1_synapse_driver_config.html", "classhaldls_1_1vx_1_1_synapse_driver_config" ],
    [ "SynapseDriverSRAMTimingConfig", "classhaldls_1_1vx_1_1_synapse_driver_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_synapse_driver_s_r_a_m_timing_config" ],
    [ "SynapseLabelQuad", "classhaldls_1_1vx_1_1_synapse_label_quad.html", "classhaldls_1_1vx_1_1_synapse_label_quad" ],
    [ "SynapseLabelValue", "structhaldls_1_1vx_1_1_synapse_label_value.html", "structhaldls_1_1vx_1_1_synapse_label_value" ],
    [ "SynapseQuad", "classhaldls_1_1vx_1_1_synapse_quad.html", "classhaldls_1_1vx_1_1_synapse_quad" ],
    [ "SynapseWeightQuad", "classhaldls_1_1vx_1_1_synapse_weight_quad.html", "classhaldls_1_1vx_1_1_synapse_weight_quad" ],
    [ "SystimeSync", "classhaldls_1_1vx_1_1_systime_sync.html", "classhaldls_1_1vx_1_1_systime_sync" ],
    [ "SystimeSyncBase", "classhaldls_1_1vx_1_1_systime_sync_base.html", "classhaldls_1_1vx_1_1_systime_sync_base" ],
    [ "TCA9554Config", "classhaldls_1_1vx_1_1_t_c_a9554_config.html", "classhaldls_1_1vx_1_1_t_c_a9554_config" ],
    [ "TCA9554Inputs", "classhaldls_1_1vx_1_1_t_c_a9554_inputs.html", "classhaldls_1_1vx_1_1_t_c_a9554_inputs" ],
    [ "Timer", "classhaldls_1_1vx_1_1_timer.html", "classhaldls_1_1vx_1_1_timer" ],
    [ "VectorGeneratorControl", "classhaldls_1_1vx_1_1_vector_generator_control.html", "classhaldls_1_1vx_1_1_vector_generator_control" ],
    [ "VectorGeneratorFIFOWord", "classhaldls_1_1vx_1_1_vector_generator_f_i_f_o_word.html", "classhaldls_1_1vx_1_1_vector_generator_f_i_f_o_word" ],
    [ "VectorGeneratorLUTEntry", "classhaldls_1_1vx_1_1_vector_generator_l_u_t_entry.html", "classhaldls_1_1vx_1_1_vector_generator_l_u_t_entry" ],
    [ "VectorGeneratorNotificationAddress", "classhaldls_1_1vx_1_1_vector_generator_notification_address.html", "classhaldls_1_1vx_1_1_vector_generator_notification_address" ],
    [ "VectorGeneratorTrigger", "classhaldls_1_1vx_1_1_vector_generator_trigger.html", "classhaldls_1_1vx_1_1_vector_generator_trigger" ],
    [ "BackendContainerList", "namespacehaldls_1_1vx.html#a98186b2568b381869c84a3ac98cb623b", null ],
    [ "ChipTime", "namespacehaldls_1_1vx.html#a5363e757d515e8058604c6d768878dad", null ],
    [ "FPGATime", "namespacehaldls_1_1vx.html#a551584a55b25ec985dff7c305848260e", null ],
    [ "Backend", "namespacehaldls_1_1vx.html#a090837f0a96d7d15d40eeef01be6711c", [
      [ "PLAYBACK_CONTAINER", "namespacehaldls_1_1vx.html#a090837f0a96d7d15d40eeef01be6711caeb8d5a96b0ef0b7cf20432195c5bd011", null ],
      [ "LAST_PLAYBACK_CONTAINER", "namespacehaldls_1_1vx.html#a090837f0a96d7d15d40eeef01be6711cae6e75b497d1f9d63cffddd07444f3548", null ]
    ] ],
    [ "CapMemBlockConfigIOutSelect", "namespacehaldls_1_1vx.html#ad042e6e6b912d0cb9b58d4fd779f9121", [
      [ "disabled", "namespacehaldls_1_1vx.html#ad042e6e6b912d0cb9b58d4fd779f9121a075ae3d2fc31640504f814f60e5ef713", null ],
      [ "i_out_mux", "namespacehaldls_1_1vx.html#ad042e6e6b912d0cb9b58d4fd779f9121abcfe05da20df52b89d3c03a869622323", null ],
      [ "i_out_ramp", "namespacehaldls_1_1vx.html#ad042e6e6b912d0cb9b58d4fd779f9121ae97b7fe0ad1d733d5d1ffc72049124fb", null ]
    ] ],
    [ "CapMemBlockConfigVRefSelect", "namespacehaldls_1_1vx.html#a9b9412800cd3836dd58d35589b4830f3", [
      [ "disabled", "namespacehaldls_1_1vx.html#a9b9412800cd3836dd58d35589b4830f3a075ae3d2fc31640504f814f60e5ef713", null ],
      [ "v_ref_v", "namespacehaldls_1_1vx.html#a9b9412800cd3836dd58d35589b4830f3ac68b2381c6e3b740453d686b43e538aa", null ],
      [ "v_ref_i", "namespacehaldls_1_1vx.html#a9b9412800cd3836dd58d35589b4830f3a47027103ab6e1cedaff1245bb343b534", null ]
    ] ],
    [ "from_json", "namespacehaldls_1_1vx.html#a9aabaead35c366a93aaf9164de5c1038", null ],
    [ "from_portablebinary", "namespacehaldls_1_1vx.html#a7f1ce5ee8c90f0bf401964a6ab1ba151", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#aea1131fdc90b26364e5a79b0be2b224c", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#a08468818d5b3918cdca020f2086f443c", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#ace78bb39a2089afb64a0722a59ed2885", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#ad9a4cb07cd0df36582c95cb1f826f195", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#a0b5dd74f6ffaac0e9ea7b3c2f9cce893", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#ad4e9d8728336e092b7b77e225a59470b", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#a811863e0f1246a88769680aea8513f3a", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#a229f71b52b531e72518c2041831de184", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#aeb8f3af12afd1ab669f74152ec69bcf1", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#a460e65067fe73775b547099c2d7ef9fc", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#a6d1fa5ce40a7509c0c6304ca7e3fbd6a", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#adbbb33888eb696cbd1d210078bb7751c", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#a5c834db2a7b81cbdd13fbd3618c80b95", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#a0fcc2f87438f85ed825d0287fd0c4709", null ],
    [ "operator<<", "namespacehaldls_1_1vx.html#a9392356bba7ff3036947772d89b7ddc0", null ],
    [ "to_json", "namespacehaldls_1_1vx.html#aa8fd28eec9e6128d911ee3673b62f567", null ],
    [ "to_portablebinary", "namespacehaldls_1_1vx.html#a3304a07966620575d750245390d7a3c1", null ],
    [ "visit_preorder", "namespacehaldls_1_1vx.html#a1dd8ec02d3345f73bc603b35fdc16893", null ],
    [ "chip_reset_high_duration", "namespacehaldls_1_1vx.html#a4938debba2f427fbfccf4caf2ed7897b", null ],
    [ "chip_reset_low_duration", "namespacehaldls_1_1vx.html#ae0cd88756d9d3933a338bcfa62bf8603", null ],
    [ "minimal_madc_clock_cycles_per_sample", "namespacehaldls_1_1vx.html#a35de1b874dcf08ab78bfb492d9e4e297", null ],
    [ "nominal_pll_f_reference", "namespacehaldls_1_1vx.html#aaeda5701478060e04492eaecdd99cadf", null ],
    [ "pll_and_omnibus_settling_duration", "namespacehaldls_1_1vx.html#a28fa1cbeaffdbd64f067477032cf1d2a", null ],
    [ "reference_generator_reset_duration", "namespacehaldls_1_1vx.html#afa2be9057eb73d3908a8eb17d4a9d98c", null ],
    [ "xboard_dac_settling_duration", "namespacehaldls_1_1vx.html#a521ab4708bbea41d89e6cf24562d52dc", null ]
];