/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 26 13:24:12 2016
 *                 Full Compile MD5 Checksum  1560bfee4f086d6e1d49e6bd3406a38d
 *                     (minus title and desc)
 *                 MD5 Checksum               8d7264bb382089f88abd2b1abb2a6340
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     823
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_DVP_HT_H__
#define BCHP_DVP_HT_H__

/***************************************************************************
 *DVP_HT - Top Level DVP Registers
 ***************************************************************************/
#define BCHP_DVP_HT_CORE_REV                     0x206f8000 /* [RW] Digital Video Port Core Revision Number */
#define BCHP_DVP_HT_SW_INIT                      0x206f8004 /* [RW] Software Resets for Digital Video Port Core */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0 0x206f8008 /* [RW] HDMI TX 0 Input CRC Checker Configuration 0 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1 0x206f800c /* [RW] HDMI TX 0 Input CRC Checker Configuration 1 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL   0x206f8010 /* [RW] HDMI TX 0 Input CRC Checker Control */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0 0x206f8014 /* [RO] HDMI TX 0 Input CRC Checker Status 0 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1 0x206f8018 /* [RO] HDMI TX 0 Input CRC Checker Status 1 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0 0x206f801c /* [RW] HDMI TX 0 Channel CRC Checker Configuration 0 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1 0x206f8020 /* [RW] HDMI TX 0 Channel CRC Checker Configuration 1 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL  0x206f8024 /* [RW] HDMI TX 0 Channel CRC Checker Control */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 0x206f8028 /* [RO] HDMI TX 0 Channel CRC Checker Status 0 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 0x206f802c /* [RO] HDMI TX 0 Channel CRC Checker Status 1 */
#define BCHP_DVP_HT_TVG_CFG_0                    0x206f8030 /* [RW] Test Video Generator Configuration Register 0 */
#define BCHP_DVP_HT_TVG_CFG_1                    0x206f8034 /* [RW] Test Video Generator Configuration Register 1 */
#define BCHP_DVP_HT_TVG_BAR_CFG                  0x206f8038 /* [RW] Test Video Generator Color Bar Configuration Register */
#define BCHP_DVP_HT_TVG_BAR_CFG_0A               0x206f803c /* [RW] Test Video Generator Color Bar Configuration Register 0A */
#define BCHP_DVP_HT_TVG_BAR_CFG_0B               0x206f8040 /* [RW] Test Video Generator Color Bar Configuration Register 0B */
#define BCHP_DVP_HT_TVG_BAR_CFG_1A               0x206f8044 /* [RW] Test Video Generator Color Bar Configuration Register 1A */
#define BCHP_DVP_HT_TVG_BAR_CFG_1B               0x206f8048 /* [RW] Test Video Generator Color Bar Configuration Register 1B */
#define BCHP_DVP_HT_TVG_BAR_CFG_2A               0x206f804c /* [RW] Test Video Generator Color Bar Configuration Register 2A */
#define BCHP_DVP_HT_TVG_BAR_CFG_2B               0x206f8050 /* [RW] Test Video Generator Color Bar Configuration Register 2B */
#define BCHP_DVP_HT_TVG_BAR_CFG_3A               0x206f8054 /* [RW] Test Video Generator Color Bar Configuration Register 3A */
#define BCHP_DVP_HT_TVG_BAR_CFG_3B               0x206f8058 /* [RW] Test Video Generator Color Bar Configuration Register 3B */
#define BCHP_DVP_HT_TVG_BAR_CFG_4A               0x206f805c /* [RW] Test Video Generator Color Bar Configuration Register 4A */
#define BCHP_DVP_HT_TVG_BAR_CFG_4B               0x206f8060 /* [RW] Test Video Generator Color Bar Configuration Register 4B */
#define BCHP_DVP_HT_TVG_BAR_CFG_5A               0x206f8064 /* [RW] Test Video Generator Color Bar Configuration Register 5A */
#define BCHP_DVP_HT_TVG_BAR_CFG_5B               0x206f8068 /* [RW] Test Video Generator Color Bar Configuration Register 5B */
#define BCHP_DVP_HT_TVG_BAR_CFG_6A               0x206f806c /* [RW] Test Video Generator Color Bar Configuration Register 6A */
#define BCHP_DVP_HT_TVG_BAR_CFG_6B               0x206f8070 /* [RW] Test Video Generator Color Bar Configuration Register 6B */
#define BCHP_DVP_HT_TVG_BAR_CFG_7A               0x206f8074 /* [RW] Test Video Generator Color Bar Configuration Register 7A */
#define BCHP_DVP_HT_TVG_BAR_CFG_7B               0x206f8078 /* [RW] Test Video Generator Color Bar Configuration Register 7B */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_0            0x206f807c /* [RW] Test Video Generator Pattern Configuration Register 0 */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1            0x206f8080 /* [RW] Test Video Generator Pattern Configuration Register 1 */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP             0x206f8084 /* [RW] Test Video Generator Output Re-map Register */
#define BCHP_DVP_HT_TVG_GRID_CFG_0               0x206f8088 /* [RW] Test Video Generator Grid Configuration Register 0 */
#define BCHP_DVP_HT_TVG_GRID_CFG_1               0x206f808c /* [RW] Test Video Generator Grid Configuration Register 0 */
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0             0x206f8090 /* [RW] Test Video Generator 3D Color Bar Configuration Register 0 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0             0x206f8094 /* [RW] Test Video Generator Format Configuration Register 0 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1             0x206f8098 /* [RW] Test Video Generator Format Configuration Register 1 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2             0x206f809c /* [RW] Test Video Generator Format Configuration Register 2 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3             0x206f80a0 /* [RW] Test Video Generator Format Configuration Register 3 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4             0x206f80a4 /* [RW] Test Video Generator Format Configuration Register 4 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5             0x206f80a8 /* [RW] Test Video Generator Format Configuration Register 5 */
#define BCHP_DVP_HT_TVG_3D_CFG_0                 0x206f80ac /* [RW] Test Video Generator 3D Configuration Register 0 */
#define BCHP_DVP_HT_TVG_3D_CFG_1                 0x206f80b0 /* [RW] Test Video Generator 3D Configuration Register 1 */
#define BCHP_DVP_HT_TVG_3D_CFG_2                 0x206f80b4 /* [RW] Test Video Generator 3D Configuration Register 2 */
#define BCHP_DVP_HT_TVG_3D_CFG_3                 0x206f80b8 /* [RW] Test Video Generator 3D Configuration Register 3 */
#define BCHP_DVP_HT_CLOCK_STOP                   0x206f80bc /* [RW] Clock Stop for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG              0x206f80c0 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO            0x206f80c4 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC         0x206f80c8 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT         0x206f80cc /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT        0x206f80d0 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_CHANNEL_STATUS0  0x206f80d4 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_CHANNEL_STATUS1  0x206f80d8 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_PTHRU_AVMUTE_CFG        0x206f80e0 /* [RW] HDMI Pass-through AVMUTE Configuration */
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_CTL   0x206f80e4 /* [RW] HDMI Pass-through Fill Status Control */
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS       0x206f80e8 /* [RO] HDMI Pass-through Fill Status */
#define BCHP_DVP_HT_VEC_INTERFACE_CFG            0x206f80ec /* [RW] VEC Interface Pixel Configuration */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR           0x206f80f0 /* [RW] VEC Interface Data Crossbar */
#define BCHP_DVP_HT_DVP_HT_TIMER_1S_CONTROL      0x206f80f4 /* [RW] DVP_HT 1 Second Timer Control */
#define BCHP_DVP_HT_DVP_HT_TIMER_1MS_CONTROL     0x206f80f8 /* [RW] DVP_HT 1 msec Timer Control */
#define BCHP_DVP_HT_DVP_HT_TIMER_1US_CONTROL     0x206f80fc /* [RW] DVP_HT 1 usec Timer Control */
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL  0x206f8100 /* [RW] DVP_HT Frequency Measure Control */
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE          0x206f8104 /* [RO] DVP_HT Freqency Measure */
#define BCHP_DVP_HT_DVP_HT_MAX_FREQ              0x206f8108 /* [RO] DVP_HT Freqency Measurement Max Value */
#define BCHP_DVP_HT_DVP_HT_MIN_FREQ              0x206f810c /* [RO] DVP_HT Freqency Measurement Min Value */
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG    0x206f8110 /* [RW] DVP_HT HDCP Constrain Configuration */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0        0x206f8114 /* [RW] Spare Bits For ECO's */

/***************************************************************************
 *CORE_REV - Digital Video Port Core Revision Number
 ***************************************************************************/
/* DVP_HT :: CORE_REV :: reserved0 [31:24] */
#define BCHP_DVP_HT_CORE_REV_reserved0_MASK                        0xff000000
#define BCHP_DVP_HT_CORE_REV_reserved0_SHIFT                       24

/* DVP_HT :: CORE_REV :: SOFTWARE_REV_NUMBER [23:16] */
#define BCHP_DVP_HT_CORE_REV_SOFTWARE_REV_NUMBER_MASK              0x00ff0000
#define BCHP_DVP_HT_CORE_REV_SOFTWARE_REV_NUMBER_SHIFT             16
#define BCHP_DVP_HT_CORE_REV_SOFTWARE_REV_NUMBER_DEFAULT           0x00000000

/* DVP_HT :: CORE_REV :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_DVP_HT_CORE_REV_MAJOR_REV_NUMBER_MASK                 0x0000ff00
#define BCHP_DVP_HT_CORE_REV_MAJOR_REV_NUMBER_SHIFT                8

/* DVP_HT :: CORE_REV :: MINOR_REV_NUMBER [07:00] */
#define BCHP_DVP_HT_CORE_REV_MINOR_REV_NUMBER_MASK                 0x000000ff
#define BCHP_DVP_HT_CORE_REV_MINOR_REV_NUMBER_SHIFT                0

/***************************************************************************
 *SW_INIT - Software Resets for Digital Video Port Core
 ***************************************************************************/
/* DVP_HT :: SW_INIT :: reserved0 [31:09] */
#define BCHP_DVP_HT_SW_INIT_reserved0_MASK                         0xfffffe00
#define BCHP_DVP_HT_SW_INIT_reserved0_SHIFT                        9

/* DVP_HT :: SW_INIT :: AES [08:08] */
#define BCHP_DVP_HT_SW_INIT_AES_MASK                               0x00000100
#define BCHP_DVP_HT_SW_INIT_AES_SHIFT                              8
#define BCHP_DVP_HT_SW_INIT_AES_DEFAULT                            0x00000000

/* DVP_HT :: SW_INIT :: HDCP2_I2C [07:07] */
#define BCHP_DVP_HT_SW_INIT_HDCP2_I2C_MASK                         0x00000080
#define BCHP_DVP_HT_SW_INIT_HDCP2_I2C_SHIFT                        7
#define BCHP_DVP_HT_SW_INIT_HDCP2_I2C_DEFAULT                      0x00000000

/* DVP_HT :: SW_INIT :: HDCP [06:06] */
#define BCHP_DVP_HT_SW_INIT_HDCP_MASK                              0x00000040
#define BCHP_DVP_HT_SW_INIT_HDCP_SHIFT                             6
#define BCHP_DVP_HT_SW_INIT_HDCP_DEFAULT                           0x00000000

/* DVP_HT :: SW_INIT :: RATE_MANAGER [05:05] */
#define BCHP_DVP_HT_SW_INIT_RATE_MANAGER_MASK                      0x00000020
#define BCHP_DVP_HT_SW_INIT_RATE_MANAGER_SHIFT                     5
#define BCHP_DVP_HT_SW_INIT_RATE_MANAGER_DEFAULT                   0x00000000

/* DVP_HT :: SW_INIT :: FORMAT_DETECT [04:04] */
#define BCHP_DVP_HT_SW_INIT_FORMAT_DETECT_MASK                     0x00000010
#define BCHP_DVP_HT_SW_INIT_FORMAT_DETECT_SHIFT                    4
#define BCHP_DVP_HT_SW_INIT_FORMAT_DETECT_DEFAULT                  0x00000000

/* DVP_HT :: SW_INIT :: HDMI [03:03] */
#define BCHP_DVP_HT_SW_INIT_HDMI_MASK                              0x00000008
#define BCHP_DVP_HT_SW_INIT_HDMI_SHIFT                             3
#define BCHP_DVP_HT_SW_INIT_HDMI_DEFAULT                           0x00000000

/* DVP_HT :: SW_INIT :: HDMI_TX_0 [02:02] */
#define BCHP_DVP_HT_SW_INIT_HDMI_TX_0_MASK                         0x00000004
#define BCHP_DVP_HT_SW_INIT_HDMI_TX_0_SHIFT                        2
#define BCHP_DVP_HT_SW_INIT_HDMI_TX_0_DEFAULT                      0x00000000

/* DVP_HT :: SW_INIT :: TVG [01:01] */
#define BCHP_DVP_HT_SW_INIT_TVG_MASK                               0x00000002
#define BCHP_DVP_HT_SW_INIT_TVG_SHIFT                              1
#define BCHP_DVP_HT_SW_INIT_TVG_DEFAULT                            0x00000000

/* DVP_HT :: SW_INIT :: DVP [00:00] */
#define BCHP_DVP_HT_SW_INIT_DVP_MASK                               0x00000001
#define BCHP_DVP_HT_SW_INIT_DVP_SHIFT                              0
#define BCHP_DVP_HT_SW_INIT_DVP_DEFAULT                            0x00000000

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_CFG_0 - HDMI TX 0 Input CRC Checker Configuration 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: reserved0 [31:05] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_reserved0_MASK    0xffffffe0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_reserved0_SHIFT   5

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: INCLUDE_BLANK [04:04] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_INCLUDE_BLANK_MASK 0x00000010
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_INCLUDE_BLANK_SHIFT 4
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_INCLUDE_BLANK_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: DOUBLE_BUFFER [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_DOUBLE_BUFFER_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_DOUBLE_BUFFER_SHIFT 3
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_DOUBLE_BUFFER_DEFAULT 0x00000001

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: OUTPUT_CRC_EXPECTS_INPUT_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK 0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT 1
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: CRC_RESET_MODE [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_RESET_MODE_MASK 0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_RESET_MODE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_RESET_MODE_DEFAULT 0x00000000

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_CFG_1 - HDMI TX 0 Input CRC Checker Configuration 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT 16
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_DEFAULT 0x00000001

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_DEFAULT 0x00000001

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_CTL - HDMI TX 0 Input CRC Checker Control
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_reserved0_MASK      0xffffffe0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_reserved0_SHIFT     5

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CLEAR_ERROR_MASK 0x00000010
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT 4
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CLEAR_ERROR_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CHECK_ERROR_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CHECK_ERROR_SHIFT 3
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CHECK_ERROR_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_SAVE_CRC_MASK       0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_SAVE_CRC_SHIFT      1
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_SAVE_CRC_DEFAULT    0x00000000

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_ENABLE_CRC_MASK     0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_ENABLE_CRC_SHIFT    0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_ENABLE_CRC_DEFAULT  0x00000001

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_STATUS_0 - HDMI TX 0 Input CRC Checker Status 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_0 :: reserved0 [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_reserved0_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_reserved0_SHIFT 16

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_CRC_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_CRC_VALUE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_STATUS_1 - HDMI TX 0 Input CRC Checker Status 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_reserved0_MASK 0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_reserved0_SHIFT 24

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK 0x00ffffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_CFG_0 - HDMI TX 0 Channel CRC Checker Configuration 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: reserved0 [31:05] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_reserved0_MASK   0xffffffe0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_reserved0_SHIFT  5

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: INCLUDE_BLANK [04:04] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_INCLUDE_BLANK_MASK 0x00000010
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_INCLUDE_BLANK_SHIFT 4
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_INCLUDE_BLANK_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: DOUBLE_BUFFER [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_DOUBLE_BUFFER_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_DOUBLE_BUFFER_SHIFT 3
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_DOUBLE_BUFFER_DEFAULT 0x00000001

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: OUTPUT_CRC_EXPECTS_INPUT_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK 0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT 1
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: CRC_RESET_MODE [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_RESET_MODE_MASK 0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_RESET_MODE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_RESET_MODE_DEFAULT 0x00000000

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_CFG_1 - HDMI TX 0 Channel CRC Checker Configuration 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT 16
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_DEFAULT 0x00000001

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_DEFAULT 0x00000001

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_CTL - HDMI TX 0 Channel CRC Checker Control
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_reserved0_MASK     0xffffffe0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_reserved0_SHIFT    5

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CLEAR_ERROR_MASK 0x00000010
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT 4
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CLEAR_ERROR_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CHECK_ERROR_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CHECK_ERROR_SHIFT 3
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CHECK_ERROR_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_SAVE_CRC_MASK      0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_SAVE_CRC_SHIFT     1
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_SAVE_CRC_DEFAULT   0x00000000

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_ENABLE_CRC_MASK    0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_ENABLE_CRC_SHIFT   0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_ENABLE_CRC_DEFAULT 0x00000001

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 - HDMI TX 0 Channel CRC Checker Status 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 :: reserved0 [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_reserved0_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_reserved0_SHIFT 16

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_CRC_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_CRC_VALUE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 - HDMI TX 0 Channel CRC Checker Status 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_reserved0_MASK 0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_reserved0_SHIFT 24

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK 0x00ffffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT 0

/***************************************************************************
 *TVG_CFG_0 - Test Video Generator Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_CFG_0 :: COLOR_DEPTH [31:28] */
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_DEPTH_MASK                     0xf0000000
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_DEPTH_SHIFT                    28
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_DEPTH_DEFAULT                  0x00000006

/* DVP_HT :: TVG_CFG_0 :: reserved0 [27:27] */
#define BCHP_DVP_HT_TVG_CFG_0_reserved0_MASK                       0x08000000
#define BCHP_DVP_HT_TVG_CFG_0_reserved0_SHIFT                      27

/* DVP_HT :: TVG_CFG_0 :: COLOR_RAMP_DECREMENT [26:26] */
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_DECREMENT_MASK            0x04000000
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_DECREMENT_SHIFT           26
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_DECREMENT_DEFAULT         0x00000000

/* DVP_HT :: TVG_CFG_0 :: COLOR_RAMP_VERTICAL [25:25] */
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_VERTICAL_MASK             0x02000000
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_VERTICAL_SHIFT            25
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_VERTICAL_DEFAULT          0x00000000

/* DVP_HT :: TVG_CFG_0 :: COLOR_RAMP_REPEAT [24:24] */
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_REPEAT_MASK               0x01000000
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_REPEAT_SHIFT              24
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_REPEAT_DEFAULT            0x00000000

/* DVP_HT :: TVG_CFG_0 :: COLOR_RAMP_MAX_STEP [23:12] */
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_MAX_STEP_MASK             0x00fff000
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_MAX_STEP_SHIFT            12
#define BCHP_DVP_HT_TVG_CFG_0_COLOR_RAMP_MAX_STEP_DEFAULT          0x00000fff

/* DVP_HT :: TVG_CFG_0 :: reserved1 [11:10] */
#define BCHP_DVP_HT_TVG_CFG_0_reserved1_MASK                       0x00000c00
#define BCHP_DVP_HT_TVG_CFG_0_reserved1_SHIFT                      10

/* DVP_HT :: TVG_CFG_0 :: UNIQUIFY_PATTERN [09:09] */
#define BCHP_DVP_HT_TVG_CFG_0_UNIQUIFY_PATTERN_MASK                0x00000200
#define BCHP_DVP_HT_TVG_CFG_0_UNIQUIFY_PATTERN_SHIFT               9
#define BCHP_DVP_HT_TVG_CFG_0_UNIQUIFY_PATTERN_DEFAULT             0x00000000

/* DVP_HT :: TVG_CFG_0 :: CONSTANT_NON_DE_PIXELS [08:08] */
#define BCHP_DVP_HT_TVG_CFG_0_CONSTANT_NON_DE_PIXELS_MASK          0x00000100
#define BCHP_DVP_HT_TVG_CFG_0_CONSTANT_NON_DE_PIXELS_SHIFT         8
#define BCHP_DVP_HT_TVG_CFG_0_CONSTANT_NON_DE_PIXELS_DEFAULT       0x00000000

/* DVP_HT :: TVG_CFG_0 :: reserved2 [07:07] */
#define BCHP_DVP_HT_TVG_CFG_0_reserved2_MASK                       0x00000080
#define BCHP_DVP_HT_TVG_CFG_0_reserved2_SHIFT                      7

/* DVP_HT :: TVG_CFG_0 :: PATTERN_SELECT [06:04] */
#define BCHP_DVP_HT_TVG_CFG_0_PATTERN_SELECT_MASK                  0x00000070
#define BCHP_DVP_HT_TVG_CFG_0_PATTERN_SELECT_SHIFT                 4
#define BCHP_DVP_HT_TVG_CFG_0_PATTERN_SELECT_DEFAULT               0x00000000

/* DVP_HT :: TVG_CFG_0 :: reserved3 [03:02] */
#define BCHP_DVP_HT_TVG_CFG_0_reserved3_MASK                       0x0000000c
#define BCHP_DVP_HT_TVG_CFG_0_reserved3_SHIFT                      2

/* DVP_HT :: TVG_CFG_0 :: TEST_MODE [01:00] */
#define BCHP_DVP_HT_TVG_CFG_0_TEST_MODE_MASK                       0x00000003
#define BCHP_DVP_HT_TVG_CFG_0_TEST_MODE_SHIFT                      0
#define BCHP_DVP_HT_TVG_CFG_0_TEST_MODE_DEFAULT                    0x00000000

/***************************************************************************
 *TVG_CFG_1 - Test Video Generator Configuration Register 1
 ***************************************************************************/
/* DVP_HT :: TVG_CFG_1 :: reserved0 [31:29] */
#define BCHP_DVP_HT_TVG_CFG_1_reserved0_MASK                       0xe0000000
#define BCHP_DVP_HT_TVG_CFG_1_reserved0_SHIFT                      29

/* DVP_HT :: TVG_CFG_1 :: NCO_STEP_SIZE [28:00] */
#define BCHP_DVP_HT_TVG_CFG_1_NCO_STEP_SIZE_MASK                   0x1fffffff
#define BCHP_DVP_HT_TVG_CFG_1_NCO_STEP_SIZE_SHIFT                  0
#define BCHP_DVP_HT_TVG_CFG_1_NCO_STEP_SIZE_DEFAULT                0x07555555

/***************************************************************************
 *TVG_BAR_CFG - Test Video Generator Color Bar Configuration Register
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG :: reserved0 [31:24] */
#define BCHP_DVP_HT_TVG_BAR_CFG_reserved0_MASK                     0xff000000
#define BCHP_DVP_HT_TVG_BAR_CFG_reserved0_SHIFT                    24

/* DVP_HT :: TVG_BAR_CFG :: SHIFT [23:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_MASK                         0x00ff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_SHIFT                        16
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_DEFAULT                      0x00000000

/* DVP_HT :: TVG_BAR_CFG :: SHIFT_DIR [15:15] */
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_DIR_MASK                     0x00008000
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_DIR_SHIFT                    15
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_DIR_DEFAULT                  0x00000000

/* DVP_HT :: TVG_BAR_CFG :: HORIZONTAL [14:14] */
#define BCHP_DVP_HT_TVG_BAR_CFG_HORIZONTAL_MASK                    0x00004000
#define BCHP_DVP_HT_TVG_BAR_CFG_HORIZONTAL_SHIFT                   14
#define BCHP_DVP_HT_TVG_BAR_CFG_HORIZONTAL_DEFAULT                 0x00000000

/* DVP_HT :: TVG_BAR_CFG :: reserved1 [13:10] */
#define BCHP_DVP_HT_TVG_BAR_CFG_reserved1_MASK                     0x00003c00
#define BCHP_DVP_HT_TVG_BAR_CFG_reserved1_SHIFT                    10

/* DVP_HT :: TVG_BAR_CFG :: BAR_WIDTH [09:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_BAR_WIDTH_MASK                     0x000003ff
#define BCHP_DVP_HT_TVG_BAR_CFG_BAR_WIDTH_SHIFT                    0
#define BCHP_DVP_HT_TVG_BAR_CFG_BAR_WIDTH_DEFAULT                  0x000000f0

/***************************************************************************
 *TVG_BAR_CFG_0A - Test Video Generator Color Bar Configuration Register 0A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_0A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_0A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH2_DEFAULT                     0x00000ccc

/* DVP_HT :: TVG_BAR_CFG_0A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_0A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH1_DEFAULT                     0x00000ccc

/***************************************************************************
 *TVG_BAR_CFG_0B - Test Video Generator Color Bar Configuration Register 0B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_0B :: reserved0 [31:27] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_reserved0_MASK                  0xf8000000
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_reserved0_SHIFT                 27

/* DVP_HT :: TVG_BAR_CFG_0B :: RAMP_EN [26:24] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_RAMP_EN_MASK                    0x07000000
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_RAMP_EN_SHIFT                   24
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_RAMP_EN_DEFAULT                 0x00000000

/* DVP_HT :: TVG_BAR_CFG_0B :: reserved1 [23:22] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_reserved1_MASK                  0x00c00000
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_reserved1_SHIFT                 22

/* DVP_HT :: TVG_BAR_CFG_0B :: RAMP_STEP [21:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_RAMP_STEP_MASK                  0x003f0000
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_RAMP_STEP_SHIFT                 16
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_RAMP_STEP_DEFAULT               0x00000001

/* DVP_HT :: TVG_BAR_CFG_0B :: reserved2 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_reserved2_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_reserved2_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_0B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_CH0_DEFAULT                     0x00000ccc

/***************************************************************************
 *TVG_BAR_CFG_1A - Test Video Generator Color Bar Configuration Register 1A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_1A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_1A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH2_DEFAULT                     0x00000ccc

/* DVP_HT :: TVG_BAR_CFG_1A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_1A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH1_DEFAULT                     0x00000ccc

/***************************************************************************
 *TVG_BAR_CFG_1B - Test Video Generator Color Bar Configuration Register 1B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_1B :: reserved0 [31:27] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_reserved0_MASK                  0xf8000000
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_reserved0_SHIFT                 27

/* DVP_HT :: TVG_BAR_CFG_1B :: RAMP_EN [26:24] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_RAMP_EN_MASK                    0x07000000
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_RAMP_EN_SHIFT                   24
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_RAMP_EN_DEFAULT                 0x00000000

/* DVP_HT :: TVG_BAR_CFG_1B :: reserved1 [23:22] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_reserved1_MASK                  0x00c00000
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_reserved1_SHIFT                 22

/* DVP_HT :: TVG_BAR_CFG_1B :: RAMP_STEP [21:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_RAMP_STEP_MASK                  0x003f0000
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_RAMP_STEP_SHIFT                 16
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_RAMP_STEP_DEFAULT               0x00000001

/* DVP_HT :: TVG_BAR_CFG_1B :: reserved2 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_reserved2_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_reserved2_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_1B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_CH0_DEFAULT                     0x00000000

/***************************************************************************
 *TVG_BAR_CFG_2A - Test Video Generator Color Bar Configuration Register 2A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_2A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_2A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH2_DEFAULT                     0x00000000

/* DVP_HT :: TVG_BAR_CFG_2A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_2A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH1_DEFAULT                     0x00000ccc

/***************************************************************************
 *TVG_BAR_CFG_2B - Test Video Generator Color Bar Configuration Register 2B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_2B :: reserved0 [31:27] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_reserved0_MASK                  0xf8000000
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_reserved0_SHIFT                 27

/* DVP_HT :: TVG_BAR_CFG_2B :: RAMP_EN [26:24] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_RAMP_EN_MASK                    0x07000000
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_RAMP_EN_SHIFT                   24
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_RAMP_EN_DEFAULT                 0x00000000

/* DVP_HT :: TVG_BAR_CFG_2B :: reserved1 [23:22] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_reserved1_MASK                  0x00c00000
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_reserved1_SHIFT                 22

/* DVP_HT :: TVG_BAR_CFG_2B :: RAMP_STEP [21:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_RAMP_STEP_MASK                  0x003f0000
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_RAMP_STEP_SHIFT                 16
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_RAMP_STEP_DEFAULT               0x00000001

/* DVP_HT :: TVG_BAR_CFG_2B :: reserved2 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_reserved2_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_reserved2_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_2B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_CH0_DEFAULT                     0x00000ccc

/***************************************************************************
 *TVG_BAR_CFG_3A - Test Video Generator Color Bar Configuration Register 3A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_3A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_3A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH2_DEFAULT                     0x00000000

/* DVP_HT :: TVG_BAR_CFG_3A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_3A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH1_DEFAULT                     0x00000ccc

/***************************************************************************
 *TVG_BAR_CFG_3B - Test Video Generator Color Bar Configuration Register 3B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_3B :: reserved0 [31:27] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_reserved0_MASK                  0xf8000000
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_reserved0_SHIFT                 27

/* DVP_HT :: TVG_BAR_CFG_3B :: RAMP_EN [26:24] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_RAMP_EN_MASK                    0x07000000
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_RAMP_EN_SHIFT                   24
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_RAMP_EN_DEFAULT                 0x00000000

/* DVP_HT :: TVG_BAR_CFG_3B :: reserved1 [23:22] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_reserved1_MASK                  0x00c00000
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_reserved1_SHIFT                 22

/* DVP_HT :: TVG_BAR_CFG_3B :: RAMP_STEP [21:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_RAMP_STEP_MASK                  0x003f0000
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_RAMP_STEP_SHIFT                 16
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_RAMP_STEP_DEFAULT               0x00000001

/* DVP_HT :: TVG_BAR_CFG_3B :: reserved2 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_reserved2_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_reserved2_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_3B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_CH0_DEFAULT                     0x00000000

/***************************************************************************
 *TVG_BAR_CFG_4A - Test Video Generator Color Bar Configuration Register 4A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_4A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_4A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH2_DEFAULT                     0x00000ccc

/* DVP_HT :: TVG_BAR_CFG_4A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_4A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH1_DEFAULT                     0x00000000

/***************************************************************************
 *TVG_BAR_CFG_4B - Test Video Generator Color Bar Configuration Register 4B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_4B :: reserved0 [31:27] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_reserved0_MASK                  0xf8000000
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_reserved0_SHIFT                 27

/* DVP_HT :: TVG_BAR_CFG_4B :: RAMP_EN [26:24] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_RAMP_EN_MASK                    0x07000000
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_RAMP_EN_SHIFT                   24
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_RAMP_EN_DEFAULT                 0x00000000

/* DVP_HT :: TVG_BAR_CFG_4B :: reserved1 [23:22] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_reserved1_MASK                  0x00c00000
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_reserved1_SHIFT                 22

/* DVP_HT :: TVG_BAR_CFG_4B :: RAMP_STEP [21:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_RAMP_STEP_MASK                  0x003f0000
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_RAMP_STEP_SHIFT                 16
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_RAMP_STEP_DEFAULT               0x00000001

/* DVP_HT :: TVG_BAR_CFG_4B :: reserved2 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_reserved2_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_reserved2_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_4B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_CH0_DEFAULT                     0x00000ccc

/***************************************************************************
 *TVG_BAR_CFG_5A - Test Video Generator Color Bar Configuration Register 5A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_5A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_5A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH2_DEFAULT                     0x00000ccc

/* DVP_HT :: TVG_BAR_CFG_5A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_5A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH1_DEFAULT                     0x00000000

/***************************************************************************
 *TVG_BAR_CFG_5B - Test Video Generator Color Bar Configuration Register 5B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_5B :: reserved0 [31:27] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_reserved0_MASK                  0xf8000000
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_reserved0_SHIFT                 27

/* DVP_HT :: TVG_BAR_CFG_5B :: RAMP_EN [26:24] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_RAMP_EN_MASK                    0x07000000
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_RAMP_EN_SHIFT                   24
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_RAMP_EN_DEFAULT                 0x00000000

/* DVP_HT :: TVG_BAR_CFG_5B :: reserved1 [23:22] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_reserved1_MASK                  0x00c00000
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_reserved1_SHIFT                 22

/* DVP_HT :: TVG_BAR_CFG_5B :: RAMP_STEP [21:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_RAMP_STEP_MASK                  0x003f0000
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_RAMP_STEP_SHIFT                 16
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_RAMP_STEP_DEFAULT               0x00000001

/* DVP_HT :: TVG_BAR_CFG_5B :: reserved2 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_reserved2_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_reserved2_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_5B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_CH0_DEFAULT                     0x00000000

/***************************************************************************
 *TVG_BAR_CFG_6A - Test Video Generator Color Bar Configuration Register 6A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_6A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_6A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH2_DEFAULT                     0x00000000

/* DVP_HT :: TVG_BAR_CFG_6A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_6A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH1_DEFAULT                     0x00000000

/***************************************************************************
 *TVG_BAR_CFG_6B - Test Video Generator Color Bar Configuration Register 6B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_6B :: reserved0 [31:27] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_reserved0_MASK                  0xf8000000
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_reserved0_SHIFT                 27

/* DVP_HT :: TVG_BAR_CFG_6B :: RAMP_EN [26:24] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_RAMP_EN_MASK                    0x07000000
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_RAMP_EN_SHIFT                   24
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_RAMP_EN_DEFAULT                 0x00000000

/* DVP_HT :: TVG_BAR_CFG_6B :: reserved1 [23:22] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_reserved1_MASK                  0x00c00000
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_reserved1_SHIFT                 22

/* DVP_HT :: TVG_BAR_CFG_6B :: RAMP_STEP [21:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_RAMP_STEP_MASK                  0x003f0000
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_RAMP_STEP_SHIFT                 16
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_RAMP_STEP_DEFAULT               0x00000001

/* DVP_HT :: TVG_BAR_CFG_6B :: reserved2 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_reserved2_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_reserved2_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_6B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_CH0_DEFAULT                     0x00000ccc

/***************************************************************************
 *TVG_BAR_CFG_7A - Test Video Generator Color Bar Configuration Register 7A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_7A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_7A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH2_DEFAULT                     0x00000000

/* DVP_HT :: TVG_BAR_CFG_7A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_7A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH1_DEFAULT                     0x00000000

/***************************************************************************
 *TVG_BAR_CFG_7B - Test Video Generator Color Bar Configuration Register 7B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_7B :: reserved0 [31:27] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_reserved0_MASK                  0xf8000000
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_reserved0_SHIFT                 27

/* DVP_HT :: TVG_BAR_CFG_7B :: RAMP_EN [26:24] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_RAMP_EN_MASK                    0x07000000
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_RAMP_EN_SHIFT                   24
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_RAMP_EN_DEFAULT                 0x00000000

/* DVP_HT :: TVG_BAR_CFG_7B :: reserved1 [23:22] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_reserved1_MASK                  0x00c00000
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_reserved1_SHIFT                 22

/* DVP_HT :: TVG_BAR_CFG_7B :: RAMP_STEP [21:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_RAMP_STEP_MASK                  0x003f0000
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_RAMP_STEP_SHIFT                 16
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_RAMP_STEP_DEFAULT               0x00000001

/* DVP_HT :: TVG_BAR_CFG_7B :: reserved2 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_reserved2_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_reserved2_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_7B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_CH0_DEFAULT                     0x00000000

/***************************************************************************
 *TVG_PATTERN_CFG_0 - Test Video Generator Pattern Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_PATTERN_CFG_0 :: INIT_VAL [31:00] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_0_INIT_VAL_MASK                0xffffffff
#define BCHP_DVP_HT_TVG_PATTERN_CFG_0_INIT_VAL_SHIFT               0
#define BCHP_DVP_HT_TVG_PATTERN_CFG_0_INIT_VAL_DEFAULT             0x00000001

/***************************************************************************
 *TVG_PATTERN_CFG_1 - Test Video Generator Pattern Configuration Register 1
 ***************************************************************************/
/* DVP_HT :: TVG_PATTERN_CFG_1 :: CHECKER_BOARD_EN [31:31] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EN_MASK        0x80000000
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EN_SHIFT       31
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EN_DEFAULT     0x00000000

/* DVP_HT :: TVG_PATTERN_CFG_1 :: reserved0 [30:28] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_reserved0_MASK               0x70000000
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_reserved0_SHIFT              28

/* DVP_HT :: TVG_PATTERN_CFG_1 :: CHECKER_BOARD_EVEN_BAR_7 [27:25] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_7_MASK 0x0e000000
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_7_SHIFT 25
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_7_DEFAULT 0x00000000

/* DVP_HT :: TVG_PATTERN_CFG_1 :: CHECKER_BOARD_EVEN_BAR_6 [24:22] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_6_MASK 0x01c00000
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_6_SHIFT 22
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_6_DEFAULT 0x00000001

/* DVP_HT :: TVG_PATTERN_CFG_1 :: CHECKER_BOARD_EVEN_BAR_5 [21:19] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_5_MASK 0x00380000
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_5_SHIFT 19
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_5_DEFAULT 0x00000002

/* DVP_HT :: TVG_PATTERN_CFG_1 :: CHECKER_BOARD_EVEN_BAR_4 [18:16] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_4_MASK 0x00070000
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_4_SHIFT 16
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_4_DEFAULT 0x00000003

/* DVP_HT :: TVG_PATTERN_CFG_1 :: CHECKER_BOARD_EVEN_BAR_3 [15:13] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_3_MASK 0x0000e000
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_3_SHIFT 13
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_3_DEFAULT 0x00000004

/* DVP_HT :: TVG_PATTERN_CFG_1 :: CHECKER_BOARD_EVEN_BAR_2 [12:10] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_2_MASK 0x00001c00
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_2_SHIFT 10
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_2_DEFAULT 0x00000005

/* DVP_HT :: TVG_PATTERN_CFG_1 :: CHECKER_BOARD_EVEN_BAR_1 [09:07] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_1_MASK 0x00000380
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_1_SHIFT 7
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_1_DEFAULT 0x00000006

/* DVP_HT :: TVG_PATTERN_CFG_1 :: CHECKER_BOARD_EVEN_BAR_0 [06:04] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_0_MASK 0x00000070
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_0_SHIFT 4
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_CHECKER_BOARD_EVEN_BAR_0_DEFAULT 0x00000007

/* DVP_HT :: TVG_PATTERN_CFG_1 :: INIT_VAL_MSN [03:00] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_INIT_VAL_MSN_MASK            0x0000000f
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_INIT_VAL_MSN_SHIFT           0
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_INIT_VAL_MSN_DEFAULT         0x00000000

/***************************************************************************
 *TVG_OUTPUT_REMAP - Test Video Generator Output Re-map Register
 ***************************************************************************/
/* DVP_HT :: TVG_OUTPUT_REMAP :: reserved0 [31:12] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_reserved0_MASK                0xfffff000
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_reserved0_SHIFT               12

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH2_EVEN [11:10] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_EVEN_MASK             0x00000c00
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_EVEN_SHIFT            10
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_EVEN_DEFAULT          0x00000002

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH2_ODD [09:08] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_ODD_MASK              0x00000300
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_ODD_SHIFT             8
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_ODD_DEFAULT           0x00000002

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH1_EVEN [07:06] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_EVEN_MASK             0x000000c0
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_EVEN_SHIFT            6
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_EVEN_DEFAULT          0x00000001

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH1_ODD [05:04] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_ODD_MASK              0x00000030
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_ODD_SHIFT             4
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_ODD_DEFAULT           0x00000001

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH0_EVEN [03:02] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_EVEN_MASK             0x0000000c
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_EVEN_SHIFT            2
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_EVEN_DEFAULT          0x00000000

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH0_ODD [01:00] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_ODD_MASK              0x00000003
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_ODD_SHIFT             0
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_ODD_DEFAULT           0x00000000

/***************************************************************************
 *TVG_GRID_CFG_0 - Test Video Generator Grid Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_GRID_CFG_0 :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_GRID_CFG_0_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_GRID_CFG_0_reserved0_SHIFT                 28

/* DVP_HT :: TVG_GRID_CFG_0 :: HORZ_WIDTH [27:24] */
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_WIDTH_MASK                 0x0f000000
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_WIDTH_SHIFT                24
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_WIDTH_DEFAULT              0x00000002

/* DVP_HT :: TVG_GRID_CFG_0 :: HORZ_PITCH [23:16] */
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_PITCH_MASK                 0x00ff0000
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_PITCH_SHIFT                16
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_PITCH_DEFAULT              0x00000080

/* DVP_HT :: TVG_GRID_CFG_0 :: HORZ_OFFSET_2 [15:08] */
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_2_MASK              0x0000ff00
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_2_SHIFT             8
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_2_DEFAULT           0x00000040

/* DVP_HT :: TVG_GRID_CFG_0 :: HORZ_OFFSET_1 [07:00] */
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_1_MASK              0x000000ff
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_1_SHIFT             0
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_1_DEFAULT           0x00000000

/***************************************************************************
 *TVG_GRID_CFG_1 - Test Video Generator Grid Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_GRID_CFG_1 :: VERT_SHIFT [31:28] */
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_SHIFT_MASK                 0xf0000000
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_SHIFT_SHIFT                28
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_SHIFT_DEFAULT              0x00000000

/* DVP_HT :: TVG_GRID_CFG_1 :: VERT_WIDTH [27:24] */
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_WIDTH_MASK                 0x0f000000
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_WIDTH_SHIFT                24
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_WIDTH_DEFAULT              0x00000002

/* DVP_HT :: TVG_GRID_CFG_1 :: VERT_PITCH [23:16] */
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_PITCH_MASK                 0x00ff0000
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_PITCH_SHIFT                16
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_PITCH_DEFAULT              0x00000080

/* DVP_HT :: TVG_GRID_CFG_1 :: VERT_OFFSET_2 [15:08] */
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_2_MASK              0x0000ff00
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_2_SHIFT             8
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_2_DEFAULT           0x00000040

/* DVP_HT :: TVG_GRID_CFG_1 :: VERT_OFFSET_1 [07:00] */
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_1_MASK              0x000000ff
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_1_SHIFT             0
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_1_DEFAULT           0x00000040

/***************************************************************************
 *TVG_3D_BAR_CFG_0 - Test Video Generator 3D Color Bar Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_3D_BAR_CFG_0 :: reserved0 [31:24] */
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_reserved0_MASK                0xff000000
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_reserved0_SHIFT               24

/* DVP_HT :: TVG_3D_BAR_CFG_0 :: REPEAT_COUNT [23:16] */
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_REPEAT_COUNT_MASK             0x00ff0000
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_REPEAT_COUNT_SHIFT            16
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_REPEAT_COUNT_DEFAULT          0x00000010

/* DVP_HT :: TVG_3D_BAR_CFG_0 :: LEFT_SHIFT [15:08] */
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_LEFT_SHIFT_MASK               0x0000ff00
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_LEFT_SHIFT_SHIFT              8
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_LEFT_SHIFT_DEFAULT            0x00000002

/* DVP_HT :: TVG_3D_BAR_CFG_0 :: RIGHT_SHIFT [07:00] */
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_RIGHT_SHIFT_MASK              0x000000ff
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_RIGHT_SHIFT_SHIFT             0
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_RIGHT_SHIFT_DEFAULT           0x00000002

/***************************************************************************
 *TVG_FORMAT_CFG_0 - Test Video Generator Format Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_0 :: reserved0 [31:27] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_reserved0_MASK                0xf8000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_reserved0_SHIFT               27

/* DVP_HT :: TVG_FORMAT_CFG_0 :: HBP [26:16] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HBP_MASK                      0x07ff0000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HBP_SHIFT                     16
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HBP_DEFAULT                   0x00000090

/* DVP_HT :: TVG_FORMAT_CFG_0 :: reserved1 [15:11] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_reserved1_MASK                0x0000f800
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_reserved1_SHIFT               11

/* DVP_HT :: TVG_FORMAT_CFG_0 :: HSP [10:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HSP_MASK                      0x000007ff
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HSP_SHIFT                     0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HSP_DEFAULT                   0x0000002c

/***************************************************************************
 *TVG_FORMAT_CFG_1 - Test Video Generator Format Configuration Register 1
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_1 :: reserved0 [31:29] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_reserved0_MASK                0xe0000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_reserved0_SHIFT               29

/* DVP_HT :: TVG_FORMAT_CFG_1 :: HFP [28:16] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HFP_MASK                      0x1fff0000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HFP_SHIFT                     16
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HFP_DEFAULT                   0x00000058

/* DVP_HT :: TVG_FORMAT_CFG_1 :: reserved1 [15:14] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_reserved1_MASK                0x0000c000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_reserved1_SHIFT               14

/* DVP_HT :: TVG_FORMAT_CFG_1 :: HAP [13:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HAP_MASK                      0x00003fff
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HAP_SHIFT                     0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HAP_DEFAULT                   0x00000780

/***************************************************************************
 *TVG_FORMAT_CFG_2 - Test Video Generator Format Configuration Register 2
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_2 :: HSP_POL [31:31] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_HSP_POL_MASK                  0x80000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_HSP_POL_SHIFT                 31
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_HSP_POL_DEFAULT               0x00000001

/* DVP_HT :: TVG_FORMAT_CFG_2 :: VSP_POL [30:30] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_POL_MASK                  0x40000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_POL_SHIFT                 30
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_POL_DEFAULT               0x00000001

/* DVP_HT :: TVG_FORMAT_CFG_2 :: reserved0 [29:29] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved0_MASK                0x20000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved0_SHIFT               29

/* DVP_HT :: TVG_FORMAT_CFG_2 :: VBP_1 [28:20] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VBP_1_MASK                    0x1ff00000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VBP_1_SHIFT                   20
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VBP_1_DEFAULT                 0x00000024

/* DVP_HT :: TVG_FORMAT_CFG_2 :: reserved1 [19:15] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved1_MASK                0x000f8000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved1_SHIFT               15

/* DVP_HT :: TVG_FORMAT_CFG_2 :: VSP_1 [14:10] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_1_MASK                    0x00007c00
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_1_SHIFT                   10
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_1_DEFAULT                 0x00000005

/* DVP_HT :: TVG_FORMAT_CFG_2 :: reserved2 [09:07] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved2_MASK                0x00000380
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved2_SHIFT               7

/* DVP_HT :: TVG_FORMAT_CFG_2 :: VFP_1 [06:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VFP_1_MASK                    0x0000007f
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VFP_1_SHIFT                   0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VFP_1_DEFAULT                 0x00000004

/***************************************************************************
 *TVG_FORMAT_CFG_3 - Test Video Generator Format Configuration Register 3
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_3 :: reserved0 [31:30] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_reserved0_MASK                0xc0000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_reserved0_SHIFT               30

/* DVP_HT :: TVG_FORMAT_CFG_3 :: VSP_OFFSET_1 [29:16] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VSP_OFFSET_1_MASK             0x3fff0000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VSP_OFFSET_1_SHIFT            16
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VSP_OFFSET_1_DEFAULT          0x00000000

/* DVP_HT :: TVG_FORMAT_CFG_3 :: reserved1 [15:13] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_reserved1_MASK                0x0000e000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_reserved1_SHIFT               13

/* DVP_HT :: TVG_FORMAT_CFG_3 :: VAL_1 [12:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VAL_1_MASK                    0x00001fff
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VAL_1_SHIFT                   0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VAL_1_DEFAULT                 0x00000438

/***************************************************************************
 *TVG_FORMAT_CFG_4 - Test Video Generator Format Configuration Register 4
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_4 :: reserved0 [31:29] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved0_MASK                0xe0000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved0_SHIFT               29

/* DVP_HT :: TVG_FORMAT_CFG_4 :: VBP_2 [28:20] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VBP_2_MASK                    0x1ff00000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VBP_2_SHIFT                   20
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VBP_2_DEFAULT                 0x00000024

/* DVP_HT :: TVG_FORMAT_CFG_4 :: reserved1 [19:15] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved1_MASK                0x000f8000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved1_SHIFT               15

/* DVP_HT :: TVG_FORMAT_CFG_4 :: VSP_2 [14:10] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VSP_2_MASK                    0x00007c00
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VSP_2_SHIFT                   10
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VSP_2_DEFAULT                 0x00000005

/* DVP_HT :: TVG_FORMAT_CFG_4 :: reserved2 [09:07] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved2_MASK                0x00000380
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved2_SHIFT               7

/* DVP_HT :: TVG_FORMAT_CFG_4 :: VFP_2 [06:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VFP_2_MASK                    0x0000007f
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VFP_2_SHIFT                   0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VFP_2_DEFAULT                 0x00000004

/***************************************************************************
 *TVG_FORMAT_CFG_5 - Test Video Generator Format Configuration Register 5
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_5 :: reserved0 [31:30] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_reserved0_MASK                0xc0000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_reserved0_SHIFT               30

/* DVP_HT :: TVG_FORMAT_CFG_5 :: VSP_OFFSET_2 [29:16] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VSP_OFFSET_2_MASK             0x3fff0000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VSP_OFFSET_2_SHIFT            16
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VSP_OFFSET_2_DEFAULT          0x00000000

/* DVP_HT :: TVG_FORMAT_CFG_5 :: reserved1 [15:13] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_reserved1_MASK                0x0000e000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_reserved1_SHIFT               13

/* DVP_HT :: TVG_FORMAT_CFG_5 :: VAL_2 [12:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VAL_2_MASK                    0x00001fff
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VAL_2_SHIFT                   0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VAL_2_DEFAULT                 0x00000438

/***************************************************************************
 *TVG_3D_CFG_0 - Test Video Generator 3D Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_3D_CFG_0 :: reserved0 [31:29] */
#define BCHP_DVP_HT_TVG_3D_CFG_0_reserved0_MASK                    0xe0000000
#define BCHP_DVP_HT_TVG_3D_CFG_0_reserved0_SHIFT                   29

/* DVP_HT :: TVG_3D_CFG_0 :: MASK_DE_IN_ACTIVE_SPACE [28:28] */
#define BCHP_DVP_HT_TVG_3D_CFG_0_MASK_DE_IN_ACTIVE_SPACE_MASK      0x10000000
#define BCHP_DVP_HT_TVG_3D_CFG_0_MASK_DE_IN_ACTIVE_SPACE_SHIFT     28
#define BCHP_DVP_HT_TVG_3D_CFG_0_MASK_DE_IN_ACTIVE_SPACE_DEFAULT   0x00000000

/* DVP_HT :: TVG_3D_CFG_0 :: ACTIVE_SPACE_OFFSET [27:15] */
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_OFFSET_MASK          0x0fff8000
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_OFFSET_SHIFT         15
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_OFFSET_DEFAULT       0x00000000

/* DVP_HT :: TVG_3D_CFG_0 :: reserved1 [14:13] */
#define BCHP_DVP_HT_TVG_3D_CFG_0_reserved1_MASK                    0x00006000
#define BCHP_DVP_HT_TVG_3D_CFG_0_reserved1_SHIFT                   13

/* DVP_HT :: TVG_3D_CFG_0 :: ACTIVE_SPACE_SIZE [12:00] */
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_SIZE_MASK            0x00001fff
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_SIZE_SHIFT           0
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_SIZE_DEFAULT         0x00000000

/***************************************************************************
 *TVG_3D_CFG_1 - Test Video Generator 3D Configuration Register 1
 ***************************************************************************/
/* DVP_HT :: TVG_3D_CFG_1 :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_3D_CFG_1_reserved0_MASK                    0xf0000000
#define BCHP_DVP_HT_TVG_3D_CFG_1_reserved0_SHIFT                   28

/* DVP_HT :: TVG_3D_CFG_1 :: ACTIVE_SPACE_CH2 [27:16] */
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH2_MASK             0x0fff0000
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH2_SHIFT            16
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH2_DEFAULT          0x00000000

/* DVP_HT :: TVG_3D_CFG_1 :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_3D_CFG_1_reserved1_MASK                    0x0000f000
#define BCHP_DVP_HT_TVG_3D_CFG_1_reserved1_SHIFT                   12

/* DVP_HT :: TVG_3D_CFG_1 :: ACTIVE_SPACE_CH1 [11:00] */
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH1_MASK             0x00000fff
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH1_SHIFT            0
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH1_DEFAULT          0x00000000

/***************************************************************************
 *TVG_3D_CFG_2 - Test Video Generator 3D Configuration Register 2
 ***************************************************************************/
/* DVP_HT :: TVG_3D_CFG_2 :: reserved0 [31:19] */
#define BCHP_DVP_HT_TVG_3D_CFG_2_reserved0_MASK                    0xfff80000
#define BCHP_DVP_HT_TVG_3D_CFG_2_reserved0_SHIFT                   19

/* DVP_HT :: TVG_3D_CFG_2 :: LEFTP_RIGHTN_3D_REPEAT [18:16] */
#define BCHP_DVP_HT_TVG_3D_CFG_2_LEFTP_RIGHTN_3D_REPEAT_MASK       0x00070000
#define BCHP_DVP_HT_TVG_3D_CFG_2_LEFTP_RIGHTN_3D_REPEAT_SHIFT      16
#define BCHP_DVP_HT_TVG_3D_CFG_2_LEFTP_RIGHTN_3D_REPEAT_DEFAULT    0x00000000

/* DVP_HT :: TVG_3D_CFG_2 :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_3D_CFG_2_reserved1_MASK                    0x0000f000
#define BCHP_DVP_HT_TVG_3D_CFG_2_reserved1_SHIFT                   12

/* DVP_HT :: TVG_3D_CFG_2 :: ACTIVE_SPACE_CH0 [11:00] */
#define BCHP_DVP_HT_TVG_3D_CFG_2_ACTIVE_SPACE_CH0_MASK             0x00000fff
#define BCHP_DVP_HT_TVG_3D_CFG_2_ACTIVE_SPACE_CH0_SHIFT            0
#define BCHP_DVP_HT_TVG_3D_CFG_2_ACTIVE_SPACE_CH0_DEFAULT          0x00000000

/***************************************************************************
 *TVG_3D_CFG_3 - Test Video Generator 3D Configuration Register 3
 ***************************************************************************/
/* DVP_HT :: TVG_3D_CFG_3 :: LEFTP_RIGHTN_3D_POL [31:31] */
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_POL_MASK          0x80000000
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_POL_SHIFT         31
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_POL_DEFAULT       0x00000001

/* DVP_HT :: TVG_3D_CFG_3 :: reserved0 [30:30] */
#define BCHP_DVP_HT_TVG_3D_CFG_3_reserved0_MASK                    0x40000000
#define BCHP_DVP_HT_TVG_3D_CFG_3_reserved0_SHIFT                   30

/* DVP_HT :: TVG_3D_CFG_3 :: LEFTP_RIGHTN_3D_OFFSET [29:16] */
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_OFFSET_MASK       0x3fff0000
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_OFFSET_SHIFT      16
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_OFFSET_DEFAULT    0x00000000

/* DVP_HT :: TVG_3D_CFG_3 :: reserved1 [15:14] */
#define BCHP_DVP_HT_TVG_3D_CFG_3_reserved1_MASK                    0x0000c000
#define BCHP_DVP_HT_TVG_3D_CFG_3_reserved1_SHIFT                   14

/* DVP_HT :: TVG_3D_CFG_3 :: LEFTP_RIGHTN_3D_WIDTH [13:00] */
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_WIDTH_MASK        0x00003fff
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_WIDTH_SHIFT       0
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_WIDTH_DEFAULT     0x00000000

/***************************************************************************
 *CLOCK_STOP - Clock Stop for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: CLOCK_STOP :: reserved0 [31:02] */
#define BCHP_DVP_HT_CLOCK_STOP_reserved0_MASK                      0xfffffffc
#define BCHP_DVP_HT_CLOCK_STOP_reserved0_SHIFT                     2

/* DVP_HT :: CLOCK_STOP :: PIXEL [01:01] */
#define BCHP_DVP_HT_CLOCK_STOP_PIXEL_MASK                          0x00000002
#define BCHP_DVP_HT_CLOCK_STOP_PIXEL_SHIFT                         1
#define BCHP_DVP_HT_CLOCK_STOP_PIXEL_DEFAULT                       0x00000001

/* DVP_HT :: CLOCK_STOP :: DVO [00:00] */
#define BCHP_DVP_HT_CLOCK_STOP_DVO_MASK                            0x00000001
#define BCHP_DVP_HT_CLOCK_STOP_DVO_SHIFT                           0
#define BCHP_DVP_HT_CLOCK_STOP_DVO_DEFAULT                         0x00000001

/***************************************************************************
 *HDMI_TX_TAG_CFG - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_CFG :: reserved0 [31:03] */
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_reserved0_MASK                 0xfffffff8
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_reserved0_SHIFT                3

/* DVP_HT :: HDMI_TX_TAG_CFG :: CHANNEL_STATUS_PLACEMENT [02:02] */
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_CHANNEL_STATUS_PLACEMENT_MASK  0x00000004
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_CHANNEL_STATUS_PLACEMENT_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_CHANNEL_STATUS_PLACEMENT_DEFAULT 0x00000000

/* DVP_HT :: HDMI_TX_TAG_CFG :: ENABLE [01:01] */
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_ENABLE_MASK                    0x00000002
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_ENABLE_SHIFT                   1
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_ENABLE_DEFAULT                 0x00000000

/* DVP_HT :: HDMI_TX_TAG_CFG :: TEST_MODE [00:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_TEST_MODE_MASK                 0x00000001
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_TEST_MODE_SHIFT                0
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_TEST_MODE_DEFAULT              0x00000000

/***************************************************************************
 *HDMI_TX_TAG_AUDIO - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_AUDIO :: reserved0 [31:30] */
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_reserved0_MASK               0xc0000000
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_reserved0_SHIFT              30

/* DVP_HT :: HDMI_TX_TAG_AUDIO :: MUTE [29:29] */
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_MUTE_MASK                    0x20000000
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_MUTE_SHIFT                   29
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_MUTE_DEFAULT                 0x00000000

/* DVP_HT :: HDMI_TX_TAG_AUDIO :: SAMPLE_WIDTH [28:24] */
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_SAMPLE_WIDTH_MASK            0x1f000000
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_SAMPLE_WIDTH_SHIFT           24
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_SAMPLE_WIDTH_DEFAULT         0x00000000

/* DVP_HT :: HDMI_TX_TAG_AUDIO :: FORMAT [23:16] */
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_FORMAT_MASK                  0x00ff0000
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_FORMAT_SHIFT                 16
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_FORMAT_DEFAULT               0x00000082

/* DVP_HT :: HDMI_TX_TAG_AUDIO :: SAMPLING_RATE [15:08] */
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_SAMPLING_RATE_MASK           0x0000ff00
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_SAMPLING_RATE_SHIFT          8
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_SAMPLING_RATE_DEFAULT        0x00000007

/* DVP_HT :: HDMI_TX_TAG_AUDIO :: STREAM_ID [07:04] */
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_STREAM_ID_MASK               0x000000f0
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_STREAM_ID_SHIFT              4
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_STREAM_ID_DEFAULT            0x00000000

/* DVP_HT :: HDMI_TX_TAG_AUDIO :: MAI_BUS_VERSION [03:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_MAI_BUS_VERSION_MASK         0x0000000f
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_MAI_BUS_VERSION_SHIFT        0
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_MAI_BUS_VERSION_DEFAULT      0x00000000

/***************************************************************************
 *HDMI_TX_TAG_NCO_SYNC - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_NCO_SYNC :: reserved0 [31:16] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC_reserved0_MASK            0xffff0000
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC_reserved0_SHIFT           16

/* DVP_HT :: HDMI_TX_TAG_NCO_SYNC :: STEP_SIZE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC_STEP_SIZE_MASK            0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC_STEP_SIZE_SHIFT           0
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC_STEP_SIZE_DEFAULT         0x0000136b

/***************************************************************************
 *HDMI_TX_TAG_NCO_LEFT - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_NCO_LEFT :: reserved0 [31:12] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT_reserved0_MASK            0xfffff000
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT_reserved0_SHIFT           12

/* DVP_HT :: HDMI_TX_TAG_NCO_LEFT :: STEP_SIZE [11:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT_STEP_SIZE_MASK            0x00000fff
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT_STEP_SIZE_SHIFT           0
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT_STEP_SIZE_DEFAULT         0x0000005d

/***************************************************************************
 *HDMI_TX_TAG_NCO_RIGHT - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_NCO_RIGHT :: reserved0 [31:12] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT_reserved0_MASK           0xfffff000
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT_reserved0_SHIFT          12

/* DVP_HT :: HDMI_TX_TAG_NCO_RIGHT :: STEP_SIZE [11:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT_STEP_SIZE_MASK           0x00000fff
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT_STEP_SIZE_SHIFT          0
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT_STEP_SIZE_DEFAULT        0x0000005d

/***************************************************************************
 *HDMI_TX_TAG_CHANNEL_STATUS0 - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_CHANNEL_STATUS0 :: CBITS_31_0 [31:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_CHANNEL_STATUS0_CBITS_31_0_MASK    0xffffffff
#define BCHP_DVP_HT_HDMI_TX_TAG_CHANNEL_STATUS0_CBITS_31_0_SHIFT   0
#define BCHP_DVP_HT_HDMI_TX_TAG_CHANNEL_STATUS0_CBITS_31_0_DEFAULT 0xffffffff

/***************************************************************************
 *HDMI_TX_TAG_CHANNEL_STATUS1 - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_CHANNEL_STATUS1 :: CBITS_63_32 [31:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_CHANNEL_STATUS1_CBITS_63_32_MASK   0xffffffff
#define BCHP_DVP_HT_HDMI_TX_TAG_CHANNEL_STATUS1_CBITS_63_32_SHIFT  0
#define BCHP_DVP_HT_HDMI_TX_TAG_CHANNEL_STATUS1_CBITS_63_32_DEFAULT 0xffffffff

/***************************************************************************
 *HDMI_PTHRU_AVMUTE_CFG - HDMI Pass-through AVMUTE Configuration
 ***************************************************************************/
/* DVP_HT :: HDMI_PTHRU_AVMUTE_CFG :: reserved0 [31:02] */
#define BCHP_DVP_HT_HDMI_PTHRU_AVMUTE_CFG_reserved0_MASK           0xfffffffc
#define BCHP_DVP_HT_HDMI_PTHRU_AVMUTE_CFG_reserved0_SHIFT          2

/* DVP_HT :: HDMI_PTHRU_AVMUTE_CFG :: PTHRU_AVMUTE_EN [01:01] */
#define BCHP_DVP_HT_HDMI_PTHRU_AVMUTE_CFG_PTHRU_AVMUTE_EN_MASK     0x00000002
#define BCHP_DVP_HT_HDMI_PTHRU_AVMUTE_CFG_PTHRU_AVMUTE_EN_SHIFT    1
#define BCHP_DVP_HT_HDMI_PTHRU_AVMUTE_CFG_PTHRU_AVMUTE_EN_DEFAULT  0x00000000

/* DVP_HT :: HDMI_PTHRU_AVMUTE_CFG :: HR_TMDS_SHUTOFF_EN [00:00] */
#define BCHP_DVP_HT_HDMI_PTHRU_AVMUTE_CFG_HR_TMDS_SHUTOFF_EN_MASK  0x00000001
#define BCHP_DVP_HT_HDMI_PTHRU_AVMUTE_CFG_HR_TMDS_SHUTOFF_EN_SHIFT 0
#define BCHP_DVP_HT_HDMI_PTHRU_AVMUTE_CFG_HR_TMDS_SHUTOFF_EN_DEFAULT 0x00000000

/***************************************************************************
 *HDMI_PTHRU_FILL_STATUS_CTL - HDMI Pass-through Fill Status Control
 ***************************************************************************/
/* DVP_HT :: HDMI_PTHRU_FILL_STATUS_CTL :: reserved0 [31:01] */
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_CTL_reserved0_MASK      0xfffffffe
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_CTL_reserved0_SHIFT     1

/* DVP_HT :: HDMI_PTHRU_FILL_STATUS_CTL :: RESTART_FILL_CHECK [00:00] */
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_CTL_RESTART_FILL_CHECK_MASK 0x00000001
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_CTL_RESTART_FILL_CHECK_SHIFT 0
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_CTL_RESTART_FILL_CHECK_DEFAULT 0x00000000

/***************************************************************************
 *HDMI_PTHRU_FILL_STATUS - HDMI Pass-through Fill Status
 ***************************************************************************/
/* DVP_HT :: HDMI_PTHRU_FILL_STATUS :: reserved0 [31:16] */
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_reserved0_MASK          0xffff0000
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_reserved0_SHIFT         16

/* DVP_HT :: HDMI_PTHRU_FILL_STATUS :: MAX_FILL_LEVEL [15:08] */
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_MAX_FILL_LEVEL_MASK     0x0000ff00
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_MAX_FILL_LEVEL_SHIFT    8

/* DVP_HT :: HDMI_PTHRU_FILL_STATUS :: MIN_FILL_LEVEL [07:00] */
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_MIN_FILL_LEVEL_MASK     0x000000ff
#define BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS_MIN_FILL_LEVEL_SHIFT    0

/***************************************************************************
 *VEC_INTERFACE_CFG - VEC Interface Pixel Configuration
 ***************************************************************************/
/* DVP_HT :: VEC_INTERFACE_CFG :: reserved0 [31:04] */
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_reserved0_MASK               0xfffffff0
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_reserved0_SHIFT              4

/* DVP_HT :: VEC_INTERFACE_CFG :: SEL_422 [03:02] */
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_SEL_422_MASK                 0x0000000c
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_SEL_422_SHIFT                2
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_SEL_422_DEFAULT              0x00000000
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_SEL_422_FORMAT_444           0
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_SEL_422_FORMAT_420           1
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_SEL_422_FORMAT_422_Legacy    2
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_SEL_422_FORMAT_422_PackedPixel 3

/* DVP_HT :: VEC_INTERFACE_CFG :: PIXEL_MAP [01:00] */
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_PIXEL_MAP_MASK               0x00000003
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_PIXEL_MAP_SHIFT              0
#define BCHP_DVP_HT_VEC_INTERFACE_CFG_PIXEL_MAP_DEFAULT            0x00000000

/***************************************************************************
 *VEC_INTERFACE_XBAR - VEC Interface Data Crossbar
 ***************************************************************************/
/* DVP_HT :: VEC_INTERFACE_XBAR :: reserved0 [31:23] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved0_MASK              0xff800000
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved0_SHIFT             23

/* DVP_HT :: VEC_INTERFACE_XBAR :: VID_OUT5_SEL [22:20] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT5_SEL_MASK           0x00700000
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT5_SEL_SHIFT          20
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT5_SEL_DEFAULT        0x00000005

/* DVP_HT :: VEC_INTERFACE_XBAR :: reserved1 [19:19] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved1_MASK              0x00080000
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved1_SHIFT             19

/* DVP_HT :: VEC_INTERFACE_XBAR :: VID_OUT4_SEL [18:16] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT4_SEL_MASK           0x00070000
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT4_SEL_SHIFT          16
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT4_SEL_DEFAULT        0x00000004

/* DVP_HT :: VEC_INTERFACE_XBAR :: reserved2 [15:15] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved2_MASK              0x00008000
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved2_SHIFT             15

/* DVP_HT :: VEC_INTERFACE_XBAR :: VID_OUT3_SEL [14:12] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT3_SEL_MASK           0x00007000
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT3_SEL_SHIFT          12
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT3_SEL_DEFAULT        0x00000003

/* DVP_HT :: VEC_INTERFACE_XBAR :: reserved3 [11:11] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved3_MASK              0x00000800
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved3_SHIFT             11

/* DVP_HT :: VEC_INTERFACE_XBAR :: VID_OUT2_SEL [10:08] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT2_SEL_MASK           0x00000700
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT2_SEL_SHIFT          8
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT2_SEL_DEFAULT        0x00000002

/* DVP_HT :: VEC_INTERFACE_XBAR :: reserved4 [07:07] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved4_MASK              0x00000080
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved4_SHIFT             7

/* DVP_HT :: VEC_INTERFACE_XBAR :: VID_OUT1_SEL [06:04] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT1_SEL_MASK           0x00000070
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT1_SEL_SHIFT          4
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT1_SEL_DEFAULT        0x00000001

/* DVP_HT :: VEC_INTERFACE_XBAR :: reserved5 [03:03] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved5_MASK              0x00000008
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_reserved5_SHIFT             3

/* DVP_HT :: VEC_INTERFACE_XBAR :: VID_OUT0_SEL [02:00] */
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT0_SEL_MASK           0x00000007
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT0_SEL_SHIFT          0
#define BCHP_DVP_HT_VEC_INTERFACE_XBAR_VID_OUT0_SEL_DEFAULT        0x00000000

/***************************************************************************
 *DVP_HT_TIMER_1S_CONTROL - DVP_HT 1 Second Timer Control
 ***************************************************************************/
/* DVP_HT :: DVP_HT_TIMER_1S_CONTROL :: FASTEST [31:31] */
#define BCHP_DVP_HT_DVP_HT_TIMER_1S_CONTROL_FASTEST_MASK           0x80000000
#define BCHP_DVP_HT_DVP_HT_TIMER_1S_CONTROL_FASTEST_SHIFT          31
#define BCHP_DVP_HT_DVP_HT_TIMER_1S_CONTROL_FASTEST_DEFAULT        0x00000000

/* DVP_HT :: DVP_HT_TIMER_1S_CONTROL :: reserved0 [30:10] */
#define BCHP_DVP_HT_DVP_HT_TIMER_1S_CONTROL_reserved0_MASK         0x7ffffc00
#define BCHP_DVP_HT_DVP_HT_TIMER_1S_CONTROL_reserved0_SHIFT        10

/* DVP_HT :: DVP_HT_TIMER_1S_CONTROL :: PERIOD [09:00] */
#define BCHP_DVP_HT_DVP_HT_TIMER_1S_CONTROL_PERIOD_MASK            0x000003ff
#define BCHP_DVP_HT_DVP_HT_TIMER_1S_CONTROL_PERIOD_SHIFT           0
#define BCHP_DVP_HT_DVP_HT_TIMER_1S_CONTROL_PERIOD_DEFAULT         0x000003e7

/***************************************************************************
 *DVP_HT_TIMER_1MS_CONTROL - DVP_HT 1 msec Timer Control
 ***************************************************************************/
/* DVP_HT :: DVP_HT_TIMER_1MS_CONTROL :: FASTEST [31:31] */
#define BCHP_DVP_HT_DVP_HT_TIMER_1MS_CONTROL_FASTEST_MASK          0x80000000
#define BCHP_DVP_HT_DVP_HT_TIMER_1MS_CONTROL_FASTEST_SHIFT         31
#define BCHP_DVP_HT_DVP_HT_TIMER_1MS_CONTROL_FASTEST_DEFAULT       0x00000000

/* DVP_HT :: DVP_HT_TIMER_1MS_CONTROL :: reserved0 [30:15] */
#define BCHP_DVP_HT_DVP_HT_TIMER_1MS_CONTROL_reserved0_MASK        0x7fff8000
#define BCHP_DVP_HT_DVP_HT_TIMER_1MS_CONTROL_reserved0_SHIFT       15

/* DVP_HT :: DVP_HT_TIMER_1MS_CONTROL :: PERIOD [14:00] */
#define BCHP_DVP_HT_DVP_HT_TIMER_1MS_CONTROL_PERIOD_MASK           0x00007fff
#define BCHP_DVP_HT_DVP_HT_TIMER_1MS_CONTROL_PERIOD_SHIFT          0
#define BCHP_DVP_HT_DVP_HT_TIMER_1MS_CONTROL_PERIOD_DEFAULT        0x00006977

/***************************************************************************
 *DVP_HT_TIMER_1US_CONTROL - DVP_HT 1 usec Timer Control
 ***************************************************************************/
/* DVP_HT :: DVP_HT_TIMER_1US_CONTROL :: FASTEST [31:31] */
#define BCHP_DVP_HT_DVP_HT_TIMER_1US_CONTROL_FASTEST_MASK          0x80000000
#define BCHP_DVP_HT_DVP_HT_TIMER_1US_CONTROL_FASTEST_SHIFT         31
#define BCHP_DVP_HT_DVP_HT_TIMER_1US_CONTROL_FASTEST_DEFAULT       0x00000000

/* DVP_HT :: DVP_HT_TIMER_1US_CONTROL :: reserved0 [30:06] */
#define BCHP_DVP_HT_DVP_HT_TIMER_1US_CONTROL_reserved0_MASK        0x7fffffc0
#define BCHP_DVP_HT_DVP_HT_TIMER_1US_CONTROL_reserved0_SHIFT       6

/* DVP_HT :: DVP_HT_TIMER_1US_CONTROL :: PERIOD [05:00] */
#define BCHP_DVP_HT_DVP_HT_TIMER_1US_CONTROL_PERIOD_MASK           0x0000003f
#define BCHP_DVP_HT_DVP_HT_TIMER_1US_CONTROL_PERIOD_SHIFT          0
#define BCHP_DVP_HT_DVP_HT_TIMER_1US_CONTROL_PERIOD_DEFAULT        0x0000001a

/***************************************************************************
 *DVP_HT_FREQ_MEASURE_CONTROL - DVP_HT Frequency Measure Control
 ***************************************************************************/
/* DVP_HT :: DVP_HT_FREQ_MEASURE_CONTROL :: reserved0 [31:12] */
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_reserved0_MASK     0xfffff000
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_reserved0_SHIFT    12

/* DVP_HT :: DVP_HT_FREQ_MEASURE_CONTROL :: SOURCE [11:08] */
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_MASK        0x00000f00
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_SHIFT       8
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_DEFAULT     0x00000000
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_PIXEL_CLK   0
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_PHY_RM_CLK  1
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_CLK_108     2
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_CLK_216     3
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_CLK_VEC     4
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_CLK_IIC     5
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_PLL_LOCK    6
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_MAI_BUS_SYNC 7
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_SOURCE_SYS_CLK     8

/* DVP_HT :: DVP_HT_FREQ_MEASURE_CONTROL :: reserved1 [07:06] */
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_reserved1_MASK     0x000000c0
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_reserved1_SHIFT    6

/* DVP_HT :: DVP_HT_FREQ_MEASURE_CONTROL :: RESOLUTION [05:04] */
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_RESOLUTION_MASK    0x00000030
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_RESOLUTION_SHIFT   4
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_RESOLUTION_DEFAULT 0x00000001

/* DVP_HT :: DVP_HT_FREQ_MEASURE_CONTROL :: reserved2 [03:03] */
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_reserved2_MASK     0x00000008
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_reserved2_SHIFT    3

/* DVP_HT :: DVP_HT_FREQ_MEASURE_CONTROL :: DIVIDE_EN [02:02] */
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_DIVIDE_EN_MASK     0x00000004
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_DIVIDE_EN_SHIFT    2
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_DIVIDE_EN_DEFAULT  0x00000000

/* DVP_HT :: DVP_HT_FREQ_MEASURE_CONTROL :: CLEAR [01:01] */
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_CLEAR_MASK         0x00000002
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_CLEAR_SHIFT        1
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_CLEAR_DEFAULT      0x00000000

/* DVP_HT :: DVP_HT_FREQ_MEASURE_CONTROL :: ENABLE [00:00] */
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_ENABLE_MASK        0x00000001
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_ENABLE_SHIFT       0
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_CONTROL_ENABLE_DEFAULT     0x00000000

/***************************************************************************
 *DVP_HT_FREQ_MEASURE - DVP_HT Freqency Measure
 ***************************************************************************/
/* DVP_HT :: DVP_HT_FREQ_MEASURE :: VALUE [31:00] */
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_VALUE_MASK                 0xffffffff
#define BCHP_DVP_HT_DVP_HT_FREQ_MEASURE_VALUE_SHIFT                0

/***************************************************************************
 *DVP_HT_MAX_FREQ - DVP_HT Freqency Measurement Max Value
 ***************************************************************************/
/* DVP_HT :: DVP_HT_MAX_FREQ :: VALUE [31:00] */
#define BCHP_DVP_HT_DVP_HT_MAX_FREQ_VALUE_MASK                     0xffffffff
#define BCHP_DVP_HT_DVP_HT_MAX_FREQ_VALUE_SHIFT                    0

/***************************************************************************
 *DVP_HT_MIN_FREQ - DVP_HT Freqency Measurement Min Value
 ***************************************************************************/
/* DVP_HT :: DVP_HT_MIN_FREQ :: VALUE [31:00] */
#define BCHP_DVP_HT_DVP_HT_MIN_FREQ_VALUE_MASK                     0xffffffff
#define BCHP_DVP_HT_DVP_HT_MIN_FREQ_VALUE_SHIFT                    0

/***************************************************************************
 *DVP_HT_HDCP_CONSTRAIN_CFG - DVP_HT HDCP Constrain Configuration
 ***************************************************************************/
/* DVP_HT :: DVP_HT_HDCP_CONSTRAIN_CFG :: reserved0 [31:25] */
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_reserved0_MASK       0xfe000000
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_reserved0_SHIFT      25

/* DVP_HT :: DVP_HT_HDCP_CONSTRAIN_CFG :: CONSTRAIN_AV [24:24] */
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CONSTRAIN_AV_MASK    0x01000000
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CONSTRAIN_AV_SHIFT   24
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CONSTRAIN_AV_DEFAULT 0x00000000
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CONSTRAIN_AV_DISABLE 0
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CONSTRAIN_AV_ENABLE  1

/* DVP_HT :: DVP_HT_HDCP_CONSTRAIN_CFG :: CH2 [23:16] */
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CH2_MASK             0x00ff0000
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CH2_SHIFT            16
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CH2_DEFAULT          0x000000d4

/* DVP_HT :: DVP_HT_HDCP_CONSTRAIN_CFG :: CH1 [15:08] */
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CH1_MASK             0x0000ff00
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CH1_SHIFT            8
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CH1_DEFAULT          0x00000033

/* DVP_HT :: DVP_HT_HDCP_CONSTRAIN_CFG :: CH0 [07:00] */
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CH0_MASK             0x000000ff
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CH0_SHIFT            0
#define BCHP_DVP_HT_DVP_HT_HDCP_CONSTRAIN_CFG_CH0_DEFAULT          0x0000006d

/***************************************************************************
 *SPARE_REGISTER_BITS_0 - Spare Bits For ECO's
 ***************************************************************************/
/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_31 [31:31] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_31_MASK        0x80000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_31_SHIFT       31
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_31_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_30 [30:30] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_30_MASK        0x40000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_30_SHIFT       30
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_30_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_29 [29:29] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_29_MASK        0x20000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_29_SHIFT       29
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_29_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_28 [28:28] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_28_MASK        0x10000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_28_SHIFT       28
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_28_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_27 [27:27] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_27_MASK        0x08000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_27_SHIFT       27
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_27_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_26 [26:26] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_26_MASK        0x04000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_26_SHIFT       26
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_26_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_25 [25:25] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_25_MASK        0x02000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_25_SHIFT       25
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_25_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_24 [24:24] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_24_MASK        0x01000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_24_SHIFT       24
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_24_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_23 [23:23] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_23_MASK        0x00800000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_23_SHIFT       23
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_23_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_22 [22:22] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_22_MASK        0x00400000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_22_SHIFT       22
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_22_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_21 [21:21] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_21_MASK        0x00200000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_21_SHIFT       21
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_21_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_20 [20:20] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_20_MASK        0x00100000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_20_SHIFT       20
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_20_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_19 [19:19] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_19_MASK        0x00080000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_19_SHIFT       19
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_19_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_18 [18:18] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_18_MASK        0x00040000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_18_SHIFT       18
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_18_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_17 [17:17] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_17_MASK        0x00020000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_17_SHIFT       17
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_17_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_16 [16:16] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_16_MASK        0x00010000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_16_SHIFT       16
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_16_DEFAULT     0x00000001

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_15 [15:15] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_15_MASK        0x00008000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_15_SHIFT       15
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_15_DEFAULT     0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_14 [14:14] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_14_MASK        0x00004000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_14_SHIFT       14
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_14_DEFAULT     0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_13 [13:13] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_13_MASK        0x00002000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_13_SHIFT       13
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_13_DEFAULT     0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_12 [12:12] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_12_MASK        0x00001000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_12_SHIFT       12
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_12_DEFAULT     0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_11 [11:11] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_11_MASK        0x00000800
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_11_SHIFT       11
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_11_DEFAULT     0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_10 [10:10] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_10_MASK        0x00000400
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_10_SHIFT       10
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_10_DEFAULT     0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_9 [09:09] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_9_MASK         0x00000200
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_9_SHIFT        9
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_9_DEFAULT      0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_8 [08:08] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_8_MASK         0x00000100
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_8_SHIFT        8
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_8_DEFAULT      0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_7 [07:07] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_7_MASK         0x00000080
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_7_SHIFT        7
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_7_DEFAULT      0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_6 [06:06] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_6_MASK         0x00000040
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_6_SHIFT        6
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_6_DEFAULT      0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_5 [05:05] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_5_MASK         0x00000020
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_5_SHIFT        5
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_5_DEFAULT      0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_4 [04:04] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_4_MASK         0x00000010
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_4_SHIFT        4
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_4_DEFAULT      0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_3 [03:03] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_3_MASK         0x00000008
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_3_SHIFT        3
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_3_DEFAULT      0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_2 [02:02] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_2_MASK         0x00000004
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_2_SHIFT        2
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_2_DEFAULT      0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_1 [01:01] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_1_MASK         0x00000002
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_1_SHIFT        1
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_1_DEFAULT      0x00000000

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_0 [00:00] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_0_MASK         0x00000001
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_0_SHIFT        0
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_0_DEFAULT      0x00000000

#endif /* #ifndef BCHP_DVP_HT_H__ */

/* End of File */
