-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "10/18/2023 22:39:12"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	VGA_contr IS
    PORT (
	PS2_CLK : INOUT std_logic;
	PS2_DAT : INOUT std_logic;
	hsync : OUT std_logic;
	KEY0 : IN std_logic;
	fpga_clk : IN std_logic;
	vsync : OUT std_logic;
	sram_ce : OUT std_logic;
	sram_oe : OUT std_logic;
	sram_lb : OUT std_logic;
	sram_ub : OUT std_logic;
	sram_we : OUT std_logic;
	vga_clk : OUT std_logic;
	vga_blank : OUT std_logic;
	vga_sync : OUT std_logic;
	sram_data : IN std_logic_vector(15 DOWNTO 0);
	dacdat : OUT std_logic;
	adcdat : IN std_logic;
	mclk : OUT std_logic;
	bclk : OUT std_logic;
	adclrc : OUT std_logic;
	daclrc : OUT std_logic;
	HEX6 : OUT std_logic_vector(0 TO 6);
	HEX7 : OUT std_logic_vector(0 TO 6);
	sram_addr : OUT std_logic_vector(19 DOWNTO 0);
	vga_b : OUT std_logic_vector(7 DOWNTO 0);
	vga_g : OUT std_logic_vector(7 DOWNTO 0);
	vga_r : OUT std_logic_vector(7 DOWNTO 0)
	);
END VGA_contr;

-- Design Ports Information
-- hsync	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vsync	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_ce	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_oe	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_lb	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_ub	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_we	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_clk	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_blank	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dacdat	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mclk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- bclk	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adclrc	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- daclrc	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_addr[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fpga_clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY0	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sram_data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adcdat	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF VGA_contr IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_hsync : std_logic;
SIGNAL ww_KEY0 : std_logic;
SIGNAL ww_fpga_clk : std_logic;
SIGNAL ww_vsync : std_logic;
SIGNAL ww_sram_ce : std_logic;
SIGNAL ww_sram_oe : std_logic;
SIGNAL ww_sram_lb : std_logic;
SIGNAL ww_sram_ub : std_logic;
SIGNAL ww_sram_we : std_logic;
SIGNAL ww_vga_clk : std_logic;
SIGNAL ww_vga_blank : std_logic;
SIGNAL ww_vga_sync : std_logic;
SIGNAL ww_sram_data : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dacdat : std_logic;
SIGNAL ww_adcdat : std_logic;
SIGNAL ww_mclk : std_logic;
SIGNAL ww_bclk : std_logic;
SIGNAL ww_adclrc : std_logic;
SIGNAL ww_daclrc : std_logic;
SIGNAL ww_HEX6 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX7 : std_logic_vector(0 TO 6);
SIGNAL ww_sram_addr : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_vga_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_r : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst5|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst5|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst5|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst5|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst5|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst5|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fpga_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|vol_ctrl[3]~0_combout\ : std_logic;
SIGNAL \inst3|vol_ctrl[6]~6_combout\ : std_logic;
SIGNAL \inst3|vol_ctrl[7]~8_combout\ : std_logic;
SIGNAL \inst3|vol_ctrl[8]~10_combout\ : std_logic;
SIGNAL \inst3|Add8~0_combout\ : std_logic;
SIGNAL \inst3|Add8~1\ : std_logic;
SIGNAL \inst3|Add8~2_combout\ : std_logic;
SIGNAL \inst3|Add8~3\ : std_logic;
SIGNAL \inst3|Add8~4_combout\ : std_logic;
SIGNAL \inst3|Add8~5\ : std_logic;
SIGNAL \inst3|Add8~6_combout\ : std_logic;
SIGNAL \inst3|Add8~7\ : std_logic;
SIGNAL \inst3|Add8~8_combout\ : std_logic;
SIGNAL \inst3|Add8~9\ : std_logic;
SIGNAL \inst3|Add8~10_combout\ : std_logic;
SIGNAL \inst3|Add10~0_combout\ : std_logic;
SIGNAL \inst3|Add10~1\ : std_logic;
SIGNAL \inst3|Add10~2_combout\ : std_logic;
SIGNAL \inst3|Add10~3\ : std_logic;
SIGNAL \inst3|Add10~4_combout\ : std_logic;
SIGNAL \inst3|Add10~5\ : std_logic;
SIGNAL \inst3|Add10~6_combout\ : std_logic;
SIGNAL \inst3|Add10~7\ : std_logic;
SIGNAL \inst3|Add10~8_combout\ : std_logic;
SIGNAL \inst3|Add10~9\ : std_logic;
SIGNAL \inst3|Add10~10_combout\ : std_logic;
SIGNAL \inst3|Add10~11\ : std_logic;
SIGNAL \inst3|Add10~12_combout\ : std_logic;
SIGNAL \inst3|Add10~13\ : std_logic;
SIGNAL \inst3|Add10~14_combout\ : std_logic;
SIGNAL \inst3|LessThan10~1_cout\ : std_logic;
SIGNAL \inst3|LessThan10~3_cout\ : std_logic;
SIGNAL \inst3|LessThan10~5_cout\ : std_logic;
SIGNAL \inst3|LessThan10~7_cout\ : std_logic;
SIGNAL \inst3|LessThan10~9_cout\ : std_logic;
SIGNAL \inst3|LessThan10~11_cout\ : std_logic;
SIGNAL \inst3|LessThan10~13_cout\ : std_logic;
SIGNAL \inst3|LessThan10~15_cout\ : std_logic;
SIGNAL \inst3|LessThan10~17_cout\ : std_logic;
SIGNAL \inst3|LessThan10~18_combout\ : std_logic;
SIGNAL \inst3|Add6~4_combout\ : std_logic;
SIGNAL \inst3|Add4~6_combout\ : std_logic;
SIGNAL \inst3|Add6~8_combout\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|a_combined[3]~22_combout\ : std_logic;
SIGNAL \inst2|a_combined[6]~28_combout\ : std_logic;
SIGNAL \inst2|a_combined[11]~38_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~6_combout\ : std_logic;
SIGNAL \inst2|Add16~0_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~6_combout\ : std_logic;
SIGNAL \inst2|S_S1[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~8_combout\ : std_logic;
SIGNAL \inst2|Add16~3_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~8_combout\ : std_logic;
SIGNAL \inst2|S_S2[1]~16_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~10_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~12_combout\ : std_logic;
SIGNAL \inst2|Add16~6_combout\ : std_logic;
SIGNAL \inst2|S_S2[2]~18_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~12_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~15_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~12_combout\ : std_logic;
SIGNAL \inst2|Add17~9_combout\ : std_logic;
SIGNAL \inst2|S_S2[3]~20_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~18_combout\ : std_logic;
SIGNAL \inst2|Add16~12_combout\ : std_logic;
SIGNAL \inst2|S_S1[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~21_combout\ : std_logic;
SIGNAL \inst2|Add16~15_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~21_combout\ : std_logic;
SIGNAL \inst2|S_S1[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~18_combout\ : std_logic;
SIGNAL \inst2|Add16~18_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~24_combout\ : std_logic;
SIGNAL \inst2|S_S1[6]~27_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~27_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~27_combout\ : std_logic;
SIGNAL \inst2|Add17~21_combout\ : std_logic;
SIGNAL \inst2|S_S2[7]~28_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~22_combout\ : std_logic;
SIGNAL \inst2|Add16~24_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~30_combout\ : std_logic;
SIGNAL \inst2|S_S1[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~33_combout\ : std_logic;
SIGNAL \inst2|Add16~27_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~33_combout\ : std_logic;
SIGNAL \inst2|S_S1[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~27\ : std_logic;
SIGNAL \inst2|psac_a|Add1~36_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~36_combout\ : std_logic;
SIGNAL \inst2|Add17~30_combout\ : std_logic;
SIGNAL \inst2|S_S2[10]~34_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~28_combout\ : std_logic;
SIGNAL \inst2|Add16~34\ : std_logic;
SIGNAL \inst2|Add17~33_combout\ : std_logic;
SIGNAL \inst2|S_S2[11]~36_combout\ : std_logic;
SIGNAL \inst2|Add16~36_combout\ : std_logic;
SIGNAL \inst2|S_S2[12]~38_combout\ : std_logic;
SIGNAL \inst2|S_S1[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~6_combout\ : std_logic;
SIGNAL \inst2|Add14~0_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~6_combout\ : std_logic;
SIGNAL \inst2|Add15~0_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~6_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~6_combout\ : std_logic;
SIGNAL \inst2|Add13~0_combout\ : std_logic;
SIGNAL \inst2|S_S3[0]~14_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~8_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~9_combout\ : std_logic;
SIGNAL \inst2|Add14~3_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~9_combout\ : std_logic;
SIGNAL \inst2|S_S4[1]~16_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~8_combout\ : std_logic;
SIGNAL \inst2|Add12~3_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~9_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~10_combout\ : std_logic;
SIGNAL \inst2|Add14~6_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~10_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~12_combout\ : std_logic;
SIGNAL \inst2|Add15~6_combout\ : std_logic;
SIGNAL \inst2|S_S4[2]~18_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~10_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~12_combout\ : std_logic;
SIGNAL \inst2|Add12~6_combout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~10_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~12_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~15_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~15_combout\ : std_logic;
SIGNAL \inst2|Add15~9_combout\ : std_logic;
SIGNAL \inst2|S_S4[3]~20_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~12_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~15_combout\ : std_logic;
SIGNAL \inst2|Add13~9_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~14_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~18_combout\ : std_logic;
SIGNAL \inst2|Add15~12_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~18_combout\ : std_logic;
SIGNAL \inst2|Add12~12_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~18_combout\ : std_logic;
SIGNAL \inst2|S_S3[4]~22_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~21_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~16_combout\ : std_logic;
SIGNAL \inst2|Add15~15_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~21_combout\ : std_logic;
SIGNAL \inst2|Add13~15_combout\ : std_logic;
SIGNAL \inst2|S_S3[5]~24_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~18_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~24_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~18_combout\ : std_logic;
SIGNAL \inst2|Add15~18_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~24_combout\ : std_logic;
SIGNAL \inst2|Add13~18_combout\ : std_logic;
SIGNAL \inst2|S_S3[6]~26_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~27_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~27_combout\ : std_logic;
SIGNAL \inst2|Add15~21_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~27_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~27_combout\ : std_logic;
SIGNAL \inst2|Add13~21_combout\ : std_logic;
SIGNAL \inst2|S_S3[7]~28_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~30_combout\ : std_logic;
SIGNAL \inst2|Add14~24_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~30_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~22_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~31\ : std_logic;
SIGNAL \inst2|psac_d|Add1~22_combout\ : std_logic;
SIGNAL \inst2|Add13~24_combout\ : std_logic;
SIGNAL \inst2|S_S3[8]~30_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~33_combout\ : std_logic;
SIGNAL \inst2|Add14~27_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~33_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~33_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~34\ : std_logic;
SIGNAL \inst2|Add12~27_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~33_combout\ : std_logic;
SIGNAL \inst2|S_S3[9]~32_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~26_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~37\ : std_logic;
SIGNAL \inst2|Add14~30_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~36_combout\ : std_logic;
SIGNAL \inst2|S_S4[10]~34_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~36_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~37\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~36_combout\ : std_logic;
SIGNAL \inst2|Add13~30_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~39_combout\ : std_logic;
SIGNAL \inst2|Add14~34\ : std_logic;
SIGNAL \inst2|Add15~33_combout\ : std_logic;
SIGNAL \inst2|S_S4[11]~36_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~39_combout\ : std_logic;
SIGNAL \inst2|Add12~34\ : std_logic;
SIGNAL \inst2|Add13~33_combout\ : std_logic;
SIGNAL \inst2|Add14~36_combout\ : std_logic;
SIGNAL \inst2|Add12~36_combout\ : std_logic;
SIGNAL \inst2|S_S3[12]~38_combout\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~16\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~17\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|x_a_sharp[7]~27_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|x_f[12]~29_combout\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|x_d_sharp[5]~20_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \i_hs_gen|Equal0~2_combout\ : std_logic;
SIGNAL \inst3|process_3~10_combout\ : std_logic;
SIGNAL \inst3|process_3~11_combout\ : std_logic;
SIGNAL \inst3|process_0~1_combout\ : std_logic;
SIGNAL \inst3|process_3~14_combout\ : std_logic;
SIGNAL \inst3|process_3~15_combout\ : std_logic;
SIGNAL \inst3|process_3~23_combout\ : std_logic;
SIGNAL \inst3|process_3~27_combout\ : std_logic;
SIGNAL \inst3|process_0~2_combout\ : std_logic;
SIGNAL \inst3|process_3~34_combout\ : std_logic;
SIGNAL \inst3|process_3~38_combout\ : std_logic;
SIGNAL \inst3|process_3~40_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~4_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~5_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~6_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~7_combout\ : std_logic;
SIGNAL \inst3|process_0~3_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~8_combout\ : std_logic;
SIGNAL \inst3|LessThan7~4_combout\ : std_logic;
SIGNAL \inst3|LessThan11~0_combout\ : std_logic;
SIGNAL \inst3|LessThan11~1_combout\ : std_logic;
SIGNAL \inst3|Mult0|mult_core|romout[0][7]~1_combout\ : std_logic;
SIGNAL \inst3|Mult0|mult_core|romout[0][5]~3_combout\ : std_logic;
SIGNAL \inst3|Mult0|mult_core|romout[0][2]~6_combout\ : std_logic;
SIGNAL \inst3|LessThan11~2_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~25_combout\ : std_logic;
SIGNAL \inst3|Add7~0_combout\ : std_logic;
SIGNAL \inst3|Add10~16_combout\ : std_logic;
SIGNAL \inst3|Add10~17_combout\ : std_logic;
SIGNAL \inst3|Add10~18_combout\ : std_logic;
SIGNAL \inst3|Add10~19_combout\ : std_logic;
SIGNAL \inst3|Add10~20_combout\ : std_logic;
SIGNAL \inst3|Add10~21_combout\ : std_logic;
SIGNAL \inst3|balr_ctrl[3]~0_combout\ : std_logic;
SIGNAL \inst3|balr_ctrl[2]~1_combout\ : std_logic;
SIGNAL \inst3|balr_ctrl[1]~2_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~26_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~27_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~28_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~29_combout\ : std_logic;
SIGNAL \inst3|LessThan6~0_combout\ : std_logic;
SIGNAL \inst3|LessThan6~1_combout\ : std_logic;
SIGNAL \inst3|LessThan6~2_combout\ : std_logic;
SIGNAL \inst3|LessThan6~3_combout\ : std_logic;
SIGNAL \inst3|LessThan6~4_combout\ : std_logic;
SIGNAL \inst3|LessThan6~5_combout\ : std_logic;
SIGNAL \inst3|LessThan6~6_combout\ : std_logic;
SIGNAL \inst3|LessThan6~7_combout\ : std_logic;
SIGNAL \inst3|LessThan6~8_combout\ : std_logic;
SIGNAL \inst3|LessThan6~9_combout\ : std_logic;
SIGNAL \inst3|Add2~2_combout\ : std_logic;
SIGNAL \inst3|Add2~3_combout\ : std_logic;
SIGNAL \inst3|Add2~4_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~30_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~35_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~36_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~39_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~40_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~41_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~42_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~43_combout\ : std_logic;
SIGNAL \inst3|process_3~46_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~49_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~50_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~51_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[4]~56_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[4]~58_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~2_combout\ : std_logic;
SIGNAL \inst|current_volume[3]~1_combout\ : std_logic;
SIGNAL \inst|current_volume~4_combout\ : std_logic;
SIGNAL \inst|current_panning~7_combout\ : std_logic;
SIGNAL \inst|current_panning[2]~11_combout\ : std_logic;
SIGNAL \inst|Equal2~1_combout\ : std_logic;
SIGNAL \inst|Equal22~0_combout\ : std_logic;
SIGNAL \i_pixreg|pixcode2~3_combout\ : std_logic;
SIGNAL \i_pixreg|pixcode2~4_combout\ : std_logic;
SIGNAL \i_pixreg|pixcode2~6_combout\ : std_logic;
SIGNAL \inst1|result_r~2_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~3_combout\ : std_logic;
SIGNAL \inst|Equal30~0_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst5|RDAC_out[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|result_r~3_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~4_combout\ : std_logic;
SIGNAL \inst1|result_r~4_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~5_combout\ : std_logic;
SIGNAL \inst1|result_r~5_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~6_combout\ : std_logic;
SIGNAL \inst1|result_r~6_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~7_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|tx~1_combout\ : std_logic;
SIGNAL \inst1|result_r~7_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~8_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~8_combout\ : std_logic;
SIGNAL \inst2|Add16~2_combout\ : std_logic;
SIGNAL \inst2|AS_B~0_combout\ : std_logic;
SIGNAL \inst2|GS_A~1_combout\ : std_logic;
SIGNAL \inst2|Add16~5_combout\ : std_logic;
SIGNAL \inst2|AS_B~1_combout\ : std_logic;
SIGNAL \inst2|GS_A~2_combout\ : std_logic;
SIGNAL \inst2|Add16~8_combout\ : std_logic;
SIGNAL \inst2|GS_A~3_combout\ : std_logic;
SIGNAL \inst2|AS_B~3_combout\ : std_logic;
SIGNAL \inst2|Add17~11_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~20_combout\ : std_logic;
SIGNAL \inst2|Add16~14_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~23_combout\ : std_logic;
SIGNAL \inst2|Add16~17_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~23_combout\ : std_logic;
SIGNAL \inst2|GS_A~6_combout\ : std_logic;
SIGNAL \inst2|Add16~20_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~26_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~29_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~29_combout\ : std_logic;
SIGNAL \inst2|Add17~23_combout\ : std_logic;
SIGNAL \inst2|GS_A~8_combout\ : std_logic;
SIGNAL \inst2|Add16~26_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~32_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~35_combout\ : std_logic;
SIGNAL \inst2|Add16~29_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~35_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~38_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~38_combout\ : std_logic;
SIGNAL \inst2|Add17~32_combout\ : std_logic;
SIGNAL \inst2|GS_A~11_combout\ : std_logic;
SIGNAL \inst2|Add17~35_combout\ : std_logic;
SIGNAL \inst2|Add16~38_combout\ : std_logic;
SIGNAL \inst1|result_r~8_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~9_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~8_combout\ : std_logic;
SIGNAL \inst2|Add14~2_combout\ : std_logic;
SIGNAL \inst2|C_CS~0_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~8_combout\ : std_logic;
SIGNAL \inst2|Add13~2_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~11_combout\ : std_logic;
SIGNAL \inst2|Add14~5_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~11_combout\ : std_logic;
SIGNAL \inst2|C_CS~1_combout\ : std_logic;
SIGNAL \inst2|Add12~5_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~11_combout\ : std_logic;
SIGNAL \inst2|E_F~2_combout\ : std_logic;
SIGNAL \inst2|Add14~8_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~14_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~14_combout\ : std_logic;
SIGNAL \inst2|Add12~8_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~17_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~17_combout\ : std_logic;
SIGNAL \inst2|Add15~11_combout\ : std_logic;
SIGNAL \inst2|C_CS~3_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~17_combout\ : std_logic;
SIGNAL \inst2|Add13~11_combout\ : std_logic;
SIGNAL \inst2|G_FS~4_combout\ : std_logic;
SIGNAL \inst2|Add15~14_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~20_combout\ : std_logic;
SIGNAL \inst2|Add12~14_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~20_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~23_combout\ : std_logic;
SIGNAL \inst2|G_FS~5_combout\ : std_logic;
SIGNAL \inst2|Add15~17_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~23_combout\ : std_logic;
SIGNAL \inst2|Add13~17_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~26_combout\ : std_logic;
SIGNAL \inst2|G_FS~6_combout\ : std_logic;
SIGNAL \inst2|Add15~20_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~26_combout\ : std_logic;
SIGNAL \inst2|Add13~20_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~29_combout\ : std_logic;
SIGNAL \inst2|Add15~23_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~29_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~29_combout\ : std_logic;
SIGNAL \inst2|Add13~23_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~32_combout\ : std_logic;
SIGNAL \inst2|Add14~26_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~32_combout\ : std_logic;
SIGNAL \inst2|C_CS~8_combout\ : std_logic;
SIGNAL \inst2|D_DS~8_combout\ : std_logic;
SIGNAL \inst2|Add13~26_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~35_combout\ : std_logic;
SIGNAL \inst2|Add14~29_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~35_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~35_combout\ : std_logic;
SIGNAL \inst2|Add12~29_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~35_combout\ : std_logic;
SIGNAL \inst2|E_F~10_combout\ : std_logic;
SIGNAL \inst2|Add14~32_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~38_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~38_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~38_combout\ : std_logic;
SIGNAL \inst2|Add13~32_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~41_combout\ : std_logic;
SIGNAL \inst2|Add15~35_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~41_combout\ : std_logic;
SIGNAL \inst2|Add13~35_combout\ : std_logic;
SIGNAL \inst2|Add14~38_combout\ : std_logic;
SIGNAL \inst2|Add12~38_combout\ : std_logic;
SIGNAL \inst1|result_r~9_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~10_combout\ : std_logic;
SIGNAL \inst1|result_r~10_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~11_combout\ : std_logic;
SIGNAL \inst1|result_r~11_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~12_combout\ : std_logic;
SIGNAL \inst1|result_r~12_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~13_combout\ : std_logic;
SIGNAL \inst1|result_r~13_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~14_combout\ : std_logic;
SIGNAL \inst1|result_r~14_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~15_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg[0]~16_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg[0]~17_combout\ : std_logic;
SIGNAL \inst1|result_r~15_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg[15]~16_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg[0]~17_combout\ : std_logic;
SIGNAL \inst1|result_l~16_combout\ : std_logic;
SIGNAL \inst1|result_r~16_combout\ : std_logic;
SIGNAL \inst|Selector13~5_combout\ : std_logic;
SIGNAL \inst|Selector12~8_combout\ : std_logic;
SIGNAL \inst|Selector15~0_combout\ : std_logic;
SIGNAL \sram_data[13]~input_o\ : std_logic;
SIGNAL \sram_data[5]~input_o\ : std_logic;
SIGNAL \sram_data[8]~input_o\ : std_logic;
SIGNAL \sram_data[0]~input_o\ : std_logic;
SIGNAL \sram_data[11]~input_o\ : std_logic;
SIGNAL \sram_data[3]~input_o\ : std_logic;
SIGNAL \inst5|LDAC_out[1]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|RDAC_out[1]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|RDAC_out[2]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|RDAC_out[4]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|RDAC_out[6]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|RDAC_out[7]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|RDAC_out[11]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|RDAC_out[12]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|RDAC_out[13]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PS2_CLK~output_o\ : std_logic;
SIGNAL \PS2_DAT~output_o\ : std_logic;
SIGNAL \hsync~output_o\ : std_logic;
SIGNAL \vsync~output_o\ : std_logic;
SIGNAL \sram_ce~output_o\ : std_logic;
SIGNAL \sram_oe~output_o\ : std_logic;
SIGNAL \sram_lb~output_o\ : std_logic;
SIGNAL \sram_ub~output_o\ : std_logic;
SIGNAL \sram_we~output_o\ : std_logic;
SIGNAL \vga_clk~output_o\ : std_logic;
SIGNAL \vga_blank~output_o\ : std_logic;
SIGNAL \vga_sync~output_o\ : std_logic;
SIGNAL \dacdat~output_o\ : std_logic;
SIGNAL \mclk~output_o\ : std_logic;
SIGNAL \bclk~output_o\ : std_logic;
SIGNAL \adclrc~output_o\ : std_logic;
SIGNAL \daclrc~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \sram_addr[19]~output_o\ : std_logic;
SIGNAL \sram_addr[18]~output_o\ : std_logic;
SIGNAL \sram_addr[17]~output_o\ : std_logic;
SIGNAL \sram_addr[16]~output_o\ : std_logic;
SIGNAL \sram_addr[15]~output_o\ : std_logic;
SIGNAL \sram_addr[14]~output_o\ : std_logic;
SIGNAL \sram_addr[13]~output_o\ : std_logic;
SIGNAL \sram_addr[12]~output_o\ : std_logic;
SIGNAL \sram_addr[11]~output_o\ : std_logic;
SIGNAL \sram_addr[10]~output_o\ : std_logic;
SIGNAL \sram_addr[9]~output_o\ : std_logic;
SIGNAL \sram_addr[8]~output_o\ : std_logic;
SIGNAL \sram_addr[7]~output_o\ : std_logic;
SIGNAL \sram_addr[6]~output_o\ : std_logic;
SIGNAL \sram_addr[5]~output_o\ : std_logic;
SIGNAL \sram_addr[4]~output_o\ : std_logic;
SIGNAL \sram_addr[3]~output_o\ : std_logic;
SIGNAL \sram_addr[2]~output_o\ : std_logic;
SIGNAL \sram_addr[1]~output_o\ : std_logic;
SIGNAL \sram_addr[0]~output_o\ : std_logic;
SIGNAL \vga_b[7]~output_o\ : std_logic;
SIGNAL \vga_b[6]~output_o\ : std_logic;
SIGNAL \vga_b[5]~output_o\ : std_logic;
SIGNAL \vga_b[4]~output_o\ : std_logic;
SIGNAL \vga_b[3]~output_o\ : std_logic;
SIGNAL \vga_b[2]~output_o\ : std_logic;
SIGNAL \vga_b[1]~output_o\ : std_logic;
SIGNAL \vga_b[0]~output_o\ : std_logic;
SIGNAL \vga_g[7]~output_o\ : std_logic;
SIGNAL \vga_g[6]~output_o\ : std_logic;
SIGNAL \vga_g[5]~output_o\ : std_logic;
SIGNAL \vga_g[4]~output_o\ : std_logic;
SIGNAL \vga_g[3]~output_o\ : std_logic;
SIGNAL \vga_g[2]~output_o\ : std_logic;
SIGNAL \vga_g[1]~output_o\ : std_logic;
SIGNAL \vga_g[0]~output_o\ : std_logic;
SIGNAL \vga_r[7]~output_o\ : std_logic;
SIGNAL \vga_r[6]~output_o\ : std_logic;
SIGNAL \vga_r[5]~output_o\ : std_logic;
SIGNAL \vga_r[4]~output_o\ : std_logic;
SIGNAL \vga_r[3]~output_o\ : std_logic;
SIGNAL \vga_r[2]~output_o\ : std_logic;
SIGNAL \vga_r[1]~output_o\ : std_logic;
SIGNAL \vga_r[0]~output_o\ : std_logic;
SIGNAL \fpga_clk~input_o\ : std_logic;
SIGNAL \fpga_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \i_pixcounter|hcnti[0]~10_combout\ : std_logic;
SIGNAL \KEY0~input_o\ : std_logic;
SIGNAL \i_pixcounter|hcnti[0]~11\ : std_logic;
SIGNAL \i_pixcounter|hcnti[1]~12_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[0]~27_combout\ : std_logic;
SIGNAL \i_pixcounter|hcnti[1]~13\ : std_logic;
SIGNAL \i_pixcounter|hcnti[2]~15\ : std_logic;
SIGNAL \i_pixcounter|hcnti[3]~17\ : std_logic;
SIGNAL \i_pixcounter|hcnti[4]~18_combout\ : std_logic;
SIGNAL \i_pixcounter|hcnti[4]~19\ : std_logic;
SIGNAL \i_pixcounter|hcnti[5]~20_combout\ : std_logic;
SIGNAL \i_pixcounter|hcnti[5]~21\ : std_logic;
SIGNAL \i_pixcounter|hcnti[6]~22_combout\ : std_logic;
SIGNAL \i_pixcounter|hcnti[6]~23\ : std_logic;
SIGNAL \i_pixcounter|hcnti[7]~24_combout\ : std_logic;
SIGNAL \i_pixcounter|hcnti[7]~25\ : std_logic;
SIGNAL \i_pixcounter|hcnti[8]~26_combout\ : std_logic;
SIGNAL \i_pixcounter|hcnti[8]~27\ : std_logic;
SIGNAL \i_pixcounter|hcnti[9]~28_combout\ : std_logic;
SIGNAL \inst3|LessThan1~0_combout\ : std_logic;
SIGNAL \i_pixcounter|hcnti[3]~16_combout\ : std_logic;
SIGNAL \inst3|process_3~4_combout\ : std_logic;
SIGNAL \i_pixcounter|LessThan0~0_combout\ : std_logic;
SIGNAL \i_pixcounter|LessThan0~1_combout\ : std_logic;
SIGNAL \inst3|process_3~5_combout\ : std_logic;
SIGNAL \i_hs_gen|hsync~0_combout\ : std_logic;
SIGNAL \i_hs_gen|Equal0~0_combout\ : std_logic;
SIGNAL \i_hs_gen|Equal0~1_combout\ : std_logic;
SIGNAL \i_hs_gen|hsync~1_combout\ : std_logic;
SIGNAL \i_hs_gen|hsync~q\ : std_logic;
SIGNAL \i_hs3~0_combout\ : std_logic;
SIGNAL \i_hs3~q\ : std_logic;
SIGNAL \i_hs4~feeder_combout\ : std_logic;
SIGNAL \i_hs4~q\ : std_logic;
SIGNAL \i_linecounter|vcnti[0]~11\ : std_logic;
SIGNAL \i_linecounter|vcnti[1]~12_combout\ : std_logic;
SIGNAL \i_linecounter|vcnti[1]~13\ : std_logic;
SIGNAL \i_linecounter|vcnti[2]~14_combout\ : std_logic;
SIGNAL \i_linecounter|vcnti[2]~feeder_combout\ : std_logic;
SIGNAL \i_linecounter|process_0~0_combout\ : std_logic;
SIGNAL \i_linecounter|vcnti[2]~15\ : std_logic;
SIGNAL \i_linecounter|vcnti[3]~16_combout\ : std_logic;
SIGNAL \i_linecounter|vcnti[3]~17\ : std_logic;
SIGNAL \i_linecounter|vcnti[4]~18_combout\ : std_logic;
SIGNAL \i_linecounter|vcnti[4]~19\ : std_logic;
SIGNAL \i_linecounter|vcnti[5]~20_combout\ : std_logic;
SIGNAL \i_linecounter|vcnti[5]~21\ : std_logic;
SIGNAL \i_linecounter|vcnti[6]~23\ : std_logic;
SIGNAL \i_linecounter|vcnti[7]~24_combout\ : std_logic;
SIGNAL \i_linecounter|vcnti[7]~25\ : std_logic;
SIGNAL \i_linecounter|vcnti[8]~26_combout\ : std_logic;
SIGNAL \i_linecounter|LessThan0~0_combout\ : std_logic;
SIGNAL \inst3|process_0~0_combout\ : std_logic;
SIGNAL \i_linecounter|vcnti[8]~27\ : std_logic;
SIGNAL \i_linecounter|vcnti[9]~28_combout\ : std_logic;
SIGNAL \i_linecounter|LessThan0~1_combout\ : std_logic;
SIGNAL \i_linecounter|vcnti[6]~22_combout\ : std_logic;
SIGNAL \iBlank_gen|blank~0_combout\ : std_logic;
SIGNAL \i_vs_gen|Equal0~0_combout\ : std_logic;
SIGNAL \i_vs_gen|Equal0~1_combout\ : std_logic;
SIGNAL \i_vs_gen|vsync~0_combout\ : std_logic;
SIGNAL \i_vs_gen|vsync~q\ : std_logic;
SIGNAL \i_vs3~0_combout\ : std_logic;
SIGNAL \i_vs3~q\ : std_logic;
SIGNAL \i_vs4~feeder_combout\ : std_logic;
SIGNAL \i_vs4~q\ : std_logic;
SIGNAL \inst3|process_2~0_combout\ : std_logic;
SIGNAL \iBlank_gen|blank~1_combout\ : std_logic;
SIGNAL \i_blank2~q\ : std_logic;
SIGNAL \i_blank3~feeder_combout\ : std_logic;
SIGNAL \i_blank3~q\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \inst|PS2_CLK2~feeder_combout\ : std_logic;
SIGNAL \inst|PS2_CLK2~q\ : std_logic;
SIGNAL \inst|PS2_CLK2_old~q\ : std_logic;
SIGNAL \inst|shiftreg~6_combout\ : std_logic;
SIGNAL \inst|shiftreg~7_combout\ : std_logic;
SIGNAL \inst|shiftreg~8_combout\ : std_logic;
SIGNAL \inst|shiftreg[5]~1_combout\ : std_logic;
SIGNAL \inst|shiftreg~9_combout\ : std_logic;
SIGNAL \inst|shiftreg~0_combout\ : std_logic;
SIGNAL \inst|shiftreg~4_combout\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \inst|PS2_bit~feeder_combout\ : std_logic;
SIGNAL \inst|PS2_bit~q\ : std_logic;
SIGNAL \inst|shiftreg~10_combout\ : std_logic;
SIGNAL \inst|shiftreg~2_combout\ : std_logic;
SIGNAL \inst|Equal0~0_combout\ : std_logic;
SIGNAL \inst|shiftreg~5_combout\ : std_logic;
SIGNAL \inst|Equal0~1_combout\ : std_logic;
SIGNAL \inst|scancode[0]~0_combout\ : std_logic;
SIGNAL \inst|Equal14~1_combout\ : std_logic;
SIGNAL \inst|shiftreg~3_combout\ : std_logic;
SIGNAL \inst|E0~0_combout\ : std_logic;
SIGNAL \inst|E0~q\ : std_logic;
SIGNAL \inst|scancode[8]~2_combout\ : std_logic;
SIGNAL \inst|Equal26~0_combout\ : std_logic;
SIGNAL \inst|Equal14~0_combout\ : std_logic;
SIGNAL \inst|Equal28~0_combout\ : std_logic;
SIGNAL \inst|Selector14~13_combout\ : std_logic;
SIGNAL \inst|Selector14~12_combout\ : std_logic;
SIGNAL \inst|p6~0_combout\ : std_logic;
SIGNAL \inst|current_volume[0]~0_combout\ : std_logic;
SIGNAL \inst|Equal30~1_combout\ : std_logic;
SIGNAL \inst|Equal30~2_combout\ : std_logic;
SIGNAL \inst|Selector15~1_combout\ : std_logic;
SIGNAL \inst|p6~1_combout\ : std_logic;
SIGNAL \inst|current_volume[1]~3_combout\ : std_logic;
SIGNAL \inst|current_volume[3]~6_combout\ : std_logic;
SIGNAL \inst|current_volume[3]~2_combout\ : std_logic;
SIGNAL \inst|current_volume[3]~7_combout\ : std_logic;
SIGNAL \inst|current_volume~5_combout\ : std_logic;
SIGNAL \inst|current_volume[2]~8_combout\ : std_logic;
SIGNAL \inst|current_volume[2]~9_combout\ : std_logic;
SIGNAL \inst3|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \inst5|Mux12~0_combout\ : std_logic;
SIGNAL \inst5|Mux11~0_combout\ : std_logic;
SIGNAL \inst5|Mux10~0_combout\ : std_logic;
SIGNAL \inst5|Mux9~0_combout\ : std_logic;
SIGNAL \inst5|Mux8~0_combout\ : std_logic;
SIGNAL \inst5|Mux7~0_combout\ : std_logic;
SIGNAL \inst5|Mux6~0_combout\ : std_logic;
SIGNAL \inst5|Mux5~0_combout\ : std_logic;
SIGNAL \inst5|Mux4~0_combout\ : std_logic;
SIGNAL \inst5|Mux3~0_combout\ : std_logic;
SIGNAL \inst5|Mux2~0_combout\ : std_logic;
SIGNAL \inst5|Mux1~0_combout\ : std_logic;
SIGNAL \inst5|Mux0~0_combout\ : std_logic;
SIGNAL \inst|Equal2~0_combout\ : std_logic;
SIGNAL \inst|Equal6~0_combout\ : std_logic;
SIGNAL \inst|Equal12~0_combout\ : std_logic;
SIGNAL \inst|Selector0~0_combout\ : std_logic;
SIGNAL \inst2|x_b[0]~16_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[1]~9_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[1]~10\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[2]~12\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[3]~13_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[3]~14\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[4]~16\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[5]~18\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[6]~19_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[6]~20\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[7]~21_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[7]~22\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[8]~23_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[7]~30_combout\ : std_logic;
SIGNAL \inst2|x_b[0]~17\ : std_logic;
SIGNAL \inst2|x_b[1]~18_combout\ : std_logic;
SIGNAL \inst2|x_b[1]~19\ : std_logic;
SIGNAL \inst2|x_b[2]~20_combout\ : std_logic;
SIGNAL \inst2|x_b[2]~21\ : std_logic;
SIGNAL \inst2|x_b[3]~23\ : std_logic;
SIGNAL \inst2|x_b[4]~24_combout\ : std_logic;
SIGNAL \inst2|x_b[4]~25\ : std_logic;
SIGNAL \inst2|x_b[5]~27\ : std_logic;
SIGNAL \inst2|x_b[6]~29\ : std_logic;
SIGNAL \inst2|x_b[7]~30_combout\ : std_logic;
SIGNAL \inst2|x_b[7]~31\ : std_logic;
SIGNAL \inst2|x_b[8]~32_combout\ : std_logic;
SIGNAL \inst2|x_b[8]~33\ : std_logic;
SIGNAL \inst2|x_b[9]~34_combout\ : std_logic;
SIGNAL \inst2|x_b[9]~35\ : std_logic;
SIGNAL \inst2|x_b[10]~36_combout\ : std_logic;
SIGNAL \inst2|x_b[10]~37\ : std_logic;
SIGNAL \inst2|x_b[11]~39\ : std_logic;
SIGNAL \inst2|x_b[12]~40_combout\ : std_logic;
SIGNAL \inst2|x_b[12]~41\ : std_logic;
SIGNAL \inst2|x_b[13]~43\ : std_logic;
SIGNAL \inst2|x_b[14]~44_combout\ : std_logic;
SIGNAL \inst2|x_b[14]~45\ : std_logic;
SIGNAL \inst2|x_b[15]~46_combout\ : std_logic;
SIGNAL \inst2|psac_b|inv_res_1~feeder_combout\ : std_logic;
SIGNAL \inst2|psac_b|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_b|inv_res_2~q\ : std_logic;
SIGNAL \inst2|psac_b|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|x_b[11]~38_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|x_b[13]~42_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_b|x2[0]~6_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[1]~7_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[2]~8_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[3]~9_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[4]~10_combout\ : std_logic;
SIGNAL \inst2|x_b[5]~26_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[5]~11_combout\ : std_logic;
SIGNAL \inst2|x_b[6]~28_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[6]~12_combout\ : std_logic;
SIGNAL \inst2|psac_b|x2[7]~13_combout\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~6_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~8_combout\ : std_logic;
SIGNAL \inst2|Add17~0_combout\ : std_logic;
SIGNAL \inst2|Add17~2_combout\ : std_logic;
SIGNAL \inst2|S_S2[0]~14_combout\ : std_logic;
SIGNAL \inst2|a_combined[0]~16_combout\ : std_logic;
SIGNAL \inst2|LDAC[0]~16_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[8]~24\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[9]~25_combout\ : std_logic;
SIGNAL \inst2|process_2~0_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[1]~15_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[2]~15_cout\ : std_logic;
SIGNAL \inst2|x_g_sharp[2]~16_combout\ : std_logic;
SIGNAL \inst2|x_f[5]~12_cout\ : std_logic;
SIGNAL \inst2|x_f[5]~14_cout\ : std_logic;
SIGNAL \inst2|x_f[5]~15_combout\ : std_logic;
SIGNAL \inst2|x_d[5]~12_cout\ : std_logic;
SIGNAL \inst2|x_d[5]~14_cout\ : std_logic;
SIGNAL \inst2|x_d[5]~16_cout\ : std_logic;
SIGNAL \inst2|x_d[5]~17_combout\ : std_logic;
SIGNAL \inst2|x_d[5]~18\ : std_logic;
SIGNAL \inst2|x_d[6]~20\ : std_logic;
SIGNAL \inst2|x_d[7]~22\ : std_logic;
SIGNAL \inst2|x_d[8]~23_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|x_d[8]~24\ : std_logic;
SIGNAL \inst2|x_d[9]~25_combout\ : std_logic;
SIGNAL \inst2|x_d[9]~26\ : std_logic;
SIGNAL \inst2|x_d[10]~27_combout\ : std_logic;
SIGNAL \inst2|x_d[10]~28\ : std_logic;
SIGNAL \inst2|x_d[11]~29_combout\ : std_logic;
SIGNAL \inst2|x_d[11]~30\ : std_logic;
SIGNAL \inst2|x_d[12]~32\ : std_logic;
SIGNAL \inst2|x_d[13]~33_combout\ : std_logic;
SIGNAL \inst2|x_d[13]~34\ : std_logic;
SIGNAL \inst2|x_d[14]~35_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|x_d[12]~31_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_d|x2[1]~6_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[2]~7_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[3]~8_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[4]~9_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[5]~10_combout\ : std_logic;
SIGNAL \inst2|x_d[6]~19_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[6]~11_combout\ : std_logic;
SIGNAL \inst2|x_d[7]~21_combout\ : std_logic;
SIGNAL \inst2|psac_d|x2[7]~12_combout\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|x_d[14]~36\ : std_logic;
SIGNAL \inst2|x_d[15]~37_combout\ : std_logic;
SIGNAL \inst2|psac_d|inv_res_1~feeder_combout\ : std_logic;
SIGNAL \inst2|psac_d|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_d|inv_res_2~q\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~7\ : std_logic;
SIGNAL \inst2|psac_d|Add1~8_combout\ : std_logic;
SIGNAL \inst2|D_DS~1_combout\ : std_logic;
SIGNAL \inst|Equal6~2_combout\ : std_logic;
SIGNAL \inst|Equal6~1_combout\ : std_logic;
SIGNAL \inst|Selector9~0_combout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~6_combout\ : std_logic;
SIGNAL \inst2|D_DS~0_combout\ : std_logic;
SIGNAL \inst2|Add13~1\ : std_logic;
SIGNAL \inst2|Add13~3_combout\ : std_logic;
SIGNAL \inst2|Add13~5_combout\ : std_logic;
SIGNAL \inst|Equal2~2_combout\ : std_logic;
SIGNAL \inst|Selector10~0_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[2]~17\ : std_logic;
SIGNAL \inst2|x_g_sharp[3]~18_combout\ : std_logic;
SIGNAL \inst2|x_c_sharp[6]~11_cout\ : std_logic;
SIGNAL \inst2|x_c_sharp[6]~13_cout\ : std_logic;
SIGNAL \inst2|x_c_sharp[6]~15_cout\ : std_logic;
SIGNAL \inst2|x_c_sharp[6]~17\ : std_logic;
SIGNAL \inst2|x_c_sharp[7]~18_combout\ : std_logic;
SIGNAL \inst2|x_c_sharp[7]~19\ : std_logic;
SIGNAL \inst2|x_c_sharp[8]~21\ : std_logic;
SIGNAL \inst2|x_c_sharp[9]~23\ : std_logic;
SIGNAL \inst2|x_c_sharp[10]~24_combout\ : std_logic;
SIGNAL \inst2|x_c_sharp[10]~25\ : std_logic;
SIGNAL \inst2|x_c_sharp[11]~26_combout\ : std_logic;
SIGNAL \inst2|x_c_sharp[11]~27\ : std_logic;
SIGNAL \inst2|x_c_sharp[12]~28_combout\ : std_logic;
SIGNAL \inst2|x_c_sharp[12]~29\ : std_logic;
SIGNAL \inst2|x_c_sharp[13]~30_combout\ : std_logic;
SIGNAL \inst2|x_c_sharp[13]~31\ : std_logic;
SIGNAL \inst2|x_c_sharp[14]~33\ : std_logic;
SIGNAL \inst2|x_c_sharp[15]~34_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|inv_res_1~feeder_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_c_sharp|inv_res_2~q\ : std_logic;
SIGNAL \inst2|x_c_sharp[8]~20_combout\ : std_logic;
SIGNAL \inst2|x_c_sharp[14]~32_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|x_c_sharp[9]~22_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[2]~6_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[3]~7_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[4]~8_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[5]~9_combout\ : std_logic;
SIGNAL \inst2|x_c_sharp[6]~16_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[6]~10_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|x2[7]~11_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~6_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~8_combout\ : std_logic;
SIGNAL \inst2|Add12~0_combout\ : std_logic;
SIGNAL \inst2|Add12~2_combout\ : std_logic;
SIGNAL \inst2|S_S3[0]~15\ : std_logic;
SIGNAL \inst2|S_S3[1]~16_combout\ : std_logic;
SIGNAL \inst|Equal18~0_combout\ : std_logic;
SIGNAL \inst|Selector4~0_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[1]~16\ : std_logic;
SIGNAL \inst2|x_a_sharp[2]~17_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[2]~18\ : std_logic;
SIGNAL \inst2|x_a_sharp[3]~19_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[3]~20\ : std_logic;
SIGNAL \inst2|x_a_sharp[4]~22\ : std_logic;
SIGNAL \inst2|x_a_sharp[5]~23_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[4]~21_combout\ : std_logic;
SIGNAL \inst2|x_f_sharp[7]~10_cout\ : std_logic;
SIGNAL \inst2|x_f_sharp[7]~12_cout\ : std_logic;
SIGNAL \inst2|x_f_sharp[7]~14_cout\ : std_logic;
SIGNAL \inst2|x_f_sharp[7]~16_cout\ : std_logic;
SIGNAL \inst2|x_f_sharp[7]~18_cout\ : std_logic;
SIGNAL \inst2|x_f_sharp[7]~20_cout\ : std_logic;
SIGNAL \inst2|x_f_sharp[7]~22\ : std_logic;
SIGNAL \inst2|x_f_sharp[8]~23_combout\ : std_logic;
SIGNAL \inst2|x_f_sharp[8]~24\ : std_logic;
SIGNAL \inst2|x_f_sharp[9]~25_combout\ : std_logic;
SIGNAL \inst2|x_f_sharp[9]~26\ : std_logic;
SIGNAL \inst2|x_f_sharp[10]~27_combout\ : std_logic;
SIGNAL \inst2|x_f_sharp[10]~28\ : std_logic;
SIGNAL \inst2|x_f_sharp[11]~29_combout\ : std_logic;
SIGNAL \inst2|x_f_sharp[11]~30\ : std_logic;
SIGNAL \inst2|x_f_sharp[12]~32\ : std_logic;
SIGNAL \inst2|x_f_sharp[13]~33_combout\ : std_logic;
SIGNAL \inst2|x_f_sharp[13]~34\ : std_logic;
SIGNAL \inst2|x_f_sharp[14]~36\ : std_logic;
SIGNAL \inst2|x_f_sharp[15]~37_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|inv_res_1~feeder_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_f_sharp|inv_res_2~q\ : std_logic;
SIGNAL \inst2|x_f_sharp[14]~35_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|x_f_sharp[12]~31_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[0]~6_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[1]~7_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[2]~8_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[3]~9_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[4]~10_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[5]~11_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[5]~24\ : std_logic;
SIGNAL \inst2|x_a_sharp[6]~25_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[6]~12_combout\ : std_logic;
SIGNAL \inst2|x_f_sharp[7]~21_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|x2[7]~13_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst|Equal14~2_combout\ : std_logic;
SIGNAL \inst|F0~0_combout\ : std_logic;
SIGNAL \inst|F0~q\ : std_logic;
SIGNAL \inst|scancode[9]~1_combout\ : std_logic;
SIGNAL \inst|Selector5~0_combout\ : std_logic;
SIGNAL \inst2|G_FS~0_combout\ : std_logic;
SIGNAL \inst2|Add15~2_combout\ : std_logic;
SIGNAL \inst2|S_S4[0]~14_combout\ : std_logic;
SIGNAL \inst2|S_S1[0]~16\ : std_logic;
SIGNAL \inst2|S_S1[1]~17_combout\ : std_logic;
SIGNAL \inst2|a_combined[0]~17\ : std_logic;
SIGNAL \inst2|a_combined[1]~18_combout\ : std_logic;
SIGNAL \inst2|LDAC[0]~17\ : std_logic;
SIGNAL \inst2|LDAC[1]~18_combout\ : std_logic;
SIGNAL \inst2|x_d_sharp[4]~13_cout\ : std_logic;
SIGNAL \inst2|x_d_sharp[4]~15_cout\ : std_logic;
SIGNAL \inst2|x_d_sharp[4]~17_cout\ : std_logic;
SIGNAL \inst2|x_d_sharp[4]~18_combout\ : std_logic;
SIGNAL \inst2|x_d_sharp[4]~19\ : std_logic;
SIGNAL \inst2|x_d_sharp[5]~21\ : std_logic;
SIGNAL \inst2|x_d_sharp[6]~23\ : std_logic;
SIGNAL \inst2|x_d_sharp[7]~24_combout\ : std_logic;
SIGNAL \inst2|x_d_sharp[7]~25\ : std_logic;
SIGNAL \inst2|x_d_sharp[8]~26_combout\ : std_logic;
SIGNAL \inst2|x_d_sharp[8]~27\ : std_logic;
SIGNAL \inst2|x_d_sharp[9]~28_combout\ : std_logic;
SIGNAL \inst2|x_d_sharp[9]~29\ : std_logic;
SIGNAL \inst2|x_d_sharp[10]~30_combout\ : std_logic;
SIGNAL \inst2|x_d_sharp[10]~31\ : std_logic;
SIGNAL \inst2|x_d_sharp[11]~33\ : std_logic;
SIGNAL \inst2|x_d_sharp[12]~34_combout\ : std_logic;
SIGNAL \inst2|x_d_sharp[12]~35\ : std_logic;
SIGNAL \inst2|x_d_sharp[13]~37\ : std_logic;
SIGNAL \inst2|x_d_sharp[14]~38_combout\ : std_logic;
SIGNAL \inst2|x_d_sharp[14]~39\ : std_logic;
SIGNAL \inst2|x_d_sharp[15]~40_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_d_sharp|inv_res_2~q\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|x_d_sharp[11]~32_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|x_d_sharp[13]~36_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[0]~6_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[1]~7_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[2]~8_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[3]~9_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[4]~10_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[5]~11_combout\ : std_logic;
SIGNAL \inst2|x_d_sharp[6]~22_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[6]~12_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|x2[7]~13_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~7\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~10\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~12_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~14_combout\ : std_logic;
SIGNAL \inst2|Add13~4\ : std_logic;
SIGNAL \inst2|Add13~6_combout\ : std_logic;
SIGNAL \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst2|D_DS~2_combout\ : std_logic;
SIGNAL \inst2|Add13~8_combout\ : std_logic;
SIGNAL \inst2|S_S3[1]~17\ : std_logic;
SIGNAL \inst2|S_S3[2]~18_combout\ : std_logic;
SIGNAL \inst2|S_S1[1]~18\ : std_logic;
SIGNAL \inst2|S_S1[2]~19_combout\ : std_logic;
SIGNAL \inst2|a_combined[1]~19\ : std_logic;
SIGNAL \inst2|a_combined[2]~20_combout\ : std_logic;
SIGNAL \inst2|LDAC[1]~19\ : std_logic;
SIGNAL \inst2|LDAC[2]~20_combout\ : std_logic;
SIGNAL \adcdat~input_o\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[15]~0_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|LDAC[2]~21\ : std_logic;
SIGNAL \inst2|LDAC[3]~22_combout\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~7\ : std_logic;
SIGNAL \inst2|psac_b|Add1~10\ : std_logic;
SIGNAL \inst2|psac_b|Add1~13\ : std_logic;
SIGNAL \inst2|psac_b|Add1~16\ : std_logic;
SIGNAL \inst2|psac_b|Add1~18_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~20_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~15_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~17_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~12_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~14_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~9_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~11_combout\ : std_logic;
SIGNAL \inst2|Add17~1\ : std_logic;
SIGNAL \inst2|Add17~4\ : std_logic;
SIGNAL \inst2|Add17~7\ : std_logic;
SIGNAL \inst2|Add17~10\ : std_logic;
SIGNAL \inst2|Add17~12_combout\ : std_logic;
SIGNAL \inst|Selector1~0_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[6]~26\ : std_logic;
SIGNAL \inst2|x_a_sharp[7]~28\ : std_logic;
SIGNAL \inst2|x_a_sharp[8]~29_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[8]~30\ : std_logic;
SIGNAL \inst2|x_a_sharp[9]~31_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[9]~32\ : std_logic;
SIGNAL \inst2|x_a_sharp[10]~33_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[10]~34\ : std_logic;
SIGNAL \inst2|x_a_sharp[11]~35_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[11]~36\ : std_logic;
SIGNAL \inst2|x_a_sharp[12]~38\ : std_logic;
SIGNAL \inst2|x_a_sharp[13]~39_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[13]~40\ : std_logic;
SIGNAL \inst2|x_a_sharp[14]~41_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[12]~37_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[0]~6_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[1]~7_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[2]~8_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[3]~9_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[4]~10_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[5]~11_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[6]~12_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|x2[7]~13_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~7\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~9\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~11\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~13\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~14_combout\ : std_logic;
SIGNAL \inst2|x_a_sharp[14]~42\ : std_logic;
SIGNAL \inst2|x_a_sharp[15]~43_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_a_sharp|inv_res_2~q\ : std_logic;
SIGNAL \inst2|AS_B~4_combout\ : std_logic;
SIGNAL \inst2|Add17~14_combout\ : std_logic;
SIGNAL \inst|Equal10~0_combout\ : std_logic;
SIGNAL \inst|Selector2~0_combout\ : std_logic;
SIGNAL \inst2|x_a[3]~14_cout\ : std_logic;
SIGNAL \inst2|x_a[3]~16_cout\ : std_logic;
SIGNAL \inst2|x_a[3]~18_cout\ : std_logic;
SIGNAL \inst2|x_a[3]~20\ : std_logic;
SIGNAL \inst2|x_a[4]~21_combout\ : std_logic;
SIGNAL \inst2|x_a[4]~22\ : std_logic;
SIGNAL \inst2|x_a[5]~24\ : std_logic;
SIGNAL \inst2|x_a[6]~26\ : std_logic;
SIGNAL \inst2|x_a[7]~27_combout\ : std_logic;
SIGNAL \inst2|x_a[7]~28\ : std_logic;
SIGNAL \inst2|x_a[8]~29_combout\ : std_logic;
SIGNAL \inst2|x_a[8]~30\ : std_logic;
SIGNAL \inst2|x_a[9]~31_combout\ : std_logic;
SIGNAL \inst2|x_a[9]~32\ : std_logic;
SIGNAL \inst2|x_a[10]~33_combout\ : std_logic;
SIGNAL \inst2|x_a[10]~34\ : std_logic;
SIGNAL \inst2|x_a[11]~36\ : std_logic;
SIGNAL \inst2|x_a[12]~37_combout\ : std_logic;
SIGNAL \inst2|x_a[12]~38\ : std_logic;
SIGNAL \inst2|x_a[13]~40\ : std_logic;
SIGNAL \inst2|x_a[14]~41_combout\ : std_logic;
SIGNAL \inst2|x_a[14]~42\ : std_logic;
SIGNAL \inst2|x_a[15]~43_combout\ : std_logic;
SIGNAL \inst2|psac_a|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_a|inv_res_2~q\ : std_logic;
SIGNAL \inst2|psac_a|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|x_a[11]~35_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|x_a[13]~39_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_a|x2[0]~6_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[1]~7_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[2]~8_combout\ : std_logic;
SIGNAL \inst2|x_a[3]~19_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[3]~9_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[4]~10_combout\ : std_logic;
SIGNAL \inst2|x_a[5]~23_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[5]~11_combout\ : std_logic;
SIGNAL \inst2|x_a[6]~25_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[6]~12_combout\ : std_logic;
SIGNAL \inst2|psac_a|x2[7]~13_combout\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~17_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~14_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~7\ : std_logic;
SIGNAL \inst2|psac_a|Add1~9_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~11_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[3]~19\ : std_logic;
SIGNAL \inst2|x_g_sharp[4]~21\ : std_logic;
SIGNAL \inst2|x_g_sharp[5]~22_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[5]~23\ : std_logic;
SIGNAL \inst2|x_g_sharp[6]~25\ : std_logic;
SIGNAL \inst2|x_g_sharp[7]~27\ : std_logic;
SIGNAL \inst2|x_g_sharp[8]~28_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[8]~29\ : std_logic;
SIGNAL \inst2|x_g_sharp[9]~31_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[9]~32\ : std_logic;
SIGNAL \inst2|x_g_sharp[10]~33_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[10]~34\ : std_logic;
SIGNAL \inst2|x_g_sharp[11]~35_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[11]~36\ : std_logic;
SIGNAL \inst2|x_g_sharp[12]~38\ : std_logic;
SIGNAL \inst2|x_g_sharp[13]~39_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[13]~40\ : std_logic;
SIGNAL \inst2|x_g_sharp[14]~41_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[12]~37_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[0]~6_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[1]~7_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[2]~8_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[3]~9_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[4]~20_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[4]~10_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[5]~11_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[6]~24_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[6]~12_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[7]~26_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|x2[7]~13_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~6_combout\ : std_logic;
SIGNAL \inst2|x_g_sharp[14]~42\ : std_logic;
SIGNAL \inst2|x_g_sharp[15]~43_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|inv_res_1~feeder_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_g_sharp|inv_res_2~q\ : std_logic;
SIGNAL \inst2|GS_A~0_combout\ : std_logic;
SIGNAL \inst2|Add16~1\ : std_logic;
SIGNAL \inst2|Add16~4\ : std_logic;
SIGNAL \inst2|Add16~7\ : std_logic;
SIGNAL \inst2|Add16~9_combout\ : std_logic;
SIGNAL \inst2|Add16~11_combout\ : std_logic;
SIGNAL \inst2|Add17~6_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~10_combout\ : std_logic;
SIGNAL \inst2|AS_B~2_combout\ : std_logic;
SIGNAL \inst2|Add17~8_combout\ : std_logic;
SIGNAL \inst2|Add17~3_combout\ : std_logic;
SIGNAL \inst2|Add17~5_combout\ : std_logic;
SIGNAL \inst2|S_S2[0]~15\ : std_logic;
SIGNAL \inst2|S_S2[1]~17\ : std_logic;
SIGNAL \inst2|S_S2[2]~19\ : std_logic;
SIGNAL \inst2|S_S2[3]~21\ : std_logic;
SIGNAL \inst2|S_S2[4]~22_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~7\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~10\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~13\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~15_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~17_combout\ : std_logic;
SIGNAL \inst2|x_c[4]~13_cout\ : std_logic;
SIGNAL \inst2|x_c[4]~15_cout\ : std_logic;
SIGNAL \inst2|x_c[4]~17_cout\ : std_logic;
SIGNAL \inst2|x_c[4]~19_cout\ : std_logic;
SIGNAL \inst2|x_c[4]~20_combout\ : std_logic;
SIGNAL \inst2|x_c[4]~21\ : std_logic;
SIGNAL \inst2|x_c[5]~23\ : std_logic;
SIGNAL \inst2|x_c[6]~25\ : std_logic;
SIGNAL \inst2|x_c[7]~26_combout\ : std_logic;
SIGNAL \inst2|x_c[7]~27\ : std_logic;
SIGNAL \inst2|x_c[8]~28_combout\ : std_logic;
SIGNAL \inst2|x_c[8]~29\ : std_logic;
SIGNAL \inst2|x_c[9]~30_combout\ : std_logic;
SIGNAL \inst2|x_c[9]~31\ : std_logic;
SIGNAL \inst2|x_c[10]~32_combout\ : std_logic;
SIGNAL \inst2|x_c[10]~33\ : std_logic;
SIGNAL \inst2|x_c[11]~35\ : std_logic;
SIGNAL \inst2|x_c[12]~36_combout\ : std_logic;
SIGNAL \inst2|x_c[12]~37\ : std_logic;
SIGNAL \inst2|x_c[13]~39\ : std_logic;
SIGNAL \inst2|x_c[14]~40_combout\ : std_logic;
SIGNAL \inst2|x_c[14]~41\ : std_logic;
SIGNAL \inst2|x_c[15]~42_combout\ : std_logic;
SIGNAL \inst2|psac_c|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_c|inv_res_2~q\ : std_logic;
SIGNAL \inst2|psac_c|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|x_c[11]~34_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|x_c[13]~38_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_c|x2[0]~6_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[1]~7_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[2]~8_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[3]~9_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[4]~10_combout\ : std_logic;
SIGNAL \inst2|x_c[5]~22_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[5]~11_combout\ : std_logic;
SIGNAL \inst2|x_c[6]~24_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[6]~12_combout\ : std_logic;
SIGNAL \inst2|psac_c|x2[7]~13_combout\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst|Selector11~0_combout\ : std_logic;
SIGNAL \inst2|C_CS~2_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~9_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~11_combout\ : std_logic;
SIGNAL \inst2|Add12~1\ : std_logic;
SIGNAL \inst2|Add12~4\ : std_logic;
SIGNAL \inst2|Add12~7\ : std_logic;
SIGNAL \inst2|Add12~9_combout\ : std_logic;
SIGNAL \inst2|Add12~11_combout\ : std_logic;
SIGNAL \inst2|S_S3[2]~19\ : std_logic;
SIGNAL \inst2|S_S3[3]~20_combout\ : std_logic;
SIGNAL \inst2|S_S1[2]~20\ : std_logic;
SIGNAL \inst2|S_S1[3]~21_combout\ : std_logic;
SIGNAL \inst2|a_combined[2]~21\ : std_logic;
SIGNAL \inst2|a_combined[3]~23\ : std_logic;
SIGNAL \inst2|a_combined[4]~24_combout\ : std_logic;
SIGNAL \inst2|LDAC[3]~23\ : std_logic;
SIGNAL \inst2|LDAC[4]~24_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~15\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~16_combout\ : std_logic;
SIGNAL \inst2|AS_B~5_combout\ : std_logic;
SIGNAL \inst2|Add17~13\ : std_logic;
SIGNAL \inst2|Add17~15_combout\ : std_logic;
SIGNAL \inst2|Add17~17_combout\ : std_logic;
SIGNAL \inst2|S_S2[4]~23\ : std_logic;
SIGNAL \inst2|S_S2[5]~24_combout\ : std_logic;
SIGNAL \inst2|a_combined[4]~25\ : std_logic;
SIGNAL \inst2|a_combined[5]~26_combout\ : std_logic;
SIGNAL \inst2|LDAC[4]~25\ : std_logic;
SIGNAL \inst2|LDAC[5]~26_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[4]~feeder_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[5]~feeder_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|LDAC[5]~27\ : std_logic;
SIGNAL \inst2|LDAC[6]~28_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|LDAC[6]~29\ : std_logic;
SIGNAL \inst2|LDAC[7]~30_combout\ : std_logic;
SIGNAL \inst2|LDAC[7]~31\ : std_logic;
SIGNAL \inst2|LDAC[8]~32_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~17\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~19\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~21\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~23\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~24_combout\ : std_logic;
SIGNAL \inst2|AS_B~9_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~22_combout\ : std_logic;
SIGNAL \inst2|AS_B~8_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~20_combout\ : std_logic;
SIGNAL \inst2|AS_B~7_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~18_combout\ : std_logic;
SIGNAL \inst2|AS_B~6_combout\ : std_logic;
SIGNAL \inst2|Add17~16\ : std_logic;
SIGNAL \inst2|Add17~19\ : std_logic;
SIGNAL \inst2|Add17~22\ : std_logic;
SIGNAL \inst2|Add17~25\ : std_logic;
SIGNAL \inst2|Add17~27_combout\ : std_logic;
SIGNAL \inst2|Add17~29_combout\ : std_logic;
SIGNAL \inst2|Add17~24_combout\ : std_logic;
SIGNAL \inst2|Add17~26_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~7\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~9\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~11\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~13\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~15\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~17\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~19\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~20_combout\ : std_logic;
SIGNAL \inst2|GS_A~7_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~10\ : std_logic;
SIGNAL \inst2|psac_a|Add1~13\ : std_logic;
SIGNAL \inst2|psac_a|Add1~16\ : std_logic;
SIGNAL \inst2|psac_a|Add1~19\ : std_logic;
SIGNAL \inst2|psac_a|Add1~22\ : std_logic;
SIGNAL \inst2|psac_a|Add1~24_combout\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~26_combout\ : std_logic;
SIGNAL \inst|Equal18~1_combout\ : std_logic;
SIGNAL \inst|Selector3~0_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~16_combout\ : std_logic;
SIGNAL \inst2|GS_A~5_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~14_combout\ : std_logic;
SIGNAL \inst2|GS_A~4_combout\ : std_logic;
SIGNAL \inst2|Add16~10\ : std_logic;
SIGNAL \inst2|Add16~13\ : std_logic;
SIGNAL \inst2|Add16~16\ : std_logic;
SIGNAL \inst2|Add16~19\ : std_logic;
SIGNAL \inst2|Add16~21_combout\ : std_logic;
SIGNAL \inst2|Add16~23_combout\ : std_logic;
SIGNAL \inst2|Add17~18_combout\ : std_logic;
SIGNAL \inst2|Add17~20_combout\ : std_logic;
SIGNAL \inst2|S_S2[5]~25\ : std_logic;
SIGNAL \inst2|S_S2[6]~27\ : std_logic;
SIGNAL \inst2|S_S2[7]~29\ : std_logic;
SIGNAL \inst2|S_S2[8]~31\ : std_logic;
SIGNAL \inst2|S_S2[9]~32_combout\ : std_logic;
SIGNAL \inst2|S_S2[8]~30_combout\ : std_logic;
SIGNAL \inst2|x_f[5]~16\ : std_logic;
SIGNAL \inst2|x_f[6]~18\ : std_logic;
SIGNAL \inst2|x_f[7]~20\ : std_logic;
SIGNAL \inst2|x_f[8]~21_combout\ : std_logic;
SIGNAL \inst2|x_f[8]~22\ : std_logic;
SIGNAL \inst2|x_f[9]~23_combout\ : std_logic;
SIGNAL \inst2|x_f[9]~24\ : std_logic;
SIGNAL \inst2|x_f[10]~25_combout\ : std_logic;
SIGNAL \inst2|x_f[10]~26\ : std_logic;
SIGNAL \inst2|x_f[11]~27_combout\ : std_logic;
SIGNAL \inst2|x_f[11]~28\ : std_logic;
SIGNAL \inst2|x_f[12]~30\ : std_logic;
SIGNAL \inst2|x_f[13]~31_combout\ : std_logic;
SIGNAL \inst2|x_f[13]~32\ : std_logic;
SIGNAL \inst2|x_f[14]~34\ : std_logic;
SIGNAL \inst2|x_f[15]~35_combout\ : std_logic;
SIGNAL \inst2|psac_f|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_f|inv_res_2~q\ : std_logic;
SIGNAL \inst2|psac_f|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|x_f[14]~33_combout\ : std_logic;
SIGNAL \inst2|psac_f|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_f|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|psac_f|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|psac_f|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|psac_f|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_f|x2[2]~6_combout\ : std_logic;
SIGNAL \inst2|psac_f|x2[3]~7_combout\ : std_logic;
SIGNAL \inst2|psac_f|x2[4]~8_combout\ : std_logic;
SIGNAL \inst2|psac_f|x2[5]~9_combout\ : std_logic;
SIGNAL \inst2|x_f[6]~17_combout\ : std_logic;
SIGNAL \inst2|psac_f|x2[6]~10_combout\ : std_logic;
SIGNAL \inst2|x_f[7]~19_combout\ : std_logic;
SIGNAL \inst2|psac_f|x2[7]~11_combout\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~29_combout\ : std_logic;
SIGNAL \inst2|x_e[2]~15_cout\ : std_logic;
SIGNAL \inst2|x_e[2]~17_cout\ : std_logic;
SIGNAL \inst2|x_e[2]~18_combout\ : std_logic;
SIGNAL \inst2|x_e[2]~19\ : std_logic;
SIGNAL \inst2|x_e[3]~21\ : std_logic;
SIGNAL \inst2|x_e[4]~22_combout\ : std_logic;
SIGNAL \inst2|x_e[4]~23\ : std_logic;
SIGNAL \inst2|x_e[5]~25\ : std_logic;
SIGNAL \inst2|x_e[6]~27\ : std_logic;
SIGNAL \inst2|x_e[7]~28_combout\ : std_logic;
SIGNAL \inst2|x_e[7]~29\ : std_logic;
SIGNAL \inst2|x_e[8]~30_combout\ : std_logic;
SIGNAL \inst2|x_e[8]~31\ : std_logic;
SIGNAL \inst2|x_e[9]~32_combout\ : std_logic;
SIGNAL \inst2|x_e[9]~33\ : std_logic;
SIGNAL \inst2|x_e[10]~34_combout\ : std_logic;
SIGNAL \inst2|x_e[10]~35\ : std_logic;
SIGNAL \inst2|x_e[11]~37\ : std_logic;
SIGNAL \inst2|x_e[12]~38_combout\ : std_logic;
SIGNAL \inst2|x_e[12]~39\ : std_logic;
SIGNAL \inst2|x_e[13]~41\ : std_logic;
SIGNAL \inst2|x_e[14]~42_combout\ : std_logic;
SIGNAL \inst2|x_e[14]~43\ : std_logic;
SIGNAL \inst2|x_e[15]~44_combout\ : std_logic;
SIGNAL \inst2|psac_e|inv_res_1~feeder_combout\ : std_logic;
SIGNAL \inst2|psac_e|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_e|inv_res_2~q\ : std_logic;
SIGNAL \inst2|psac_e|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|x_e[11]~36_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|x_e[13]~40_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_e|x2[0]~6_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[1]~7_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[2]~8_combout\ : std_logic;
SIGNAL \inst2|x_e[3]~20_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[3]~9_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[4]~10_combout\ : std_logic;
SIGNAL \inst2|x_e[5]~24_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[5]~11_combout\ : std_logic;
SIGNAL \inst2|x_e[6]~26_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[6]~12_combout\ : std_logic;
SIGNAL \inst2|psac_e|x2[7]~13_combout\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst|Selector7~0_combout\ : std_logic;
SIGNAL \inst2|E_F~6_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~7\ : std_logic;
SIGNAL \inst2|psac_e|Add1~9\ : std_logic;
SIGNAL \inst2|psac_e|Add1~11\ : std_logic;
SIGNAL \inst2|psac_e|Add1~13\ : std_logic;
SIGNAL \inst2|psac_e|Add1~15\ : std_logic;
SIGNAL \inst2|psac_e|Add1~16_combout\ : std_logic;
SIGNAL \inst2|E_F~5_combout\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~7\ : std_logic;
SIGNAL \inst2|psac_f|Add1~10\ : std_logic;
SIGNAL \inst2|psac_f|Add1~13\ : std_logic;
SIGNAL \inst2|psac_f|Add1~16\ : std_logic;
SIGNAL \inst2|psac_f|Add1~18_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~20_combout\ : std_logic;
SIGNAL \inst2|E_F~3_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~12_combout\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~14_combout\ : std_logic;
SIGNAL \inst2|E_F~1_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~6_combout\ : std_logic;
SIGNAL \inst2|E_F~0_combout\ : std_logic;
SIGNAL \inst2|Add14~1\ : std_logic;
SIGNAL \inst2|Add14~4\ : std_logic;
SIGNAL \inst2|Add14~7\ : std_logic;
SIGNAL \inst2|Add14~10\ : std_logic;
SIGNAL \inst2|Add14~13\ : std_logic;
SIGNAL \inst2|Add14~16\ : std_logic;
SIGNAL \inst2|Add14~19\ : std_logic;
SIGNAL \inst2|Add14~21_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~17\ : std_logic;
SIGNAL \inst2|psac_e|Add1~19\ : std_logic;
SIGNAL \inst2|psac_e|Add1~20_combout\ : std_logic;
SIGNAL \inst2|E_F~7_combout\ : std_logic;
SIGNAL \inst2|Add14~23_combout\ : std_logic;
SIGNAL \inst|Selector6~0_combout\ : std_logic;
SIGNAL \inst2|Add14~18_combout\ : std_logic;
SIGNAL \inst2|Add14~20_combout\ : std_logic;
SIGNAL \inst2|Add14~15_combout\ : std_logic;
SIGNAL \inst2|Add14~17_combout\ : std_logic;
SIGNAL \inst2|Add14~12_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~14_combout\ : std_logic;
SIGNAL \inst2|E_F~4_combout\ : std_logic;
SIGNAL \inst2|Add14~14_combout\ : std_logic;
SIGNAL \inst2|Add14~9_combout\ : std_logic;
SIGNAL \inst2|Add14~11_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[6]~27_combout\ : std_logic;
SIGNAL \inst2|G_FS~2_combout\ : std_logic;
SIGNAL \inst2|Add15~8_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~7\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~8_combout\ : std_logic;
SIGNAL \inst2|G_FS~1_combout\ : std_logic;
SIGNAL \inst2|x_g[5]~12_cout\ : std_logic;
SIGNAL \inst2|x_g[5]~14_cout\ : std_logic;
SIGNAL \inst2|x_g[5]~16_cout\ : std_logic;
SIGNAL \inst2|x_g[5]~18_cout\ : std_logic;
SIGNAL \inst2|x_g[5]~19_combout\ : std_logic;
SIGNAL \inst2|x_g[5]~20\ : std_logic;
SIGNAL \inst2|x_g[6]~22\ : std_logic;
SIGNAL \inst2|x_g[7]~24\ : std_logic;
SIGNAL \inst2|x_g[8]~25_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[8]~0_combout\ : std_logic;
SIGNAL \inst2|x_g[8]~26\ : std_logic;
SIGNAL \inst2|x_g[9]~27_combout\ : std_logic;
SIGNAL \inst2|x_g[9]~28\ : std_logic;
SIGNAL \inst2|x_g[10]~29_combout\ : std_logic;
SIGNAL \inst2|x_g[10]~30\ : std_logic;
SIGNAL \inst2|x_g[11]~31_combout\ : std_logic;
SIGNAL \inst2|x_g[11]~32\ : std_logic;
SIGNAL \inst2|x_g[12]~34\ : std_logic;
SIGNAL \inst2|x_g[13]~35_combout\ : std_logic;
SIGNAL \inst2|x_g[13]~36\ : std_logic;
SIGNAL \inst2|x_g[14]~37_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[9]~1_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[10]~2_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[11]~3_combout\ : std_logic;
SIGNAL \inst2|x_g[12]~33_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[12]~4_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[13]~5_combout\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \inst2|psac_g|x2[1]~6_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[2]~7_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[3]~8_combout\ : std_logic;
SIGNAL \inst2|x_b[3]~22_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[4]~9_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[5]~10_combout\ : std_logic;
SIGNAL \inst2|x_g[6]~21_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[6]~11_combout\ : std_logic;
SIGNAL \inst2|x_g[7]~23_combout\ : std_logic;
SIGNAL \inst2|psac_g|x2[7]~12_combout\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~16\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_mult1~17\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[0]~16\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[1]~18\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[2]~20\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[3]~21_combout\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[2]~19_combout\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[1]~17_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~6_combout\ : std_logic;
SIGNAL \inst2|x_g[14]~38\ : std_logic;
SIGNAL \inst2|x_g[15]~39_combout\ : std_logic;
SIGNAL \inst2|psac_g|inv_res_1~feeder_combout\ : std_logic;
SIGNAL \inst2|psac_g|inv_res_1~q\ : std_logic;
SIGNAL \inst2|psac_g|inv_res_2~q\ : std_logic;
SIGNAL \inst2|psac_g|Add1~8_combout\ : std_logic;
SIGNAL \inst2|Add15~1\ : std_logic;
SIGNAL \inst2|Add15~3_combout\ : std_logic;
SIGNAL \inst2|Add15~5_combout\ : std_logic;
SIGNAL \inst2|S_S4[0]~15\ : std_logic;
SIGNAL \inst2|S_S4[1]~17\ : std_logic;
SIGNAL \inst2|S_S4[2]~19\ : std_logic;
SIGNAL \inst2|S_S4[3]~21\ : std_logic;
SIGNAL \inst2|S_S4[4]~23\ : std_logic;
SIGNAL \inst2|S_S4[5]~25\ : std_logic;
SIGNAL \inst2|S_S4[6]~27\ : std_logic;
SIGNAL \inst2|S_S4[7]~28_combout\ : std_logic;
SIGNAL \inst2|S_S4[6]~26_combout\ : std_logic;
SIGNAL \inst2|S_S4[5]~24_combout\ : std_logic;
SIGNAL \inst2|S_S4[4]~22_combout\ : std_logic;
SIGNAL \inst2|S_S1[3]~22\ : std_logic;
SIGNAL \inst2|S_S1[4]~24\ : std_logic;
SIGNAL \inst2|S_S1[5]~26\ : std_logic;
SIGNAL \inst2|S_S1[6]~28\ : std_logic;
SIGNAL \inst2|S_S1[7]~29_combout\ : std_logic;
SIGNAL \inst2|S_S2[6]~26_combout\ : std_logic;
SIGNAL \inst2|a_combined[5]~27\ : std_logic;
SIGNAL \inst2|a_combined[6]~29\ : std_logic;
SIGNAL \inst2|a_combined[7]~31\ : std_logic;
SIGNAL \inst2|a_combined[8]~33\ : std_logic;
SIGNAL \inst2|a_combined[9]~34_combout\ : std_logic;
SIGNAL \inst2|LDAC[8]~33\ : std_logic;
SIGNAL \inst2|LDAC[9]~34_combout\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[5]~25_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[4]~23_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[0]~15_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~1_cout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~3_cout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~5_cout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~7\ : std_logic;
SIGNAL \inst2|psac_c|Add1~9\ : std_logic;
SIGNAL \inst2|psac_c|Add1~11\ : std_logic;
SIGNAL \inst2|psac_c|Add1~13\ : std_logic;
SIGNAL \inst2|psac_c|Add1~15\ : std_logic;
SIGNAL \inst2|psac_c|Add1~17\ : std_logic;
SIGNAL \inst2|psac_c|Add1~19\ : std_logic;
SIGNAL \inst2|psac_c|Add1~21\ : std_logic;
SIGNAL \inst2|psac_c|Add1~23\ : std_logic;
SIGNAL \inst2|psac_c|Add1~25\ : std_logic;
SIGNAL \inst2|psac_c|Add1~26_combout\ : std_logic;
SIGNAL \inst2|C_CS~10_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~24_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|C_CS~9_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~16\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~19\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~22\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~25\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~28\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~30_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~32_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~20_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|C_CS~7_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~24_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~26_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~21_combout\ : std_logic;
SIGNAL \inst2|psac_c_sharp|Add1~23_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~14_combout\ : std_logic;
SIGNAL \inst2|psac_c|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|C_CS~4_combout\ : std_logic;
SIGNAL \inst2|Add12~10\ : std_logic;
SIGNAL \inst2|Add12~13\ : std_logic;
SIGNAL \inst2|Add12~16\ : std_logic;
SIGNAL \inst2|Add12~19\ : std_logic;
SIGNAL \inst2|Add12~22\ : std_logic;
SIGNAL \inst2|Add12~25\ : std_logic;
SIGNAL \inst2|Add12~28\ : std_logic;
SIGNAL \inst2|Add12~30_combout\ : std_logic;
SIGNAL \inst2|Add12~32_combout\ : std_logic;
SIGNAL \inst|Equal8~0_combout\ : std_logic;
SIGNAL \inst|Equal8~1_combout\ : std_logic;
SIGNAL \inst|Selector8~0_combout\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[7]~29_combout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~9\ : std_logic;
SIGNAL \inst2|psac_d|Add1~11\ : std_logic;
SIGNAL \inst2|psac_d|Add1~13\ : std_logic;
SIGNAL \inst2|psac_d|Add1~15\ : std_logic;
SIGNAL \inst2|psac_d|Add1~17\ : std_logic;
SIGNAL \inst2|psac_d|Add1~19\ : std_logic;
SIGNAL \inst2|psac_d|Add1~21\ : std_logic;
SIGNAL \inst2|psac_d|Add1~23\ : std_logic;
SIGNAL \inst2|psac_d|Add1~24_combout\ : std_logic;
SIGNAL \inst2|D_DS~9_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~13\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~16\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~19\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~22\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~25\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~28\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~30_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~32_combout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~20_combout\ : std_logic;
SIGNAL \inst2|D_DS~7_combout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~18_combout\ : std_logic;
SIGNAL \inst2|D_DS~6_combout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~16_combout\ : std_logic;
SIGNAL \inst2|D_DS~5_combout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~14_combout\ : std_logic;
SIGNAL \inst2|D_DS~4_combout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~12_combout\ : std_logic;
SIGNAL \inst2|D_DS~3_combout\ : std_logic;
SIGNAL \inst2|Add13~7\ : std_logic;
SIGNAL \inst2|Add13~10\ : std_logic;
SIGNAL \inst2|Add13~13\ : std_logic;
SIGNAL \inst2|Add13~16\ : std_logic;
SIGNAL \inst2|Add13~19\ : std_logic;
SIGNAL \inst2|Add13~22\ : std_logic;
SIGNAL \inst2|Add13~25\ : std_logic;
SIGNAL \inst2|Add13~27_combout\ : std_logic;
SIGNAL \inst2|Add13~29_combout\ : std_logic;
SIGNAL \inst2|Add12~24_combout\ : std_logic;
SIGNAL \inst2|Add12~26_combout\ : std_logic;
SIGNAL \inst2|Add12~21_combout\ : std_logic;
SIGNAL \inst2|Add12~23_combout\ : std_logic;
SIGNAL \inst2|Add12~18_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~18_combout\ : std_logic;
SIGNAL \inst2|C_CS~6_combout\ : std_logic;
SIGNAL \inst2|Add12~20_combout\ : std_logic;
SIGNAL \inst2|Add12~15_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~16_combout\ : std_logic;
SIGNAL \inst2|C_CS~5_combout\ : std_logic;
SIGNAL \inst2|Add12~17_combout\ : std_logic;
SIGNAL \inst2|Add13~12_combout\ : std_logic;
SIGNAL \inst2|Add13~14_combout\ : std_logic;
SIGNAL \inst2|S_S3[3]~21\ : std_logic;
SIGNAL \inst2|S_S3[4]~23\ : std_logic;
SIGNAL \inst2|S_S3[5]~25\ : std_logic;
SIGNAL \inst2|S_S3[6]~27\ : std_logic;
SIGNAL \inst2|S_S3[7]~29\ : std_logic;
SIGNAL \inst2|S_S3[8]~31\ : std_logic;
SIGNAL \inst2|S_S3[9]~33\ : std_logic;
SIGNAL \inst2|S_S3[10]~34_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~9\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~11\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~13\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~15\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~17\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~19\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~21\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~23\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~24_combout\ : std_logic;
SIGNAL \inst2|G_FS~9_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~22_combout\ : std_logic;
SIGNAL \inst2|G_FS~8_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~20_combout\ : std_logic;
SIGNAL \inst2|G_FS~7_combout\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[3]~22\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[4]~24\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[5]~26\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[6]~28\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[7]~30\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~7\ : std_logic;
SIGNAL \inst2|psac_g|Add1~10\ : std_logic;
SIGNAL \inst2|psac_g|Add1~13\ : std_logic;
SIGNAL \inst2|psac_g|Add1~16\ : std_logic;
SIGNAL \inst2|psac_g|Add1~19\ : std_logic;
SIGNAL \inst2|psac_g|Add1~22\ : std_logic;
SIGNAL \inst2|psac_g|Add1~24_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~26_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~21_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~23_combout\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[8]~31_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~20_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~12_combout\ : std_logic;
SIGNAL \inst2|G_FS~3_combout\ : std_logic;
SIGNAL \inst2|Add15~4\ : std_logic;
SIGNAL \inst2|Add15~7\ : std_logic;
SIGNAL \inst2|Add15~10\ : std_logic;
SIGNAL \inst2|Add15~13\ : std_logic;
SIGNAL \inst2|Add15~16\ : std_logic;
SIGNAL \inst2|Add15~19\ : std_logic;
SIGNAL \inst2|Add15~22\ : std_logic;
SIGNAL \inst2|Add15~25\ : std_logic;
SIGNAL \inst2|Add15~27_combout\ : std_logic;
SIGNAL \inst2|Add15~29_combout\ : std_logic;
SIGNAL \inst2|Add15~24_combout\ : std_logic;
SIGNAL \inst2|Add15~26_combout\ : std_logic;
SIGNAL \inst2|S_S4[7]~29\ : std_logic;
SIGNAL \inst2|S_S4[8]~31\ : std_logic;
SIGNAL \inst2|S_S4[9]~32_combout\ : std_logic;
SIGNAL \inst2|S_S4[8]~30_combout\ : std_logic;
SIGNAL \inst2|S_S1[7]~30\ : std_logic;
SIGNAL \inst2|S_S1[8]~32\ : std_logic;
SIGNAL \inst2|S_S1[9]~34\ : std_logic;
SIGNAL \inst2|S_S1[10]~35_combout\ : std_logic;
SIGNAL \inst2|a_combined[9]~35\ : std_logic;
SIGNAL \inst2|a_combined[10]~36_combout\ : std_logic;
SIGNAL \inst2|LDAC[9]~35\ : std_logic;
SIGNAL \inst2|LDAC[10]~36_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[11]~feeder_combout\ : std_logic;
SIGNAL \inst2|LDAC[10]~37\ : std_logic;
SIGNAL \inst2|LDAC[11]~38_combout\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_g|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~25\ : std_logic;
SIGNAL \inst2|psac_g|Add1~28\ : std_logic;
SIGNAL \inst2|psac_g|Add1~31\ : std_logic;
SIGNAL \inst2|psac_g|Add1~34\ : std_logic;
SIGNAL \inst2|psac_g|Add1~37\ : std_logic;
SIGNAL \inst2|psac_g|Add1~39_combout\ : std_logic;
SIGNAL \inst2|psac_g|Add1~41_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~25\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~27\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~28_combout\ : std_logic;
SIGNAL \inst2|G_FS~11_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_f_sharp|Add1~26_combout\ : std_logic;
SIGNAL \inst2|G_FS~10_combout\ : std_logic;
SIGNAL \inst2|Add15~28\ : std_logic;
SIGNAL \inst2|Add15~31\ : std_logic;
SIGNAL \inst2|Add15~34\ : std_logic;
SIGNAL \inst2|Add15~36_combout\ : std_logic;
SIGNAL \inst2|Add15~38_combout\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_e|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~21\ : std_logic;
SIGNAL \inst2|psac_e|Add1~23\ : std_logic;
SIGNAL \inst2|psac_e|Add1~25\ : std_logic;
SIGNAL \inst2|psac_e|Add1~27\ : std_logic;
SIGNAL \inst2|psac_e|Add1~28_combout\ : std_logic;
SIGNAL \inst2|E_F~11_combout\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[10]~35_combout\ : std_logic;
SIGNAL \inst2|psac_f|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~19\ : std_logic;
SIGNAL \inst2|psac_f|Add1~22\ : std_logic;
SIGNAL \inst2|psac_f|Add1~25\ : std_logic;
SIGNAL \inst2|psac_f|Add1~28\ : std_logic;
SIGNAL \inst2|psac_f|Add1~31\ : std_logic;
SIGNAL \inst2|psac_f|Add1~34\ : std_logic;
SIGNAL \inst2|psac_f|Add1~36_combout\ : std_logic;
SIGNAL \inst2|psac_f|Add1~38_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~24_combout\ : std_logic;
SIGNAL \inst2|E_F~9_combout\ : std_logic;
SIGNAL \inst2|psac_e|Add1~22_combout\ : std_logic;
SIGNAL \inst2|E_F~8_combout\ : std_logic;
SIGNAL \inst2|Add14~22\ : std_logic;
SIGNAL \inst2|Add14~25\ : std_logic;
SIGNAL \inst2|Add14~28\ : std_logic;
SIGNAL \inst2|Add14~31\ : std_logic;
SIGNAL \inst2|Add14~33_combout\ : std_logic;
SIGNAL \inst2|Add14~35_combout\ : std_logic;
SIGNAL \inst2|Add15~30_combout\ : std_logic;
SIGNAL \inst2|Add15~32_combout\ : std_logic;
SIGNAL \inst2|S_S4[9]~33\ : std_logic;
SIGNAL \inst2|S_S4[10]~35\ : std_logic;
SIGNAL \inst2|S_S4[11]~37\ : std_logic;
SIGNAL \inst2|S_S4[12]~38_combout\ : std_logic;
SIGNAL \inst2|psac_c|Add1~27\ : std_logic;
SIGNAL \inst2|psac_c|Add1~28_combout\ : std_logic;
SIGNAL \inst2|C_CS~11_combout\ : std_logic;
SIGNAL \inst2|Add12~31\ : std_logic;
SIGNAL \inst2|Add12~33_combout\ : std_logic;
SIGNAL \inst2|Add12~35_combout\ : std_logic;
SIGNAL \inst2|S_S3[10]~35\ : std_logic;
SIGNAL \inst2|S_S3[11]~36_combout\ : std_logic;
SIGNAL \inst2|S_S1[10]~36\ : std_logic;
SIGNAL \inst2|S_S1[11]~38\ : std_logic;
SIGNAL \inst2|S_S1[12]~39_combout\ : std_logic;
SIGNAL \inst2|S_S1[11]~37_combout\ : std_logic;
SIGNAL \inst2|a_combined[10]~37\ : std_logic;
SIGNAL \inst2|a_combined[11]~39\ : std_logic;
SIGNAL \inst2|a_combined[12]~40_combout\ : std_logic;
SIGNAL \inst2|LDAC[11]~39\ : std_logic;
SIGNAL \inst2|LDAC[12]~40_combout\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[8]~32\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[9]~34\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[11]~37_combout\ : std_logic;
SIGNAL \inst2|psac_b|Res_2[9]~33_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~19\ : std_logic;
SIGNAL \inst2|psac_b|Add1~22\ : std_logic;
SIGNAL \inst2|psac_b|Add1~25\ : std_logic;
SIGNAL \inst2|psac_b|Add1~28\ : std_logic;
SIGNAL \inst2|psac_b|Add1~31\ : std_logic;
SIGNAL \inst2|psac_b|Add1~34\ : std_logic;
SIGNAL \inst2|psac_b|Add1~37\ : std_logic;
SIGNAL \inst2|psac_b|Add1~39_combout\ : std_logic;
SIGNAL \inst2|psac_b|Add1~41_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~25\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~26_combout\ : std_logic;
SIGNAL \inst2|AS_B~10_combout\ : std_logic;
SIGNAL \inst2|Add17~28\ : std_logic;
SIGNAL \inst2|Add17~31\ : std_logic;
SIGNAL \inst2|Add17~34\ : std_logic;
SIGNAL \inst2|Add17~36_combout\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~27\ : std_logic;
SIGNAL \inst2|psac_a_sharp|Add1~28_combout\ : std_logic;
SIGNAL \inst2|AS_B~11_combout\ : std_logic;
SIGNAL \inst2|Add17~38_combout\ : std_logic;
SIGNAL \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[10]~36\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_a|Res_2[12]~39_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~25\ : std_logic;
SIGNAL \inst2|psac_a|Add1~28\ : std_logic;
SIGNAL \inst2|psac_a|Add1~31\ : std_logic;
SIGNAL \inst2|psac_a|Add1~34\ : std_logic;
SIGNAL \inst2|psac_a|Add1~37\ : std_logic;
SIGNAL \inst2|psac_a|Add1~39_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~41_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[11]~38\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[12]~40\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Res_2[13]~41_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~21\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~23\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~25\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~26_combout\ : std_logic;
SIGNAL \inst2|GS_A~10_combout\ : std_logic;
SIGNAL \inst2|psac_g_sharp|Add1~24_combout\ : std_logic;
SIGNAL \inst2|GS_A~9_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~30_combout\ : std_logic;
SIGNAL \inst2|psac_a|Add1~32_combout\ : std_logic;
SIGNAL \inst2|Add16~22\ : std_logic;
SIGNAL \inst2|Add16~25\ : std_logic;
SIGNAL \inst2|Add16~28\ : std_logic;
SIGNAL \inst2|Add16~31\ : std_logic;
SIGNAL \inst2|Add16~33_combout\ : std_logic;
SIGNAL \inst2|Add16~35_combout\ : std_logic;
SIGNAL \inst2|Add16~30_combout\ : std_logic;
SIGNAL \inst2|Add16~32_combout\ : std_logic;
SIGNAL \inst2|S_S2[9]~33\ : std_logic;
SIGNAL \inst2|S_S2[10]~35\ : std_logic;
SIGNAL \inst2|S_S2[11]~37\ : std_logic;
SIGNAL \inst2|S_S2[12]~39\ : std_logic;
SIGNAL \inst2|S_S2[13]~40_combout\ : std_logic;
SIGNAL \inst2|a_combined[12]~41\ : std_logic;
SIGNAL \inst2|a_combined[13]~42_combout\ : std_logic;
SIGNAL \inst2|LDAC[12]~41\ : std_logic;
SIGNAL \inst2|LDAC[13]~42_combout\ : std_logic;
SIGNAL \inst2|a_combined[13]~43\ : std_logic;
SIGNAL \inst2|a_combined[14]~44_combout\ : std_logic;
SIGNAL \inst2|LDAC[13]~43\ : std_logic;
SIGNAL \inst2|LDAC[14]~44_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|RXReg[13]~feeder_combout\ : std_logic;
SIGNAL \inst2|LDAC[14]~45\ : std_logic;
SIGNAL \inst2|LDAC[15]~46_combout\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst5|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst5|LDAC_out[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|current_panning[1]~17_combout\ : std_logic;
SIGNAL \inst|LessThan2~0_combout\ : std_logic;
SIGNAL \inst|Selector12~9_combout\ : std_logic;
SIGNAL \inst|p6~3_combout\ : std_logic;
SIGNAL \inst|Selector13~4_combout\ : std_logic;
SIGNAL \inst|p6~2_combout\ : std_logic;
SIGNAL \inst|current_panning[2]~9_combout\ : std_logic;
SIGNAL \inst|current_panning[2]~10_combout\ : std_logic;
SIGNAL \inst|current_panning[2]~12_combout\ : std_logic;
SIGNAL \inst|current_panning~13_combout\ : std_logic;
SIGNAL \inst|current_panning[0]~0_combout\ : std_logic;
SIGNAL \inst|current_panning~14_combout\ : std_logic;
SIGNAL \inst|current_panning[3]~8_combout\ : std_logic;
SIGNAL \inst1|Mux0~0_combout\ : std_logic;
SIGNAL \inst|current_panning~15_combout\ : std_logic;
SIGNAL \inst|current_panning~16_combout\ : std_logic;
SIGNAL \inst1|process_0~0_combout\ : std_logic;
SIGNAL \inst1|Mux12~0_combout\ : std_logic;
SIGNAL \inst1|Mux11~0_combout\ : std_logic;
SIGNAL \inst1|Mux10~0_combout\ : std_logic;
SIGNAL \inst1|Mux9~0_combout\ : std_logic;
SIGNAL \inst1|Mux8~0_combout\ : std_logic;
SIGNAL \inst1|Mux7~0_combout\ : std_logic;
SIGNAL \inst1|Mux6~0_combout\ : std_logic;
SIGNAL \inst1|Mux5~0_combout\ : std_logic;
SIGNAL \inst1|Mux4~0_combout\ : std_logic;
SIGNAL \inst1|Mux3~0_combout\ : std_logic;
SIGNAL \inst1|Mux2~0_combout\ : std_logic;
SIGNAL \inst1|Mux1~0_combout\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \inst1|result_l~2_combout\ : std_logic;
SIGNAL \i_hs5~0_combout\ : std_logic;
SIGNAL \i_hs5~q\ : std_logic;
SIGNAL \inst1|result_l[30]~1_combout\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \inst5|LDAC_out[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|result_l~4_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \inst1|result_l~5_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[2]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst1|result_l~15_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~15_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[4]~15_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[5]~17_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|Equal1~1_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|Equal1~2_combout\ : std_logic;
SIGNAL \inst2|DAC_en~q\ : std_logic;
SIGNAL \i_hs6~q\ : std_logic;
SIGNAL \i_hs7~q\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|cntr[2]~11_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|tx~0_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg[6]~1_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[3]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst1|result_l~14_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~14_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[4]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \inst1|result_l~13_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~13_combout\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \inst5|LDAC_out[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|result_l~12_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~12_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \inst1|result_l~11_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~11_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[7]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \inst1|result_l~10_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~10_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[8]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \inst1|result_l~9_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~9_combout\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \inst5|LDAC_out[9]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|result_l~8_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~8_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[10]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \inst1|result_l~7_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~7_combout\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \inst5|LDAC_out[11]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|result_l~6_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~6_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~5_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~4_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[14]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \inst5|LDAC_out[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \inst1|result_l~3_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~3_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~2_combout\ : std_logic;
SIGNAL \inst1|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \inst1|result_l~0_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_left|TXReg~0_combout\ : std_logic;
SIGNAL \inst2|RDAC[0]~16_combout\ : std_logic;
SIGNAL \inst2|RDAC[15]~18_combout\ : std_logic;
SIGNAL \inst2|RDAC[0]~17\ : std_logic;
SIGNAL \inst2|RDAC[1]~19_combout\ : std_logic;
SIGNAL \inst2|RDAC[1]~20\ : std_logic;
SIGNAL \inst2|RDAC[2]~21_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[15]~0_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|RDAC[2]~22\ : std_logic;
SIGNAL \inst2|RDAC[3]~23_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|RDAC[3]~24\ : std_logic;
SIGNAL \inst2|RDAC[4]~25_combout\ : std_logic;
SIGNAL \inst2|RDAC[4]~26\ : std_logic;
SIGNAL \inst2|RDAC[5]~27_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[5]~feeder_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|RDAC[5]~28\ : std_logic;
SIGNAL \inst2|RDAC[6]~29_combout\ : std_logic;
SIGNAL \inst2|a_combined[7]~30_combout\ : std_logic;
SIGNAL \inst2|RDAC[6]~30\ : std_logic;
SIGNAL \inst2|RDAC[7]~31_combout\ : std_logic;
SIGNAL \inst2|a_combined[8]~32_combout\ : std_logic;
SIGNAL \inst2|RDAC[7]~32\ : std_logic;
SIGNAL \inst2|RDAC[8]~33_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[7]~feeder_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[9]~feeder_combout\ : std_logic;
SIGNAL \inst2|RDAC[8]~34\ : std_logic;
SIGNAL \inst2|RDAC[9]~35_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[10]~feeder_combout\ : std_logic;
SIGNAL \inst2|RDAC[9]~36\ : std_logic;
SIGNAL \inst2|RDAC[10]~37_combout\ : std_logic;
SIGNAL \inst2|RDAC[10]~38\ : std_logic;
SIGNAL \inst2|RDAC[11]~39_combout\ : std_logic;
SIGNAL \inst2|RDAC[11]~40\ : std_logic;
SIGNAL \inst2|RDAC[12]~41_combout\ : std_logic;
SIGNAL \inst2|RDAC[12]~42\ : std_logic;
SIGNAL \inst2|RDAC[13]~43_combout\ : std_logic;
SIGNAL \inst2|RDAC[13]~44\ : std_logic;
SIGNAL \inst2|RDAC[14]~45_combout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~25\ : std_logic;
SIGNAL \inst2|psac_d|Add1~27\ : std_logic;
SIGNAL \inst2|psac_d|Add1~28_combout\ : std_logic;
SIGNAL \inst2|D_DS~11_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~31\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~34\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~37\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~39_combout\ : std_logic;
SIGNAL \inst2|psac_d_sharp|Add1~41_combout\ : std_logic;
SIGNAL \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[13]~42\ : std_logic;
SIGNAL \inst2|psac_d|Res_2[14]~43_combout\ : std_logic;
SIGNAL \inst2|psac_d|Add1~26_combout\ : std_logic;
SIGNAL \inst2|D_DS~10_combout\ : std_logic;
SIGNAL \inst2|Add13~28\ : std_logic;
SIGNAL \inst2|Add13~31\ : std_logic;
SIGNAL \inst2|Add13~34\ : std_logic;
SIGNAL \inst2|Add13~36_combout\ : std_logic;
SIGNAL \inst2|Add13~38_combout\ : std_logic;
SIGNAL \inst2|S_S3[11]~37\ : std_logic;
SIGNAL \inst2|S_S3[12]~39\ : std_logic;
SIGNAL \inst2|S_S3[13]~40_combout\ : std_logic;
SIGNAL \inst2|S_S4[12]~39\ : std_logic;
SIGNAL \inst2|S_S4[13]~40_combout\ : std_logic;
SIGNAL \inst2|S_S1[12]~40\ : std_logic;
SIGNAL \inst2|S_S1[13]~42\ : std_logic;
SIGNAL \inst2|S_S1[14]~43_combout\ : std_logic;
SIGNAL \inst2|a_combined[14]~45\ : std_logic;
SIGNAL \inst2|a_combined[15]~46_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg[15]~feeder_combout\ : std_logic;
SIGNAL \inst2|RDAC[14]~46\ : std_logic;
SIGNAL \inst2|RDAC[15]~47_combout\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst5|Mult1|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst1|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \inst5|RDAC_out[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|result_r~0_combout\ : std_logic;
SIGNAL \inst3|Add2~0_combout\ : std_logic;
SIGNAL \inst1|result_r[30]~1_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg~0_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|TXReg[15]~1_combout\ : std_logic;
SIGNAL \inst4|b2v_inst1|dacdatout~0_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add0~1\ : std_logic;
SIGNAL \iRAMcontrol|Add0~3\ : std_logic;
SIGNAL \iRAMcontrol|Add0~5\ : std_logic;
SIGNAL \iRAMcontrol|Add0~7\ : std_logic;
SIGNAL \iRAMcontrol|Add0~9\ : std_logic;
SIGNAL \iRAMcontrol|Add0~11\ : std_logic;
SIGNAL \iRAMcontrol|Add0~13\ : std_logic;
SIGNAL \iRAMcontrol|Add0~15\ : std_logic;
SIGNAL \iRAMcontrol|Add0~17\ : std_logic;
SIGNAL \iRAMcontrol|Add0~19\ : std_logic;
SIGNAL \iRAMcontrol|Add0~20_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add0~18_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add0~14_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add0~12_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add0~10_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add0~8_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add0~6_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add0~4_combout\ : std_logic;
SIGNAL \i_linecounter|vcnti[0]~10_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~1\ : std_logic;
SIGNAL \iRAMcontrol|Add1~3\ : std_logic;
SIGNAL \iRAMcontrol|Add1~5\ : std_logic;
SIGNAL \iRAMcontrol|Add1~7\ : std_logic;
SIGNAL \iRAMcontrol|Add1~9\ : std_logic;
SIGNAL \iRAMcontrol|Add1~11\ : std_logic;
SIGNAL \iRAMcontrol|Add1~13\ : std_logic;
SIGNAL \iRAMcontrol|Add1~15\ : std_logic;
SIGNAL \iRAMcontrol|Add1~17\ : std_logic;
SIGNAL \iRAMcontrol|Add1~19\ : std_logic;
SIGNAL \iRAMcontrol|Add1~21\ : std_logic;
SIGNAL \iRAMcontrol|Add1~23\ : std_logic;
SIGNAL \iRAMcontrol|Add1~24_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~22_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add0~16_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~20_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~18_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~16_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~14_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~12_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~10_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~8_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add0~2_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~6_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add0~0_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~4_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~2_combout\ : std_logic;
SIGNAL \iRAMcontrol|Add1~0_combout\ : std_logic;
SIGNAL \i_pixcounter|hcnti[2]~14_combout\ : std_logic;
SIGNAL \sram_data[14]~input_o\ : std_logic;
SIGNAL \sram_data[6]~input_o\ : std_logic;
SIGNAL \i_pixreg|pixcode2~0_combout\ : std_logic;
SIGNAL \inst3|LessThan1~1_combout\ : std_logic;
SIGNAL \inst3|process_2~1_combout\ : std_logic;
SIGNAL \inst3|process_2~2_combout\ : std_logic;
SIGNAL \inst3|LessThan7~1_combout\ : std_logic;
SIGNAL \inst3|LessThan8~0_combout\ : std_logic;
SIGNAL \inst3|process_3~41_combout\ : std_logic;
SIGNAL \inst3|process_3~12_combout\ : std_logic;
SIGNAL \inst3|process_3~32_combout\ : std_logic;
SIGNAL \inst3|process_3~42_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~15_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~16_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~17_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~18_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~21_combout\ : std_logic;
SIGNAL \inst3|process_0~4_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~9_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~11_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~12_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~10_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~13_combout\ : std_logic;
SIGNAL \inst3|LessThan7~2_combout\ : std_logic;
SIGNAL \inst3|LessThan7~3_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~14_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~22_combout\ : std_logic;
SIGNAL \inst3|process_3~33_combout\ : std_logic;
SIGNAL \inst3|process_3~19_combout\ : std_logic;
SIGNAL \inst3|process_3~35_combout\ : std_logic;
SIGNAL \inst3|process_3~36_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~2_combout\ : std_logic;
SIGNAL \inst3|process_3~7_combout\ : std_logic;
SIGNAL \inst3|process_3~6_combout\ : std_logic;
SIGNAL \inst3|process_3~8_combout\ : std_logic;
SIGNAL \inst3|process_3~47_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[6]~0_combout\ : std_logic;
SIGNAL \inst3|process_3~24_combout\ : std_logic;
SIGNAL \inst3|process_3~25_combout\ : std_logic;
SIGNAL \inst3|process_3~17_combout\ : std_logic;
SIGNAL \inst3|process_3~16_combout\ : std_logic;
SIGNAL \inst3|process_3~13_combout\ : std_logic;
SIGNAL \inst3|process_3~18_combout\ : std_logic;
SIGNAL \inst3|process_3~26_combout\ : std_logic;
SIGNAL \inst3|process_3~21_combout\ : std_logic;
SIGNAL \inst3|process_3~28_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[6]~1_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[6]~3_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[6]~23_combout\ : std_logic;
SIGNAL \inst3|Mult0|mult_core|romout[0][8]~0_combout\ : std_logic;
SIGNAL \inst3|Mult0|mult_core|romout[0][6]~2_combout\ : std_logic;
SIGNAL \inst3|Mult0|mult_core|romout[0][4]~4_combout\ : std_logic;
SIGNAL \inst3|Mult0|mult_core|romout[0][3]~5_combout\ : std_logic;
SIGNAL \inst3|vol_ctrl[3]~1\ : std_logic;
SIGNAL \inst3|vol_ctrl[4]~3\ : std_logic;
SIGNAL \inst3|vol_ctrl[5]~5\ : std_logic;
SIGNAL \inst3|vol_ctrl[6]~7\ : std_logic;
SIGNAL \inst3|vol_ctrl[7]~9\ : std_logic;
SIGNAL \inst3|vol_ctrl[8]~11\ : std_logic;
SIGNAL \inst3|vol_ctrl[9]~13\ : std_logic;
SIGNAL \inst3|Add0~0_combout\ : std_logic;
SIGNAL \inst3|vol_ctrl[9]~12_combout\ : std_logic;
SIGNAL \inst3|vol_ctrl[5]~4_combout\ : std_logic;
SIGNAL \inst3|vol_ctrl[4]~2_combout\ : std_logic;
SIGNAL \inst3|Mult0|mult_core|romout[0][1]~7_combout\ : std_logic;
SIGNAL \inst3|LessThan4~1_cout\ : std_logic;
SIGNAL \inst3|LessThan4~3_cout\ : std_logic;
SIGNAL \inst3|LessThan4~5_cout\ : std_logic;
SIGNAL \inst3|LessThan4~7_cout\ : std_logic;
SIGNAL \inst3|LessThan4~9_cout\ : std_logic;
SIGNAL \inst3|LessThan4~11_cout\ : std_logic;
SIGNAL \inst3|LessThan4~13_cout\ : std_logic;
SIGNAL \inst3|LessThan4~15_cout\ : std_logic;
SIGNAL \inst3|LessThan4~17_cout\ : std_logic;
SIGNAL \inst3|LessThan4~18_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~24_combout\ : std_logic;
SIGNAL \inst3|Add2~1_combout\ : std_logic;
SIGNAL \inst3|Add4~1\ : std_logic;
SIGNAL \inst3|Add4~3\ : std_logic;
SIGNAL \inst3|Add4~4_combout\ : std_logic;
SIGNAL \inst3|Add4~2_combout\ : std_logic;
SIGNAL \inst3|Add4~0_combout\ : std_logic;
SIGNAL \inst3|Add6~1_cout\ : std_logic;
SIGNAL \inst3|Add6~3_cout\ : std_logic;
SIGNAL \inst3|Add6~5\ : std_logic;
SIGNAL \inst3|Add6~6_combout\ : std_logic;
SIGNAL \inst3|LessThan6~10_combout\ : std_logic;
SIGNAL \inst3|Add4~5\ : std_logic;
SIGNAL \inst3|Add4~7\ : std_logic;
SIGNAL \inst3|Add4~8_combout\ : std_logic;
SIGNAL \inst3|Add6~7\ : std_logic;
SIGNAL \inst3|Add6~9\ : std_logic;
SIGNAL \inst3|Add6~10_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~31_combout\ : std_logic;
SIGNAL \inst3|Add6~11\ : std_logic;
SIGNAL \inst3|Add6~12_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~32_combout\ : std_logic;
SIGNAL \inst3|LessThan8~1_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~19_combout\ : std_logic;
SIGNAL \inst3|pixcode_out~20_combout\ : std_logic;
SIGNAL \inst3|Add4~9\ : std_logic;
SIGNAL \inst3|Add4~10_combout\ : std_logic;
SIGNAL \inst3|Add6~13\ : std_logic;
SIGNAL \inst3|Add6~14_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~33_combout\ : std_logic;
SIGNAL \inst3|LessThan6~11_combout\ : std_logic;
SIGNAL \inst3|LessThan6~12_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~34_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~48_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_b[7]~0_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_b[7]~feeder_combout\ : std_logic;
SIGNAL \sram_data[9]~input_o\ : std_logic;
SIGNAL \sram_data[1]~input_o\ : std_logic;
SIGNAL \i_pixreg|pixcode2~1_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_b[2]~5_combout\ : std_logic;
SIGNAL \inst3|process_3~29_combout\ : std_logic;
SIGNAL \inst3|LessThan36~0_combout\ : std_logic;
SIGNAL \inst3|LessThan7~0_combout\ : std_logic;
SIGNAL \inst3|process_3~30_combout\ : std_logic;
SIGNAL \inst3|LessThan12~0_combout\ : std_logic;
SIGNAL \inst3|process_3~31_combout\ : std_logic;
SIGNAL \inst3|process_3~22_combout\ : std_logic;
SIGNAL \inst3|process_3~37_combout\ : std_logic;
SIGNAL \inst3|process_3~39_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~38_combout\ : std_logic;
SIGNAL \inst3|process_3~20_combout\ : std_logic;
SIGNAL \inst3|process_3~48_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~45_combout\ : std_logic;
SIGNAL \inst3|process_3~44_combout\ : std_logic;
SIGNAL \inst3|process_3~9_combout\ : std_logic;
SIGNAL \inst3|process_3~43_combout\ : std_logic;
SIGNAL \inst3|process_3~45_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~44_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~46_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~37_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[1]~47_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[7]~52_combout\ : std_logic;
SIGNAL \sram_data[15]~input_o\ : std_logic;
SIGNAL \sram_data[7]~input_o\ : std_logic;
SIGNAL \i_pixreg|pixcode2~2_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[7]~53_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[5]~54_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_b[6]~1_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[0]~55_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_b[1]~6_combout\ : std_logic;
SIGNAL \sram_data[12]~input_o\ : std_logic;
SIGNAL \sram_data[4]~input_o\ : std_logic;
SIGNAL \i_pixreg|pixcode2~5_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_b[5]~2_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[4]~57_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[3]~59_combout\ : std_logic;
SIGNAL \inst3|pixcode_out[3]~60_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_b[4]~3_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_b[3]~4_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_b~7_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_g~1_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_g~2_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_g~3_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_g~4_combout\ : std_logic;
SIGNAL \sram_data[10]~input_o\ : std_logic;
SIGNAL \sram_data[2]~input_o\ : std_logic;
SIGNAL \i_pixreg|pixcode2~7_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_g[3]~0_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_g~5_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_g~6_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_g~7_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_r[6]~feeder_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_r~0_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_r~1_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_r~2_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_r~3_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_r~4_combout\ : std_logic;
SIGNAL \i_RGB_gen|vga_r~5_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_right|RXReg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|b2v_inst_right|TXReg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|psac_c_sharp|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst2|psac_d|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst2|psac_d_sharp|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst2|psac_e|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst2|psac_f|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst2|psac_f_sharp|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst2|psac_g|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst2|psac_g_sharp|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst2|psac_a|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst2|psac_a_sharp|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst2|psac_b|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \i_pixcounter|hcnti\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_linecounter|vcnti\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RGB_gen|vga_r\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \i_RGB_gen|vga_g\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \i_RGB_gen|vga_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|shiftreg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|set\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|scancode\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|last_set\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|current_volume\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|current_panning\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|MIDI\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \i_pixreg|pixcode2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|b2v_inst_ctrl|cntr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst4|b2v_inst_left|TXReg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|b2v_inst_left|RXReg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_g_sharp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_g\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_f_sharp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_f\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_e\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_d_sharp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_d\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_c_sharp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_c\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_a_sharp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|x_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|a_combined\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|S_S4\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|S_S3\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|S_S2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|S_S1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|RDAC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|LDAC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|psac_c|Res_2\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst1|result_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|result_l\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst5|result_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst5|result_l\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_KEY0~input_o\ : std_logic;
SIGNAL \inst3|ALT_INV_pixcode_out[1]~48_combout\ : std_logic;
SIGNAL \inst4|b2v_inst_ctrl|ALT_INV_cntr\ : std_logic_vector(1 DOWNTO 1);

BEGIN

hsync <= ww_hsync;
ww_KEY0 <= KEY0;
ww_fpga_clk <= fpga_clk;
vsync <= ww_vsync;
sram_ce <= ww_sram_ce;
sram_oe <= ww_sram_oe;
sram_lb <= ww_sram_lb;
sram_ub <= ww_sram_ub;
sram_we <= ww_sram_we;
vga_clk <= ww_vga_clk;
vga_blank <= ww_vga_blank;
vga_sync <= ww_vga_sync;
ww_sram_data <= sram_data;
dacdat <= ww_dacdat;
ww_adcdat <= adcdat;
mclk <= ww_mclk;
bclk <= ww_bclk;
adclrc <= ww_adclrc;
daclrc <= ww_daclrc;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
sram_addr <= ww_sram_addr;
vga_b <= ww_vga_b;
vga_g <= ww_vga_g;
vga_r <= ww_vga_r;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst1|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst1|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT28\
& \inst1|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT23\
& \inst1|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT18\
& \inst1|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT13\
& \inst1|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst1|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst1|Mult0|auto_generated|mac_mult1~dataout\ & \inst1|Mult0|auto_generated|mac_mult1~3\ & \inst1|Mult0|auto_generated|mac_mult1~2\ & 
\inst1|Mult0|auto_generated|mac_mult1~1\ & \inst1|Mult0|auto_generated|mac_mult1~0\);

\inst1|Mult0|auto_generated|mac_out2~0\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst1|Mult0|auto_generated|mac_out2~1\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst1|Mult0|auto_generated|mac_out2~2\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst1|Mult0|auto_generated|mac_out2~3\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst1|Mult0|auto_generated|mac_out2~dataout\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst1|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst1|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\inst1|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT28\
& \inst1|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT23\
& \inst1|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT18\
& \inst1|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT13\
& \inst1|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT8\ & 
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT3\ & 
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \inst1|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \inst1|Mult1|auto_generated|mac_mult1~dataout\ & \inst1|Mult1|auto_generated|mac_mult1~3\ & \inst1|Mult1|auto_generated|mac_mult1~2\ & 
\inst1|Mult1|auto_generated|mac_mult1~1\ & \inst1|Mult1|auto_generated|mac_mult1~0\);

\inst1|Mult1|auto_generated|mac_out2~0\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst1|Mult1|auto_generated|mac_out2~1\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst1|Mult1|auto_generated|mac_out2~2\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst1|Mult1|auto_generated|mac_out2~3\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst1|Mult1|auto_generated|mac_out2~dataout\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT16\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT17\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst1|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst1|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \inst1|Mux0~0_combout\ & \inst1|Mux1~0_combout\ & \inst1|Mux2~0_combout\ & \inst1|Mux3~0_combout\ & \inst1|Mux4~0_combout\ & \inst1|Mux5~0_combout\ & \inst1|Mux6~0_combout\ & 
\inst1|Mux7~0_combout\ & \inst1|Mux8~0_combout\ & \inst1|Mux9~0_combout\ & \inst1|Mux10~0_combout\ & \inst1|Mux11~0_combout\ & \inst1|Mux12~0_combout\ & \inst1|Mux0~0_combout\ & \inst1|Mux0~0_combout\ & gnd & gnd);

\inst1|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst5|result_l\(30) & \inst5|result_l\(29) & \inst5|result_l\(28) & \inst5|result_l\(27) & \inst5|result_l\(26) & \inst5|result_l\(25) & \inst5|result_l\(24) & \inst5|result_l\(23) & 
\inst5|result_l\(22) & \inst5|result_l\(21) & \inst5|result_l\(20) & \inst5|result_l\(19) & \inst5|result_l\(18) & \inst5|result_l\(17) & \inst5|result_l\(16) & \inst5|result_l\(15) & gnd & gnd);

\inst1|Mult0|auto_generated|mac_mult1~0\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst1|Mult0|auto_generated|mac_mult1~1\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst1|Mult0|auto_generated|mac_mult1~2\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst1|Mult0|auto_generated|mac_mult1~3\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst1|Mult0|auto_generated|mac_mult1~dataout\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst1|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \inst1|Mux0~0_combout\ & \inst1|Mux1~0_combout\ & \inst1|Mux2~0_combout\ & \inst1|Mux3~0_combout\ & \inst1|Mux4~0_combout\ & \inst1|Mux5~0_combout\ & \inst1|Mux6~0_combout\ & 
\inst1|Mux7~0_combout\ & \inst1|Mux8~0_combout\ & \inst1|Mux9~0_combout\ & \inst1|Mux10~0_combout\ & \inst1|Mux11~0_combout\ & \inst1|Mux12~0_combout\ & \inst1|Mux0~0_combout\ & \inst1|Mux0~0_combout\ & gnd & gnd);

\inst1|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\inst5|result_r\(30) & \inst5|result_r\(29) & \inst5|result_r\(28) & \inst5|result_r\(27) & \inst5|result_r\(26) & \inst5|result_r\(25) & \inst5|result_r\(24) & \inst5|result_r\(23) & 
\inst5|result_r\(22) & \inst5|result_r\(21) & \inst5|result_r\(20) & \inst5|result_r\(19) & \inst5|result_r\(18) & \inst5|result_r\(17) & \inst5|result_r\(16) & \inst5|result_r\(15) & gnd & gnd);

\inst1|Mult1|auto_generated|mac_mult1~0\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst1|Mult1|auto_generated|mac_mult1~1\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst1|Mult1|auto_generated|mac_mult1~2\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst1|Mult1|auto_generated|mac_mult1~3\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst1|Mult1|auto_generated|mac_mult1~dataout\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst1|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst5|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst5|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT28\
& \inst5|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT23\
& \inst5|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT18\
& \inst5|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT13\
& \inst5|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst5|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst5|Mult0|auto_generated|mac_mult1~dataout\ & \inst5|Mult0|auto_generated|mac_mult1~3\ & \inst5|Mult0|auto_generated|mac_mult1~2\ & 
\inst5|Mult0|auto_generated|mac_mult1~1\ & \inst5|Mult0|auto_generated|mac_mult1~0\);

\inst5|Mult0|auto_generated|mac_out2~0\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst5|Mult0|auto_generated|mac_out2~1\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst5|Mult0|auto_generated|mac_out2~2\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst5|Mult0|auto_generated|mac_out2~3\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst5|Mult0|auto_generated|mac_out2~dataout\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst5|result_l\(15) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst5|result_l\(16) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst5|result_l\(17) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst5|result_l\(18) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst5|result_l\(19) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst5|result_l\(20) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst5|result_l\(21) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst5|result_l\(22) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst5|result_l\(23) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst5|result_l\(24) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst5|result_l\(25) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst5|result_l\(26) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst5|result_l\(27) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst5|result_l\(28) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst5|result_l\(29) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst5|result_l\(30) <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst5|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst5|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\inst5|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT28\
& \inst5|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT23\
& \inst5|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT18\
& \inst5|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT13\
& \inst5|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT8\ & 
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT3\ & 
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \inst5|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \inst5|Mult1|auto_generated|mac_mult1~dataout\ & \inst5|Mult1|auto_generated|mac_mult1~3\ & \inst5|Mult1|auto_generated|mac_mult1~2\ & 
\inst5|Mult1|auto_generated|mac_mult1~1\ & \inst5|Mult1|auto_generated|mac_mult1~0\);

\inst5|Mult1|auto_generated|mac_out2~0\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst5|Mult1|auto_generated|mac_out2~1\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst5|Mult1|auto_generated|mac_out2~2\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst5|Mult1|auto_generated|mac_out2~3\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst5|Mult1|auto_generated|mac_out2~dataout\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst5|result_r\(15) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst5|result_r\(16) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst5|result_r\(17) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst5|result_r\(18) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst5|result_r\(19) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst5|result_r\(20) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst5|result_r\(21) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst5|result_r\(22) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst5|result_r\(23) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst5|result_r\(24) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst5|result_r\(25) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst5|result_r\(26) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst5|result_r\(27) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst5|result_r\(28) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst5|result_r\(29) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst5|result_r\(30) <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst5|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst5|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \inst5|Mux0~0_combout\ & \inst5|Mux1~0_combout\ & \inst5|Mux2~0_combout\ & \inst5|Mux3~0_combout\ & \inst5|Mux4~0_combout\ & \inst5|Mux5~0_combout\ & \inst5|Mux6~0_combout\ & 
\inst5|Mux7~0_combout\ & \inst5|Mux8~0_combout\ & \inst5|Mux9~0_combout\ & \inst5|Mux10~0_combout\ & \inst5|Mux11~0_combout\ & \inst5|Mux12~0_combout\ & \inst3|Mult0|mult_core|_~0_combout\ & \inst3|Mult0|mult_core|_~0_combout\ & gnd & gnd);

\inst5|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|LDAC\(15) & \inst2|LDAC\(14) & \inst2|LDAC\(13) & \inst2|LDAC\(12) & \inst2|LDAC\(11) & \inst2|LDAC\(10) & \inst2|LDAC\(9) & \inst2|LDAC\(8) & \inst2|LDAC\(7) & \inst2|LDAC\(6) & 
\inst2|LDAC\(5) & \inst2|LDAC\(4) & \inst2|LDAC\(3) & \inst2|LDAC\(2) & \inst2|LDAC\(1) & \inst2|LDAC\(0) & gnd & gnd);

\inst5|Mult0|auto_generated|mac_mult1~0\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst5|Mult0|auto_generated|mac_mult1~1\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst5|Mult0|auto_generated|mac_mult1~2\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst5|Mult0|auto_generated|mac_mult1~3\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst5|Mult0|auto_generated|mac_mult1~dataout\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst5|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst5|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \inst5|Mux0~0_combout\ & \inst5|Mux1~0_combout\ & \inst5|Mux2~0_combout\ & \inst5|Mux3~0_combout\ & \inst5|Mux4~0_combout\ & \inst5|Mux5~0_combout\ & \inst5|Mux6~0_combout\ & 
\inst5|Mux7~0_combout\ & \inst5|Mux8~0_combout\ & \inst5|Mux9~0_combout\ & \inst5|Mux10~0_combout\ & \inst5|Mux11~0_combout\ & \inst5|Mux12~0_combout\ & \inst3|Mult0|mult_core|_~0_combout\ & \inst3|Mult0|mult_core|_~0_combout\ & gnd & gnd);

\inst5|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|RDAC\(15) & \inst2|RDAC\(14) & \inst2|RDAC\(13) & \inst2|RDAC\(12) & \inst2|RDAC\(11) & \inst2|RDAC\(10) & \inst2|RDAC\(9) & \inst2|RDAC\(8) & \inst2|RDAC\(7) & \inst2|RDAC\(6) & 
\inst2|RDAC\(5) & \inst2|RDAC\(4) & \inst2|RDAC\(3) & \inst2|RDAC\(2) & \inst2|RDAC\(1) & \inst2|RDAC\(0) & gnd & gnd);

\inst5|Mult1|auto_generated|mac_mult1~0\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst5|Mult1|auto_generated|mac_mult1~1\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst5|Mult1|auto_generated|mac_mult1~2\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst5|Mult1|auto_generated|mac_mult1~3\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst5|Mult1|auto_generated|mac_mult1~dataout\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst5|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\
& \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\
& \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~13\ & 
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~12\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~9\ & 
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~7\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~5\ & 
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~2\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~1\ & 
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_a|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_a|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~13\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~12\ & 
\inst2|psac_a|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~9\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~7\ & 
\inst2|psac_a|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~5\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~2\ & 
\inst2|psac_a|Mult0|auto_generated|mac_mult1~1\ & \inst2|psac_a|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_a|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_a|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_a|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_a|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_a|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_a|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_a|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_a|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_a|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_a|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_a|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_a|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_a|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_a|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_a|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_a|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_a|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_a|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_a|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\
& \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\
& \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~13\ & 
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~12\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~9\ & 
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~7\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~5\ & 
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~2\ & \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~1\ & 
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_b|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_b|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~13\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~12\ & 
\inst2|psac_b|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~9\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~7\ & 
\inst2|psac_b|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~5\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~2\ & 
\inst2|psac_b|Mult0|auto_generated|mac_mult1~1\ & \inst2|psac_b|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_b|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_b|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_b|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_b|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_b|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_b|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_b|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_b|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_b|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_b|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_b|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_b|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_b|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_b|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_b|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_b|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_b|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_b|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_b|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ & \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ & 
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ & \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_g_sharp|x2[7]~13_combout\ & \inst2|psac_g_sharp|x2[6]~12_combout\ & \inst2|psac_g_sharp|x2[5]~11_combout\ & \inst2|psac_g_sharp|x2[4]~10_combout\ & 
\inst2|psac_g_sharp|x2[3]~9_combout\ & \inst2|psac_g_sharp|x2[2]~8_combout\ & \inst2|psac_g_sharp|x2[1]~7_combout\ & \inst2|psac_g_sharp|x2[0]~6_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a1\ & 
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a4\ & \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a5\ & 
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_a|x2[7]~13_combout\ & \inst2|psac_a|x2[6]~12_combout\ & \inst2|psac_a|x2[5]~11_combout\ & \inst2|psac_a|x2[4]~10_combout\ & \inst2|psac_a|x2[3]~9_combout\ & 
\inst2|psac_a|x2[2]~8_combout\ & \inst2|psac_a|x2[1]~7_combout\ & \inst2|psac_a|x2[0]~6_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_a|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_a|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ & \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ & 
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ & \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_a_sharp|x2[7]~13_combout\ & \inst2|psac_a_sharp|x2[6]~12_combout\ & \inst2|psac_a_sharp|x2[5]~11_combout\ & \inst2|psac_a_sharp|x2[4]~10_combout\ & 
\inst2|psac_a_sharp|x2[3]~9_combout\ & \inst2|psac_a_sharp|x2[2]~8_combout\ & \inst2|psac_a_sharp|x2[1]~7_combout\ & \inst2|psac_a_sharp|x2[0]~6_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a1\ & 
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a4\ & \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a5\ & 
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_b|x2[7]~13_combout\ & \inst2|psac_b|x2[6]~12_combout\ & \inst2|psac_b|x2[5]~11_combout\ & \inst2|psac_b|x2[4]~10_combout\ & \inst2|psac_b|x2[3]~9_combout\ & 
\inst2|psac_b|x2[2]~8_combout\ & \inst2|psac_b|x2[1]~7_combout\ & \inst2|psac_b|x2[0]~6_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_b|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_b|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_e|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_e|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~13\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~12\ & 
\inst2|psac_e|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~9\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~7\ & 
\inst2|psac_e|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~5\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~2\ & 
\inst2|psac_e|Mult0|auto_generated|mac_mult1~1\ & \inst2|psac_e|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_e|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_e|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_e|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_e|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_e|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_e|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_e|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_e|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_e|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_e|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_e|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_e|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_e|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_e|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_e|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_e|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_e|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_e|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_e|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_f|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_f|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~13\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~12\ & 
\inst2|psac_f|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~9\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~7\ & 
\inst2|psac_f|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~5\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~2\ & 
\inst2|psac_f|Mult0|auto_generated|mac_mult1~1\ & \inst2|psac_f|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_f|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_f|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_f|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_f|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_f|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_f|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_f|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_f|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_f|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_f|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_f|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_f|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_f|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_f|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_f|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_f|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_f|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_f|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_f|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\
& \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\
& \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~13\ & 
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~12\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~9\ & 
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~7\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~5\ & 
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~2\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~1\ & 
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_g|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_g|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~13\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~12\ & 
\inst2|psac_g|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~9\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~7\ & 
\inst2|psac_g|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~5\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~2\ & 
\inst2|psac_g|Mult0|auto_generated|mac_mult1~1\ & \inst2|psac_g|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_g|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_g|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_g|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_g|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_g|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_g|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_g|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_g|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_g|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_g|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_g|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_g|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_g|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_g|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_g|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_g|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_g|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_g|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_g|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_c|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_c|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~13\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~12\ & 
\inst2|psac_c|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~9\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~7\ & 
\inst2|psac_c|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~5\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~2\ & 
\inst2|psac_c|Mult0|auto_generated|mac_mult1~1\ & \inst2|psac_c|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_c|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_c|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_c|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_c|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_c|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_c|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_c|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_c|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_c|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_c|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_c|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_c|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_c|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_c|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_c|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_c|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_c|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_c|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_c|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\
& \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\
& \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~13\ & 
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~12\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~9\ & 
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~7\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~5\ & 
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~2\ & \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~1\ & 
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_d|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_d|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~13\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~12\ & 
\inst2|psac_d|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~9\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~7\ & 
\inst2|psac_d|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~5\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~2\ & 
\inst2|psac_d|Mult0|auto_generated|mac_mult1~1\ & \inst2|psac_d|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_d|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_d|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_d|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_d|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_d|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_d|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_d|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_d|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_d|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_d|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_d|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_d|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_d|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_d|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_d|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_d|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_d|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_d|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_d|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\
& \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\
& \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~dataout\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~17\ & 
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~16\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~15\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~14\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~13\ & 
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~12\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~11\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~10\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~9\ & 
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~8\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~7\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~6\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~5\ & 
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~4\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~3\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~2\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~1\ & 
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~0\);

\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~0\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~1\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~2\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~3\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~4\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~5\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~6\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~7\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~8\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~9\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~10\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~11\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~12\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~13\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~14\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~15\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~16\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~17\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~dataout\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_g_sharp|x2[13]~5_combout\ & \inst2|psac_g_sharp|x2[12]~4_combout\ & \inst2|psac_g_sharp|x2[11]~3_combout\ & \inst2|psac_g_sharp|x2[10]~2_combout\ & 
\inst2|psac_g_sharp|x2[9]~1_combout\ & \inst2|psac_g_sharp|x2[8]~0_combout\);

\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_a|x2[13]~5_combout\ & \inst2|psac_a|x2[12]~4_combout\ & \inst2|psac_a|x2[11]~3_combout\ & \inst2|psac_a|x2[10]~2_combout\ & \inst2|psac_a|x2[9]~1_combout\ & 
\inst2|psac_a|x2[8]~0_combout\);

\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_a_sharp|x2[13]~5_combout\ & \inst2|psac_a_sharp|x2[12]~4_combout\ & \inst2|psac_a_sharp|x2[11]~3_combout\ & \inst2|psac_a_sharp|x2[10]~2_combout\ & 
\inst2|psac_a_sharp|x2[9]~1_combout\ & \inst2|psac_a_sharp|x2[8]~0_combout\);

\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_b|x2[13]~5_combout\ & \inst2|psac_b|x2[12]~4_combout\ & \inst2|psac_b|x2[11]~3_combout\ & \inst2|psac_b|x2[10]~2_combout\ & \inst2|psac_b|x2[9]~1_combout\ & 
\inst2|psac_b|x2[8]~0_combout\);

\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a1\ & 
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a4\ & \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a5\ & 
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_e|x2[7]~13_combout\ & \inst2|psac_e|x2[6]~12_combout\ & \inst2|psac_e|x2[5]~11_combout\ & \inst2|psac_e|x2[4]~10_combout\ & \inst2|psac_e|x2[3]~9_combout\ & 
\inst2|psac_e|x2[2]~8_combout\ & \inst2|psac_e|x2[1]~7_combout\ & \inst2|psac_e|x2[0]~6_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_e|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_e|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a1\ & 
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a4\ & \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a5\ & 
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_f|x2[7]~11_combout\ & \inst2|psac_f|x2[6]~10_combout\ & \inst2|psac_f|x2[5]~9_combout\ & \inst2|psac_f|x2[4]~8_combout\ & \inst2|psac_f|x2[3]~7_combout\ & 
\inst2|psac_f|x2[2]~6_combout\ & \inst2|x_f\(14) & \inst2|x_f\(14) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_f|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_f|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ & \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ & 
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ & \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_f_sharp|x2[7]~13_combout\ & \inst2|psac_f_sharp|x2[6]~12_combout\ & \inst2|psac_f_sharp|x2[5]~11_combout\ & \inst2|psac_f_sharp|x2[4]~10_combout\ & 
\inst2|psac_f_sharp|x2[3]~9_combout\ & \inst2|psac_f_sharp|x2[2]~8_combout\ & \inst2|psac_f_sharp|x2[1]~7_combout\ & \inst2|psac_f_sharp|x2[0]~6_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a1\ & 
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a4\ & \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a5\ & 
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_g|x2[7]~12_combout\ & \inst2|psac_g|x2[6]~11_combout\ & \inst2|psac_g|x2[5]~10_combout\ & \inst2|psac_g|x2[4]~9_combout\ & \inst2|psac_g|x2[3]~8_combout\ & 
\inst2|psac_g|x2[2]~7_combout\ & \inst2|psac_g|x2[1]~6_combout\ & \inst2|x_g\(14) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_g|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_g|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a1\ & 
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a4\ & \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a5\ & 
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_c|x2[7]~13_combout\ & \inst2|psac_c|x2[6]~12_combout\ & \inst2|psac_c|x2[5]~11_combout\ & \inst2|psac_c|x2[4]~10_combout\ & \inst2|psac_c|x2[3]~9_combout\ & 
\inst2|psac_c|x2[2]~8_combout\ & \inst2|psac_c|x2[1]~7_combout\ & \inst2|psac_c|x2[0]~6_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_c|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_c|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ & \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ & 
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ & \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_c_sharp|x2[7]~11_combout\ & \inst2|psac_c_sharp|x2[6]~10_combout\ & \inst2|psac_c_sharp|x2[5]~9_combout\ & \inst2|psac_c_sharp|x2[4]~8_combout\ & 
\inst2|psac_c_sharp|x2[3]~7_combout\ & \inst2|psac_c_sharp|x2[2]~6_combout\ & \inst2|x_c_sharp\(14) & \inst2|x_c_sharp\(14) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a1\ & 
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a4\ & \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a5\ & 
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_d|x2[7]~12_combout\ & \inst2|psac_d|x2[6]~11_combout\ & \inst2|psac_d|x2[5]~10_combout\ & \inst2|psac_d|x2[4]~9_combout\ & \inst2|psac_d|x2[3]~8_combout\ & 
\inst2|psac_d|x2[2]~7_combout\ & \inst2|psac_d|x2[1]~6_combout\ & \inst2|x_d\(14) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_d|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_d|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ & \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ & \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ & \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ & \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ & 
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ & \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ & \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ & \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|psac_d_sharp|x2[7]~13_combout\ & \inst2|psac_d_sharp|x2[6]~12_combout\ & \inst2|psac_d_sharp|x2[5]~11_combout\ & \inst2|psac_d_sharp|x2[4]~10_combout\ & 
\inst2|psac_d_sharp|x2[3]~9_combout\ & \inst2|psac_d_sharp|x2[2]~8_combout\ & \inst2|psac_d_sharp|x2[1]~7_combout\ & \inst2|psac_d_sharp|x2[0]~6_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~0\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~1\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~2\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~3\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~4\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~5\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~6\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~7\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~8\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~9\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~10\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~11\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~12\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~13\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~14\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~15\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~16\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~17\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_e|x2[13]~5_combout\ & \inst2|psac_e|x2[12]~4_combout\ & \inst2|psac_e|x2[11]~3_combout\ & \inst2|psac_e|x2[10]~2_combout\ & \inst2|psac_e|x2[9]~1_combout\ & 
\inst2|psac_e|x2[8]~0_combout\);

\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_f|x2[13]~5_combout\ & \inst2|psac_f|x2[12]~4_combout\ & \inst2|psac_f|x2[11]~3_combout\ & \inst2|psac_f|x2[10]~2_combout\ & \inst2|psac_f|x2[9]~1_combout\ & 
\inst2|psac_f|x2[8]~0_combout\);

\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_f_sharp|x2[13]~5_combout\ & \inst2|psac_f_sharp|x2[12]~4_combout\ & \inst2|psac_f_sharp|x2[11]~3_combout\ & \inst2|psac_f_sharp|x2[10]~2_combout\ & 
\inst2|psac_f_sharp|x2[9]~1_combout\ & \inst2|psac_f_sharp|x2[8]~0_combout\);

\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_g|x2[13]~5_combout\ & \inst2|psac_g|x2[12]~4_combout\ & \inst2|psac_g|x2[11]~3_combout\ & \inst2|psac_g|x2[10]~2_combout\ & \inst2|psac_g|x2[9]~1_combout\ & 
\inst2|psac_g|x2[8]~0_combout\);

\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_c|x2[13]~5_combout\ & \inst2|psac_c|x2[12]~4_combout\ & \inst2|psac_c|x2[11]~3_combout\ & \inst2|psac_c|x2[10]~2_combout\ & \inst2|psac_c|x2[9]~1_combout\ & 
\inst2|psac_c|x2[8]~0_combout\);

\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_c_sharp|x2[13]~5_combout\ & \inst2|psac_c_sharp|x2[12]~4_combout\ & \inst2|psac_c_sharp|x2[11]~3_combout\ & \inst2|psac_c_sharp|x2[10]~2_combout\ & 
\inst2|psac_c_sharp|x2[9]~1_combout\ & \inst2|psac_c_sharp|x2[8]~0_combout\);

\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_d|x2[13]~5_combout\ & \inst2|psac_d|x2[12]~4_combout\ & \inst2|psac_d|x2[11]~3_combout\ & \inst2|psac_d|x2[10]~2_combout\ & \inst2|psac_d|x2[9]~1_combout\ & 
\inst2|psac_d|x2[8]~0_combout\);

\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|psac_d_sharp|x2[13]~5_combout\ & \inst2|psac_d_sharp|x2[12]~4_combout\ & \inst2|psac_d_sharp|x2[11]~3_combout\ & \inst2|psac_d_sharp|x2[10]~2_combout\ & 
\inst2|psac_d_sharp|x2[9]~1_combout\ & \inst2|psac_d_sharp|x2[8]~0_combout\);

\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a1\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a2\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a3\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a4\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a5\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a6\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a7\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a8\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a24\ <= \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);

\fpga_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \fpga_clk~input_o\);
\ALT_INV_KEY0~input_o\ <= NOT \KEY0~input_o\;
\inst3|ALT_INV_pixcode_out[1]~48_combout\ <= NOT \inst3|pixcode_out[1]~48_combout\;
\inst4|b2v_inst_ctrl|ALT_INV_cntr\(1) <= NOT \inst4|b2v_inst_ctrl|cntr\(1);

-- Location: LCCOMB_X29_Y23_N8
\inst3|vol_ctrl[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|vol_ctrl[3]~0_combout\ = \inst3|Mult0|mult_core|romout[0][3]~5_combout\ $ (VCC)
-- \inst3|vol_ctrl[3]~1\ = CARRY(\inst3|Mult0|mult_core|romout[0][3]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mult0|mult_core|romout[0][3]~5_combout\,
	datad => VCC,
	combout => \inst3|vol_ctrl[3]~0_combout\,
	cout => \inst3|vol_ctrl[3]~1\);

-- Location: LCCOMB_X29_Y23_N14
\inst3|vol_ctrl[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|vol_ctrl[6]~6_combout\ = (\inst3|Mult0|mult_core|romout[0][6]~2_combout\ & (!\inst3|vol_ctrl[5]~5\)) # (!\inst3|Mult0|mult_core|romout[0][6]~2_combout\ & ((\inst3|vol_ctrl[5]~5\) # (GND)))
-- \inst3|vol_ctrl[6]~7\ = CARRY((!\inst3|vol_ctrl[5]~5\) # (!\inst3|Mult0|mult_core|romout[0][6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mult0|mult_core|romout[0][6]~2_combout\,
	datad => VCC,
	cin => \inst3|vol_ctrl[5]~5\,
	combout => \inst3|vol_ctrl[6]~6_combout\,
	cout => \inst3|vol_ctrl[6]~7\);

-- Location: LCCOMB_X29_Y23_N16
\inst3|vol_ctrl[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|vol_ctrl[7]~8_combout\ = (\inst3|Mult0|mult_core|romout[0][7]~1_combout\ & (\inst3|vol_ctrl[6]~7\ $ (GND))) # (!\inst3|Mult0|mult_core|romout[0][7]~1_combout\ & (!\inst3|vol_ctrl[6]~7\ & VCC))
-- \inst3|vol_ctrl[7]~9\ = CARRY((\inst3|Mult0|mult_core|romout[0][7]~1_combout\ & !\inst3|vol_ctrl[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mult0|mult_core|romout[0][7]~1_combout\,
	datad => VCC,
	cin => \inst3|vol_ctrl[6]~7\,
	combout => \inst3|vol_ctrl[7]~8_combout\,
	cout => \inst3|vol_ctrl[7]~9\);

-- Location: LCCOMB_X29_Y23_N18
\inst3|vol_ctrl[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|vol_ctrl[8]~10_combout\ = (\inst3|Mult0|mult_core|romout[0][8]~0_combout\ & (!\inst3|vol_ctrl[7]~9\)) # (!\inst3|Mult0|mult_core|romout[0][8]~0_combout\ & ((\inst3|vol_ctrl[7]~9\) # (GND)))
-- \inst3|vol_ctrl[8]~11\ = CARRY((!\inst3|vol_ctrl[7]~9\) # (!\inst3|Mult0|mult_core|romout[0][8]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mult0|mult_core|romout[0][8]~0_combout\,
	datad => VCC,
	cin => \inst3|vol_ctrl[7]~9\,
	combout => \inst3|vol_ctrl[8]~10_combout\,
	cout => \inst3|vol_ctrl[8]~11\);

-- Location: LCCOMB_X30_Y21_N0
\inst3|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add8~0_combout\ = (\inst|current_panning\(0) & (\inst3|Add7~0_combout\ $ (VCC))) # (!\inst|current_panning\(0) & (\inst3|Add7~0_combout\ & VCC))
-- \inst3|Add8~1\ = CARRY((\inst|current_panning\(0) & \inst3|Add7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(0),
	datab => \inst3|Add7~0_combout\,
	datad => VCC,
	combout => \inst3|Add8~0_combout\,
	cout => \inst3|Add8~1\);

-- Location: LCCOMB_X30_Y21_N2
\inst3|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add8~2_combout\ = (\inst|current_panning\(1) & ((\inst3|Add7~0_combout\ & (\inst3|Add8~1\ & VCC)) # (!\inst3|Add7~0_combout\ & (!\inst3|Add8~1\)))) # (!\inst|current_panning\(1) & ((\inst3|Add7~0_combout\ & (!\inst3|Add8~1\)) # 
-- (!\inst3|Add7~0_combout\ & ((\inst3|Add8~1\) # (GND)))))
-- \inst3|Add8~3\ = CARRY((\inst|current_panning\(1) & (!\inst3|Add7~0_combout\ & !\inst3|Add8~1\)) # (!\inst|current_panning\(1) & ((!\inst3|Add8~1\) # (!\inst3|Add7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(1),
	datab => \inst3|Add7~0_combout\,
	datad => VCC,
	cin => \inst3|Add8~1\,
	combout => \inst3|Add8~2_combout\,
	cout => \inst3|Add8~3\);

-- Location: LCCOMB_X30_Y21_N4
\inst3|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add8~4_combout\ = ((\inst|current_panning\(2) $ (\inst3|Add7~0_combout\ $ (!\inst3|Add8~3\)))) # (GND)
-- \inst3|Add8~5\ = CARRY((\inst|current_panning\(2) & ((\inst3|Add7~0_combout\) # (!\inst3|Add8~3\))) # (!\inst|current_panning\(2) & (\inst3|Add7~0_combout\ & !\inst3|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst3|Add7~0_combout\,
	datad => VCC,
	cin => \inst3|Add8~3\,
	combout => \inst3|Add8~4_combout\,
	cout => \inst3|Add8~5\);

-- Location: LCCOMB_X30_Y21_N6
\inst3|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add8~6_combout\ = (\inst|current_panning\(3) & ((\inst3|Add7~0_combout\ & (!\inst3|Add8~5\)) # (!\inst3|Add7~0_combout\ & ((\inst3|Add8~5\) # (GND))))) # (!\inst|current_panning\(3) & ((\inst3|Add7~0_combout\ & (\inst3|Add8~5\ & VCC)) # 
-- (!\inst3|Add7~0_combout\ & (!\inst3|Add8~5\))))
-- \inst3|Add8~7\ = CARRY((\inst|current_panning\(3) & ((!\inst3|Add8~5\) # (!\inst3|Add7~0_combout\))) # (!\inst|current_panning\(3) & (!\inst3|Add7~0_combout\ & !\inst3|Add8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst3|Add7~0_combout\,
	datad => VCC,
	cin => \inst3|Add8~5\,
	combout => \inst3|Add8~6_combout\,
	cout => \inst3|Add8~7\);

-- Location: LCCOMB_X30_Y21_N8
\inst3|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add8~8_combout\ = (\inst3|Add8~7\ & (((\inst3|Add2~0_combout\) # (!\inst|current_panning\(3))))) # (!\inst3|Add8~7\ & ((((\inst3|Add2~0_combout\) # (!\inst|current_panning\(3))))))
-- \inst3|Add8~9\ = CARRY((!\inst3|Add8~7\ & ((\inst3|Add2~0_combout\) # (!\inst|current_panning\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add2~0_combout\,
	datab => \inst|current_panning\(3),
	datad => VCC,
	cin => \inst3|Add8~7\,
	combout => \inst3|Add8~8_combout\,
	cout => \inst3|Add8~9\);

-- Location: LCCOMB_X30_Y21_N10
\inst3|Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add8~10_combout\ = \inst3|Add8~9\ $ (((\inst3|Add2~0_combout\) # (!\inst|current_panning\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add2~0_combout\,
	datab => \inst|current_panning\(3),
	cin => \inst3|Add8~9\,
	combout => \inst3|Add8~10_combout\);

-- Location: LCCOMB_X30_Y21_N12
\inst3|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~0_combout\ = \inst3|Add2~0_combout\ $ (\inst|current_panning\(3) $ (VCC))
-- \inst3|Add10~1\ = CARRY(\inst3|Add2~0_combout\ $ (\inst|current_panning\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add2~0_combout\,
	datab => \inst|current_panning\(3),
	datad => VCC,
	combout => \inst3|Add10~0_combout\,
	cout => \inst3|Add10~1\);

-- Location: LCCOMB_X30_Y21_N14
\inst3|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~2_combout\ = (\inst3|Add8~0_combout\ & (!\inst3|Add10~1\)) # (!\inst3|Add8~0_combout\ & (\inst3|Add10~1\ & VCC))
-- \inst3|Add10~3\ = CARRY((\inst3|Add8~0_combout\ & !\inst3|Add10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Add8~0_combout\,
	datad => VCC,
	cin => \inst3|Add10~1\,
	combout => \inst3|Add10~2_combout\,
	cout => \inst3|Add10~3\);

-- Location: LCCOMB_X30_Y21_N16
\inst3|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~4_combout\ = (\inst3|Add8~2_combout\ & (!\inst3|Add10~3\ & VCC)) # (!\inst3|Add8~2_combout\ & (\inst3|Add10~3\ $ (GND)))
-- \inst3|Add10~5\ = CARRY((!\inst3|Add8~2_combout\ & !\inst3|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Add8~2_combout\,
	datad => VCC,
	cin => \inst3|Add10~3\,
	combout => \inst3|Add10~4_combout\,
	cout => \inst3|Add10~5\);

-- Location: LCCOMB_X30_Y21_N18
\inst3|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~6_combout\ = (\inst3|Add8~4_combout\ & ((\inst3|Add10~5\) # (GND))) # (!\inst3|Add8~4_combout\ & (!\inst3|Add10~5\))
-- \inst3|Add10~7\ = CARRY((\inst3|Add8~4_combout\) # (!\inst3|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Add8~4_combout\,
	datad => VCC,
	cin => \inst3|Add10~5\,
	combout => \inst3|Add10~6_combout\,
	cout => \inst3|Add10~7\);

-- Location: LCCOMB_X30_Y21_N20
\inst3|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~8_combout\ = (\inst3|Add8~6_combout\ & (\inst3|Add10~7\ $ (GND))) # (!\inst3|Add8~6_combout\ & ((GND) # (!\inst3|Add10~7\)))
-- \inst3|Add10~9\ = CARRY((!\inst3|Add10~7\) # (!\inst3|Add8~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add8~6_combout\,
	datad => VCC,
	cin => \inst3|Add10~7\,
	combout => \inst3|Add10~8_combout\,
	cout => \inst3|Add10~9\);

-- Location: LCCOMB_X30_Y21_N22
\inst3|Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~10_combout\ = (\inst3|Add8~8_combout\ & ((\inst3|Add10~9\) # (GND))) # (!\inst3|Add8~8_combout\ & (!\inst3|Add10~9\))
-- \inst3|Add10~11\ = CARRY((\inst3|Add8~8_combout\) # (!\inst3|Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Add8~8_combout\,
	datad => VCC,
	cin => \inst3|Add10~9\,
	combout => \inst3|Add10~10_combout\,
	cout => \inst3|Add10~11\);

-- Location: LCCOMB_X30_Y21_N24
\inst3|Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~12_combout\ = (\inst3|Add8~10_combout\ & (!\inst3|Add10~11\ & VCC)) # (!\inst3|Add8~10_combout\ & (\inst3|Add10~11\ $ (GND)))
-- \inst3|Add10~13\ = CARRY((!\inst3|Add8~10_combout\ & !\inst3|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add8~10_combout\,
	datad => VCC,
	cin => \inst3|Add10~11\,
	combout => \inst3|Add10~12_combout\,
	cout => \inst3|Add10~13\);

-- Location: LCCOMB_X30_Y21_N26
\inst3|Add10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~14_combout\ = \inst3|Add10~13\ $ (!\inst3|Add8~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst3|Add8~10_combout\,
	cin => \inst3|Add10~13\,
	combout => \inst3|Add10~14_combout\);

-- Location: LCCOMB_X29_Y21_N12
\inst3|LessThan10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~1_cout\ = CARRY((!\i_linecounter|vcnti\(0) & !\inst|current_panning\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(0),
	datab => \inst|current_panning\(3),
	datad => VCC,
	cout => \inst3|LessThan10~1_cout\);

-- Location: LCCOMB_X29_Y21_N14
\inst3|LessThan10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~3_cout\ = CARRY((\inst3|balr_ctrl[1]~2_combout\ & (\i_linecounter|vcnti\(1) & !\inst3|LessThan10~1_cout\)) # (!\inst3|balr_ctrl[1]~2_combout\ & ((\i_linecounter|vcnti\(1)) # (!\inst3|LessThan10~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|balr_ctrl[1]~2_combout\,
	datab => \i_linecounter|vcnti\(1),
	datad => VCC,
	cin => \inst3|LessThan10~1_cout\,
	cout => \inst3|LessThan10~3_cout\);

-- Location: LCCOMB_X29_Y21_N16
\inst3|LessThan10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~5_cout\ = CARRY((\i_linecounter|vcnti\(2) & (\inst3|balr_ctrl[2]~1_combout\ & !\inst3|LessThan10~3_cout\)) # (!\i_linecounter|vcnti\(2) & ((\inst3|balr_ctrl[2]~1_combout\) # (!\inst3|LessThan10~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(2),
	datab => \inst3|balr_ctrl[2]~1_combout\,
	datad => VCC,
	cin => \inst3|LessThan10~3_cout\,
	cout => \inst3|LessThan10~5_cout\);

-- Location: LCCOMB_X29_Y21_N18
\inst3|LessThan10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~7_cout\ = CARRY((\inst3|balr_ctrl[3]~0_combout\ & (\i_linecounter|vcnti\(3) & !\inst3|LessThan10~5_cout\)) # (!\inst3|balr_ctrl[3]~0_combout\ & ((\i_linecounter|vcnti\(3)) # (!\inst3|LessThan10~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|balr_ctrl[3]~0_combout\,
	datab => \i_linecounter|vcnti\(3),
	datad => VCC,
	cin => \inst3|LessThan10~5_cout\,
	cout => \inst3|LessThan10~7_cout\);

-- Location: LCCOMB_X29_Y21_N20
\inst3|LessThan10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~9_cout\ = CARRY((\i_linecounter|vcnti\(4) & (\inst3|Add10~21_combout\ & !\inst3|LessThan10~7_cout\)) # (!\i_linecounter|vcnti\(4) & ((\inst3|Add10~21_combout\) # (!\inst3|LessThan10~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(4),
	datab => \inst3|Add10~21_combout\,
	datad => VCC,
	cin => \inst3|LessThan10~7_cout\,
	cout => \inst3|LessThan10~9_cout\);

-- Location: LCCOMB_X29_Y21_N22
\inst3|LessThan10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~11_cout\ = CARRY((\i_linecounter|vcnti\(5) & ((!\inst3|LessThan10~9_cout\) # (!\inst3|Add10~20_combout\))) # (!\i_linecounter|vcnti\(5) & (!\inst3|Add10~20_combout\ & !\inst3|LessThan10~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(5),
	datab => \inst3|Add10~20_combout\,
	datad => VCC,
	cin => \inst3|LessThan10~9_cout\,
	cout => \inst3|LessThan10~11_cout\);

-- Location: LCCOMB_X29_Y21_N24
\inst3|LessThan10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~13_cout\ = CARRY((\inst3|Add10~19_combout\ & ((!\inst3|LessThan10~11_cout\) # (!\i_linecounter|vcnti\(6)))) # (!\inst3|Add10~19_combout\ & (!\i_linecounter|vcnti\(6) & !\inst3|LessThan10~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add10~19_combout\,
	datab => \i_linecounter|vcnti\(6),
	datad => VCC,
	cin => \inst3|LessThan10~11_cout\,
	cout => \inst3|LessThan10~13_cout\);

-- Location: LCCOMB_X29_Y21_N26
\inst3|LessThan10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~15_cout\ = CARRY((\i_linecounter|vcnti\(7) & ((!\inst3|LessThan10~13_cout\) # (!\inst3|Add10~18_combout\))) # (!\i_linecounter|vcnti\(7) & (!\inst3|Add10~18_combout\ & !\inst3|LessThan10~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(7),
	datab => \inst3|Add10~18_combout\,
	datad => VCC,
	cin => \inst3|LessThan10~13_cout\,
	cout => \inst3|LessThan10~15_cout\);

-- Location: LCCOMB_X29_Y21_N28
\inst3|LessThan10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~17_cout\ = CARRY((\inst3|Add10~17_combout\ & ((!\inst3|LessThan10~15_cout\) # (!\i_linecounter|vcnti\(8)))) # (!\inst3|Add10~17_combout\ & (!\i_linecounter|vcnti\(8) & !\inst3|LessThan10~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add10~17_combout\,
	datab => \i_linecounter|vcnti\(8),
	datad => VCC,
	cin => \inst3|LessThan10~15_cout\,
	cout => \inst3|LessThan10~17_cout\);

-- Location: LCCOMB_X29_Y21_N30
\inst3|LessThan10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~18_combout\ = (\i_linecounter|vcnti\(9) & (\inst3|LessThan10~17_cout\ & \inst3|Add10~16_combout\)) # (!\i_linecounter|vcnti\(9) & ((\inst3|LessThan10~17_cout\) # (\inst3|Add10~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(9),
	datad => \inst3|Add10~16_combout\,
	cin => \inst3|LessThan10~17_cout\,
	combout => \inst3|LessThan10~18_combout\);

-- Location: LCCOMB_X27_Y21_N16
\inst3|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add6~4_combout\ = (\inst3|Add4~2_combout\ & (!\inst3|Add6~3_cout\ & VCC)) # (!\inst3|Add4~2_combout\ & (\inst3|Add6~3_cout\ $ (GND)))
-- \inst3|Add6~5\ = CARRY((!\inst3|Add4~2_combout\ & !\inst3|Add6~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Add4~2_combout\,
	datad => VCC,
	cin => \inst3|Add6~3_cout\,
	combout => \inst3|Add6~4_combout\,
	cout => \inst3|Add6~5\);

-- Location: LCCOMB_X27_Y21_N6
\inst3|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add4~6_combout\ = (\inst3|Add2~4_combout\ & ((\inst|current_panning\(3) & (!\inst3|Add4~5\)) # (!\inst|current_panning\(3) & (\inst3|Add4~5\ & VCC)))) # (!\inst3|Add2~4_combout\ & ((\inst|current_panning\(3) & ((\inst3|Add4~5\) # (GND))) # 
-- (!\inst|current_panning\(3) & (!\inst3|Add4~5\))))
-- \inst3|Add4~7\ = CARRY((\inst3|Add2~4_combout\ & (\inst|current_panning\(3) & !\inst3|Add4~5\)) # (!\inst3|Add2~4_combout\ & ((\inst|current_panning\(3)) # (!\inst3|Add4~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add2~4_combout\,
	datab => \inst|current_panning\(3),
	datad => VCC,
	cin => \inst3|Add4~5\,
	combout => \inst3|Add4~6_combout\,
	cout => \inst3|Add4~7\);

-- Location: LCCOMB_X27_Y21_N20
\inst3|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add6~8_combout\ = (\inst3|Add4~6_combout\ & (\inst3|Add6~7\ $ (GND))) # (!\inst3|Add4~6_combout\ & ((GND) # (!\inst3|Add6~7\)))
-- \inst3|Add6~9\ = CARRY((!\inst3|Add6~7\) # (!\inst3|Add4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add4~6_combout\,
	datad => VCC,
	cin => \inst3|Add6~7\,
	combout => \inst3|Add6~8_combout\,
	cout => \inst3|Add6~9\);

-- Location: DSPOUT_X71_Y22_N2
\inst1|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y26_N2
\inst1|Mult1|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst1|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X55_Y27_N7
\inst2|a_combined[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(3));

-- Location: FF_X55_Y27_N13
\inst2|a_combined[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(6));

-- Location: FF_X55_Y27_N23
\inst2|a_combined[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(11));

-- Location: FF_X54_Y30_N3
\inst2|S_S1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(0));

-- Location: FF_X56_Y27_N3
\inst2|S_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(1));

-- Location: FF_X56_Y27_N5
\inst2|S_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(2));

-- Location: FF_X56_Y27_N7
\inst2|S_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(3));

-- Location: LCCOMB_X55_Y27_N6
\inst2|a_combined[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[3]~22_combout\ = (\inst2|S_S2\(3) & ((\inst2|S_S1\(3) & (\inst2|a_combined[2]~21\ & VCC)) # (!\inst2|S_S1\(3) & (!\inst2|a_combined[2]~21\)))) # (!\inst2|S_S2\(3) & ((\inst2|S_S1\(3) & (!\inst2|a_combined[2]~21\)) # (!\inst2|S_S1\(3) & 
-- ((\inst2|a_combined[2]~21\) # (GND)))))
-- \inst2|a_combined[3]~23\ = CARRY((\inst2|S_S2\(3) & (!\inst2|S_S1\(3) & !\inst2|a_combined[2]~21\)) # (!\inst2|S_S2\(3) & ((!\inst2|a_combined[2]~21\) # (!\inst2|S_S1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S2\(3),
	datab => \inst2|S_S1\(3),
	datad => VCC,
	cin => \inst2|a_combined[2]~21\,
	combout => \inst2|a_combined[3]~22_combout\,
	cout => \inst2|a_combined[3]~23\);

-- Location: FF_X54_Y30_N11
\inst2|S_S1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(4));

-- Location: FF_X54_Y30_N13
\inst2|S_S1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(5));

-- Location: FF_X54_Y30_N15
\inst2|S_S1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(6));

-- Location: LCCOMB_X55_Y27_N12
\inst2|a_combined[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[6]~28_combout\ = ((\inst2|S_S1\(6) $ (\inst2|S_S2\(6) $ (!\inst2|a_combined[5]~27\)))) # (GND)
-- \inst2|a_combined[6]~29\ = CARRY((\inst2|S_S1\(6) & ((\inst2|S_S2\(6)) # (!\inst2|a_combined[5]~27\))) # (!\inst2|S_S1\(6) & (\inst2|S_S2\(6) & !\inst2|a_combined[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S1\(6),
	datab => \inst2|S_S2\(6),
	datad => VCC,
	cin => \inst2|a_combined[5]~27\,
	combout => \inst2|a_combined[6]~28_combout\,
	cout => \inst2|a_combined[6]~29\);

-- Location: FF_X56_Y27_N15
\inst2|S_S2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(7));

-- Location: FF_X54_Y30_N19
\inst2|S_S1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(8));

-- Location: FF_X54_Y30_N21
\inst2|S_S1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(9));

-- Location: FF_X56_Y27_N21
\inst2|S_S2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(10));

-- Location: FF_X56_Y27_N23
\inst2|S_S2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[11]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(11));

-- Location: LCCOMB_X55_Y27_N22
\inst2|a_combined[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[11]~38_combout\ = (\inst2|S_S2\(11) & ((\inst2|S_S1\(11) & (\inst2|a_combined[10]~37\ & VCC)) # (!\inst2|S_S1\(11) & (!\inst2|a_combined[10]~37\)))) # (!\inst2|S_S2\(11) & ((\inst2|S_S1\(11) & (!\inst2|a_combined[10]~37\)) # 
-- (!\inst2|S_S1\(11) & ((\inst2|a_combined[10]~37\) # (GND)))))
-- \inst2|a_combined[11]~39\ = CARRY((\inst2|S_S2\(11) & (!\inst2|S_S1\(11) & !\inst2|a_combined[10]~37\)) # (!\inst2|S_S2\(11) & ((!\inst2|a_combined[10]~37\) # (!\inst2|S_S1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S2\(11),
	datab => \inst2|S_S1\(11),
	datad => VCC,
	cin => \inst2|a_combined[10]~37\,
	combout => \inst2|a_combined[11]~38_combout\,
	cout => \inst2|a_combined[11]~39\);

-- Location: FF_X56_Y27_N25
\inst2|S_S2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[12]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(12));

-- Location: FF_X54_Y30_N29
\inst2|S_S1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(13));

-- Location: FF_X50_Y27_N9
\inst2|psac_g_sharp|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(3));

-- Location: FF_X50_Y27_N7
\inst2|psac_g_sharp|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(2));

-- Location: FF_X50_Y27_N3
\inst2|psac_g_sharp|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(0));

-- Location: FF_X50_Y32_N11
\inst2|psac_a|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(4));

-- Location: FF_X50_Y32_N3
\inst2|psac_a|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(0));

-- Location: LCCOMB_X49_Y31_N6
\inst2|psac_a|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~6_combout\ = (\inst2|psac_a|Res_2\(4) & ((\inst2|psac_a|Add1~5_cout\) # (GND))) # (!\inst2|psac_a|Res_2\(4) & (!\inst2|psac_a|Add1~5_cout\))
-- \inst2|psac_a|Add1~7\ = CARRY((\inst2|psac_a|Res_2\(4)) # (!\inst2|psac_a|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_a|Add1~5_cout\,
	combout => \inst2|psac_a|Add1~6_combout\,
	cout => \inst2|psac_a|Add1~7\);

-- Location: LCCOMB_X52_Y27_N4
\inst2|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~0_combout\ = (\inst2|psac_a|Add1~8_combout\ & (\inst2|GS_A~0_combout\ $ (VCC))) # (!\inst2|psac_a|Add1~8_combout\ & (\inst2|GS_A~0_combout\ & VCC))
-- \inst2|Add16~1\ = CARRY((\inst2|psac_a|Add1~8_combout\ & \inst2|GS_A~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Add1~8_combout\,
	datab => \inst2|GS_A~0_combout\,
	datad => VCC,
	combout => \inst2|Add16~0_combout\,
	cout => \inst2|Add16~1\);

-- Location: FF_X52_Y25_N9
\inst2|psac_a_sharp|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(3));

-- Location: FF_X52_Y25_N5
\inst2|psac_a_sharp|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(1));

-- Location: LCCOMB_X55_Y25_N8
\inst2|psac_a_sharp|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~6_combout\ = (\inst2|psac_a_sharp|Res_2\(4) & ((\inst2|psac_a_sharp|Add1~5_cout\) # (GND))) # (!\inst2|psac_a_sharp|Res_2\(4) & (!\inst2|psac_a_sharp|Add1~5_cout\))
-- \inst2|psac_a_sharp|Add1~7\ = CARRY((\inst2|psac_a_sharp|Res_2\(4)) # (!\inst2|psac_a_sharp|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a_sharp|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~5_cout\,
	combout => \inst2|psac_a_sharp|Add1~6_combout\,
	cout => \inst2|psac_a_sharp|Add1~7\);

-- Location: FF_X63_Y25_N7
\inst2|psac_b|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(3));

-- Location: FF_X63_Y25_N5
\inst2|psac_b|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(2));

-- Location: FF_X63_Y25_N3
\inst2|psac_b|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(1));

-- Location: FF_X53_Y30_N3
\inst2|S_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(0));

-- Location: LCCOMB_X54_Y30_N2
\inst2|S_S1[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[0]~15_combout\ = (\inst2|S_S3\(0) & (\inst2|S_S4\(0) $ (VCC))) # (!\inst2|S_S3\(0) & (\inst2|S_S4\(0) & VCC))
-- \inst2|S_S1[0]~16\ = CARRY((\inst2|S_S3\(0) & \inst2|S_S4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S3\(0),
	datab => \inst2|S_S4\(0),
	datad => VCC,
	combout => \inst2|S_S1[0]~15_combout\,
	cout => \inst2|S_S1[0]~16\);

-- Location: FF_X50_Y27_N13
\inst2|psac_g_sharp|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(5));

-- Location: LCCOMB_X50_Y26_N10
\inst2|psac_g_sharp|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~8_combout\ = (\inst2|psac_g_sharp|Res_2\(5) & (!\inst2|psac_g_sharp|Add1~7\ & VCC)) # (!\inst2|psac_g_sharp|Res_2\(5) & (\inst2|psac_g_sharp|Add1~7\ $ (GND)))
-- \inst2|psac_g_sharp|Add1~9\ = CARRY((!\inst2|psac_g_sharp|Res_2\(5) & !\inst2|psac_g_sharp|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~7\,
	combout => \inst2|psac_g_sharp|Add1~8_combout\,
	cout => \inst2|psac_g_sharp|Add1~9\);

-- Location: LCCOMB_X52_Y27_N6
\inst2|Add16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~3_combout\ = (\inst2|GS_A~1_combout\ & ((\inst2|psac_a|Add1~11_combout\ & (\inst2|Add16~1\ & VCC)) # (!\inst2|psac_a|Add1~11_combout\ & (!\inst2|Add16~1\)))) # (!\inst2|GS_A~1_combout\ & ((\inst2|psac_a|Add1~11_combout\ & (!\inst2|Add16~1\)) 
-- # (!\inst2|psac_a|Add1~11_combout\ & ((\inst2|Add16~1\) # (GND)))))
-- \inst2|Add16~4\ = CARRY((\inst2|GS_A~1_combout\ & (!\inst2|psac_a|Add1~11_combout\ & !\inst2|Add16~1\)) # (!\inst2|GS_A~1_combout\ & ((!\inst2|Add16~1\) # (!\inst2|psac_a|Add1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|GS_A~1_combout\,
	datab => \inst2|psac_a|Add1~11_combout\,
	datad => VCC,
	cin => \inst2|Add16~1\,
	combout => \inst2|Add16~3_combout\,
	cout => \inst2|Add16~4\);

-- Location: LCCOMB_X55_Y25_N10
\inst2|psac_a_sharp|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~8_combout\ = (\inst2|psac_a_sharp|Res_2\(5) & (!\inst2|psac_a_sharp|Add1~7\ & VCC)) # (!\inst2|psac_a_sharp|Res_2\(5) & (\inst2|psac_a_sharp|Add1~7\ $ (GND)))
-- \inst2|psac_a_sharp|Add1~9\ = CARRY((!\inst2|psac_a_sharp|Res_2\(5) & !\inst2|psac_a_sharp|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a_sharp|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~7\,
	combout => \inst2|psac_a_sharp|Add1~8_combout\,
	cout => \inst2|psac_a_sharp|Add1~9\);

-- Location: LCCOMB_X56_Y27_N2
\inst2|S_S2[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[1]~16_combout\ = (\inst2|Add16~5_combout\ & ((\inst2|Add17~5_combout\ & (\inst2|S_S2[0]~15\ & VCC)) # (!\inst2|Add17~5_combout\ & (!\inst2|S_S2[0]~15\)))) # (!\inst2|Add16~5_combout\ & ((\inst2|Add17~5_combout\ & (!\inst2|S_S2[0]~15\)) # 
-- (!\inst2|Add17~5_combout\ & ((\inst2|S_S2[0]~15\) # (GND)))))
-- \inst2|S_S2[1]~17\ = CARRY((\inst2|Add16~5_combout\ & (!\inst2|Add17~5_combout\ & !\inst2|S_S2[0]~15\)) # (!\inst2|Add16~5_combout\ & ((!\inst2|S_S2[0]~15\) # (!\inst2|Add17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add16~5_combout\,
	datab => \inst2|Add17~5_combout\,
	datad => VCC,
	cin => \inst2|S_S2[0]~15\,
	combout => \inst2|S_S2[1]~16_combout\,
	cout => \inst2|S_S2[1]~17\);

-- Location: FF_X55_Y30_N3
\inst2|S_S4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(1));

-- Location: FF_X50_Y27_N15
\inst2|psac_g_sharp|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(6));

-- Location: LCCOMB_X50_Y26_N12
\inst2|psac_g_sharp|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~10_combout\ = (\inst2|psac_g_sharp|Res_2\(6) & ((\inst2|psac_g_sharp|Add1~9\) # (GND))) # (!\inst2|psac_g_sharp|Res_2\(6) & (!\inst2|psac_g_sharp|Add1~9\))
-- \inst2|psac_g_sharp|Add1~11\ = CARRY((\inst2|psac_g_sharp|Res_2\(6)) # (!\inst2|psac_g_sharp|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~9\,
	combout => \inst2|psac_g_sharp|Add1~10_combout\,
	cout => \inst2|psac_g_sharp|Add1~11\);

-- Location: LCCOMB_X49_Y31_N10
\inst2|psac_a|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~12_combout\ = (\inst2|psac_a|Res_2\(6) & ((\inst2|psac_a|Add1~10\) # (GND))) # (!\inst2|psac_a|Res_2\(6) & (!\inst2|psac_a|Add1~10\))
-- \inst2|psac_a|Add1~13\ = CARRY((\inst2|psac_a|Res_2\(6)) # (!\inst2|psac_a|Add1~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_a|Add1~10\,
	combout => \inst2|psac_a|Add1~12_combout\,
	cout => \inst2|psac_a|Add1~13\);

-- Location: LCCOMB_X52_Y27_N8
\inst2|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~6_combout\ = ((\inst2|GS_A~2_combout\ $ (\inst2|psac_a|Add1~14_combout\ $ (!\inst2|Add16~4\)))) # (GND)
-- \inst2|Add16~7\ = CARRY((\inst2|GS_A~2_combout\ & ((\inst2|psac_a|Add1~14_combout\) # (!\inst2|Add16~4\))) # (!\inst2|GS_A~2_combout\ & (\inst2|psac_a|Add1~14_combout\ & !\inst2|Add16~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|GS_A~2_combout\,
	datab => \inst2|psac_a|Add1~14_combout\,
	datad => VCC,
	cin => \inst2|Add16~4\,
	combout => \inst2|Add16~6_combout\,
	cout => \inst2|Add16~7\);

-- Location: FF_X52_Y25_N15
\inst2|psac_a_sharp|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(6));

-- Location: LCCOMB_X56_Y27_N4
\inst2|S_S2[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[2]~18_combout\ = ((\inst2|Add16~8_combout\ $ (\inst2|Add17~8_combout\ $ (!\inst2|S_S2[1]~17\)))) # (GND)
-- \inst2|S_S2[2]~19\ = CARRY((\inst2|Add16~8_combout\ & ((\inst2|Add17~8_combout\) # (!\inst2|S_S2[1]~17\))) # (!\inst2|Add16~8_combout\ & (\inst2|Add17~8_combout\ & !\inst2|S_S2[1]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add16~8_combout\,
	datab => \inst2|Add17~8_combout\,
	datad => VCC,
	cin => \inst2|S_S2[1]~17\,
	combout => \inst2|S_S2[2]~18_combout\,
	cout => \inst2|S_S2[2]~19\);

-- Location: FF_X55_Y30_N5
\inst2|S_S4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(2));

-- Location: LCCOMB_X50_Y26_N14
\inst2|psac_g_sharp|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~12_combout\ = (\inst2|psac_g_sharp|Res_2\(7) & (!\inst2|psac_g_sharp|Add1~11\ & VCC)) # (!\inst2|psac_g_sharp|Res_2\(7) & (\inst2|psac_g_sharp|Add1~11\ $ (GND)))
-- \inst2|psac_g_sharp|Add1~13\ = CARRY((!\inst2|psac_g_sharp|Res_2\(7) & !\inst2|psac_g_sharp|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g_sharp|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~11\,
	combout => \inst2|psac_g_sharp|Add1~12_combout\,
	cout => \inst2|psac_g_sharp|Add1~13\);

-- Location: LCCOMB_X49_Y31_N12
\inst2|psac_a|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~15_combout\ = (\inst2|psac_a|Res_2\(7) & (!\inst2|psac_a|Add1~13\ & VCC)) # (!\inst2|psac_a|Res_2\(7) & (\inst2|psac_a|Add1~13\ $ (GND)))
-- \inst2|psac_a|Add1~16\ = CARRY((!\inst2|psac_a|Res_2\(7) & !\inst2|psac_a|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_a|Add1~13\,
	combout => \inst2|psac_a|Add1~15_combout\,
	cout => \inst2|psac_a|Add1~16\);

-- Location: FF_X52_Y25_N17
\inst2|psac_a_sharp|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(7));

-- Location: LCCOMB_X55_Y25_N14
\inst2|psac_a_sharp|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~12_combout\ = (\inst2|psac_a_sharp|Res_2\(7) & (!\inst2|psac_a_sharp|Add1~11\ & VCC)) # (!\inst2|psac_a_sharp|Res_2\(7) & (\inst2|psac_a_sharp|Add1~11\ $ (GND)))
-- \inst2|psac_a_sharp|Add1~13\ = CARRY((!\inst2|psac_a_sharp|Res_2\(7) & !\inst2|psac_a_sharp|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~11\,
	combout => \inst2|psac_a_sharp|Add1~12_combout\,
	cout => \inst2|psac_a_sharp|Add1~13\);

-- Location: LCCOMB_X57_Y25_N12
\inst2|Add17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~9_combout\ = (\inst2|AS_B~3_combout\ & ((\inst2|psac_b|Add1~17_combout\ & (\inst2|Add17~7\ & VCC)) # (!\inst2|psac_b|Add1~17_combout\ & (!\inst2|Add17~7\)))) # (!\inst2|AS_B~3_combout\ & ((\inst2|psac_b|Add1~17_combout\ & (!\inst2|Add17~7\)) 
-- # (!\inst2|psac_b|Add1~17_combout\ & ((\inst2|Add17~7\) # (GND)))))
-- \inst2|Add17~10\ = CARRY((\inst2|AS_B~3_combout\ & (!\inst2|psac_b|Add1~17_combout\ & !\inst2|Add17~7\)) # (!\inst2|AS_B~3_combout\ & ((!\inst2|Add17~7\) # (!\inst2|psac_b|Add1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|AS_B~3_combout\,
	datab => \inst2|psac_b|Add1~17_combout\,
	datad => VCC,
	cin => \inst2|Add17~7\,
	combout => \inst2|Add17~9_combout\,
	cout => \inst2|Add17~10\);

-- Location: LCCOMB_X56_Y27_N6
\inst2|S_S2[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[3]~20_combout\ = (\inst2|Add17~11_combout\ & ((\inst2|Add16~11_combout\ & (\inst2|S_S2[2]~19\ & VCC)) # (!\inst2|Add16~11_combout\ & (!\inst2|S_S2[2]~19\)))) # (!\inst2|Add17~11_combout\ & ((\inst2|Add16~11_combout\ & (!\inst2|S_S2[2]~19\)) # 
-- (!\inst2|Add16~11_combout\ & ((\inst2|S_S2[2]~19\) # (GND)))))
-- \inst2|S_S2[3]~21\ = CARRY((\inst2|Add17~11_combout\ & (!\inst2|Add16~11_combout\ & !\inst2|S_S2[2]~19\)) # (!\inst2|Add17~11_combout\ & ((!\inst2|S_S2[2]~19\) # (!\inst2|Add16~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add17~11_combout\,
	datab => \inst2|Add16~11_combout\,
	datad => VCC,
	cin => \inst2|S_S2[2]~19\,
	combout => \inst2|S_S2[3]~20_combout\,
	cout => \inst2|S_S2[3]~21\);

-- Location: FF_X55_Y30_N7
\inst2|S_S4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(3));

-- Location: FF_X50_Y32_N19
\inst2|psac_a|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(8));

-- Location: LCCOMB_X49_Y31_N14
\inst2|psac_a|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~18_combout\ = (\inst2|psac_a|Res_2\(8) & ((\inst2|psac_a|Add1~16\) # (GND))) # (!\inst2|psac_a|Res_2\(8) & (!\inst2|psac_a|Add1~16\))
-- \inst2|psac_a|Add1~19\ = CARRY((\inst2|psac_a|Res_2\(8)) # (!\inst2|psac_a|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_a|Add1~16\,
	combout => \inst2|psac_a|Add1~18_combout\,
	cout => \inst2|psac_a|Add1~19\);

-- Location: LCCOMB_X52_Y27_N12
\inst2|Add16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~12_combout\ = ((\inst2|psac_a|Add1~20_combout\ $ (\inst2|GS_A~4_combout\ $ (!\inst2|Add16~10\)))) # (GND)
-- \inst2|Add16~13\ = CARRY((\inst2|psac_a|Add1~20_combout\ & ((\inst2|GS_A~4_combout\) # (!\inst2|Add16~10\))) # (!\inst2|psac_a|Add1~20_combout\ & (\inst2|GS_A~4_combout\ & !\inst2|Add16~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Add1~20_combout\,
	datab => \inst2|GS_A~4_combout\,
	datad => VCC,
	cin => \inst2|Add16~10\,
	combout => \inst2|Add16~12_combout\,
	cout => \inst2|Add16~13\);

-- Location: FF_X53_Y30_N11
\inst2|S_S3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(4));

-- Location: LCCOMB_X54_Y30_N10
\inst2|S_S1[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[4]~23_combout\ = ((\inst2|S_S3\(4) $ (\inst2|S_S4\(4) $ (!\inst2|S_S1[3]~22\)))) # (GND)
-- \inst2|S_S1[4]~24\ = CARRY((\inst2|S_S3\(4) & ((\inst2|S_S4\(4)) # (!\inst2|S_S1[3]~22\))) # (!\inst2|S_S3\(4) & (\inst2|S_S4\(4) & !\inst2|S_S1[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S3\(4),
	datab => \inst2|S_S4\(4),
	datad => VCC,
	cin => \inst2|S_S1[3]~22\,
	combout => \inst2|S_S1[4]~23_combout\,
	cout => \inst2|S_S1[4]~24\);

-- Location: FF_X50_Y32_N21
\inst2|psac_a|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(9));

-- Location: LCCOMB_X49_Y31_N16
\inst2|psac_a|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~21_combout\ = (\inst2|psac_a|Res_2\(9) & (!\inst2|psac_a|Add1~19\ & VCC)) # (!\inst2|psac_a|Res_2\(9) & (\inst2|psac_a|Add1~19\ $ (GND)))
-- \inst2|psac_a|Add1~22\ = CARRY((!\inst2|psac_a|Res_2\(9) & !\inst2|psac_a|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_a|Add1~19\,
	combout => \inst2|psac_a|Add1~21_combout\,
	cout => \inst2|psac_a|Add1~22\);

-- Location: LCCOMB_X52_Y27_N14
\inst2|Add16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~15_combout\ = (\inst2|psac_a|Add1~23_combout\ & ((\inst2|GS_A~5_combout\ & (\inst2|Add16~13\ & VCC)) # (!\inst2|GS_A~5_combout\ & (!\inst2|Add16~13\)))) # (!\inst2|psac_a|Add1~23_combout\ & ((\inst2|GS_A~5_combout\ & (!\inst2|Add16~13\)) # 
-- (!\inst2|GS_A~5_combout\ & ((\inst2|Add16~13\) # (GND)))))
-- \inst2|Add16~16\ = CARRY((\inst2|psac_a|Add1~23_combout\ & (!\inst2|GS_A~5_combout\ & !\inst2|Add16~13\)) # (!\inst2|psac_a|Add1~23_combout\ & ((!\inst2|Add16~13\) # (!\inst2|GS_A~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Add1~23_combout\,
	datab => \inst2|GS_A~5_combout\,
	datad => VCC,
	cin => \inst2|Add16~13\,
	combout => \inst2|Add16~15_combout\,
	cout => \inst2|Add16~16\);

-- Location: LCCOMB_X62_Y25_N18
\inst2|psac_b|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~21_combout\ = (\inst2|psac_b|Res_2\(9) & (!\inst2|psac_b|Add1~19\ & VCC)) # (!\inst2|psac_b|Res_2\(9) & (\inst2|psac_b|Add1~19\ $ (GND)))
-- \inst2|psac_b|Add1~22\ = CARRY((!\inst2|psac_b|Res_2\(9) & !\inst2|psac_b|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_b|Add1~19\,
	combout => \inst2|psac_b|Add1~21_combout\,
	cout => \inst2|psac_b|Add1~22\);

-- Location: FF_X53_Y30_N13
\inst2|S_S3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[5]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(5));

-- Location: LCCOMB_X54_Y30_N12
\inst2|S_S1[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[5]~25_combout\ = (\inst2|S_S3\(5) & ((\inst2|S_S4\(5) & (\inst2|S_S1[4]~24\ & VCC)) # (!\inst2|S_S4\(5) & (!\inst2|S_S1[4]~24\)))) # (!\inst2|S_S3\(5) & ((\inst2|S_S4\(5) & (!\inst2|S_S1[4]~24\)) # (!\inst2|S_S4\(5) & ((\inst2|S_S1[4]~24\) # 
-- (GND)))))
-- \inst2|S_S1[5]~26\ = CARRY((\inst2|S_S3\(5) & (!\inst2|S_S4\(5) & !\inst2|S_S1[4]~24\)) # (!\inst2|S_S3\(5) & ((!\inst2|S_S1[4]~24\) # (!\inst2|S_S4\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S3\(5),
	datab => \inst2|S_S4\(5),
	datad => VCC,
	cin => \inst2|S_S1[4]~24\,
	combout => \inst2|S_S1[5]~25_combout\,
	cout => \inst2|S_S1[5]~26\);

-- Location: FF_X50_Y27_N23
\inst2|psac_g_sharp|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(10));

-- Location: LCCOMB_X50_Y26_N20
\inst2|psac_g_sharp|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~18_combout\ = (\inst2|psac_g_sharp|Res_2\(10) & ((\inst2|psac_g_sharp|Add1~17\) # (GND))) # (!\inst2|psac_g_sharp|Res_2\(10) & (!\inst2|psac_g_sharp|Add1~17\))
-- \inst2|psac_g_sharp|Add1~19\ = CARRY((\inst2|psac_g_sharp|Res_2\(10)) # (!\inst2|psac_g_sharp|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~17\,
	combout => \inst2|psac_g_sharp|Add1~18_combout\,
	cout => \inst2|psac_g_sharp|Add1~19\);

-- Location: LCCOMB_X52_Y27_N16
\inst2|Add16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~18_combout\ = ((\inst2|GS_A~6_combout\ $ (\inst2|psac_a|Add1~26_combout\ $ (!\inst2|Add16~16\)))) # (GND)
-- \inst2|Add16~19\ = CARRY((\inst2|GS_A~6_combout\ & ((\inst2|psac_a|Add1~26_combout\) # (!\inst2|Add16~16\))) # (!\inst2|GS_A~6_combout\ & (\inst2|psac_a|Add1~26_combout\ & !\inst2|Add16~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|GS_A~6_combout\,
	datab => \inst2|psac_a|Add1~26_combout\,
	datad => VCC,
	cin => \inst2|Add16~16\,
	combout => \inst2|Add16~18_combout\,
	cout => \inst2|Add16~19\);

-- Location: FF_X63_Y25_N21
\inst2|psac_b|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(10));

-- Location: LCCOMB_X62_Y25_N20
\inst2|psac_b|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~24_combout\ = (\inst2|psac_b|Res_2\(10) & ((\inst2|psac_b|Add1~22\) # (GND))) # (!\inst2|psac_b|Res_2\(10) & (!\inst2|psac_b|Add1~22\))
-- \inst2|psac_b|Add1~25\ = CARRY((\inst2|psac_b|Res_2\(10)) # (!\inst2|psac_b|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_b|Add1~22\,
	combout => \inst2|psac_b|Add1~24_combout\,
	cout => \inst2|psac_b|Add1~25\);

-- Location: FF_X53_Y30_N15
\inst2|S_S3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(6));

-- Location: LCCOMB_X54_Y30_N14
\inst2|S_S1[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[6]~27_combout\ = ((\inst2|S_S3\(6) $ (\inst2|S_S4\(6) $ (!\inst2|S_S1[5]~26\)))) # (GND)
-- \inst2|S_S1[6]~28\ = CARRY((\inst2|S_S3\(6) & ((\inst2|S_S4\(6)) # (!\inst2|S_S1[5]~26\))) # (!\inst2|S_S3\(6) & (\inst2|S_S4\(6) & !\inst2|S_S1[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S3\(6),
	datab => \inst2|S_S4\(6),
	datad => VCC,
	cin => \inst2|S_S1[5]~26\,
	combout => \inst2|S_S1[6]~27_combout\,
	cout => \inst2|S_S1[6]~28\);

-- Location: FF_X50_Y32_N25
\inst2|psac_a|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(11));

-- Location: LCCOMB_X49_Y31_N20
\inst2|psac_a|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~27_combout\ = (\inst2|psac_a|Res_2\(11) & (!\inst2|psac_a|Add1~25\ & VCC)) # (!\inst2|psac_a|Res_2\(11) & (\inst2|psac_a|Add1~25\ $ (GND)))
-- \inst2|psac_a|Add1~28\ = CARRY((!\inst2|psac_a|Res_2\(11) & !\inst2|psac_a|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_a|Add1~25\,
	combout => \inst2|psac_a|Add1~27_combout\,
	cout => \inst2|psac_a|Add1~28\);

-- Location: LCCOMB_X62_Y25_N22
\inst2|psac_b|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~27_combout\ = (\inst2|psac_b|Res_2\(11) & (!\inst2|psac_b|Add1~25\ & VCC)) # (!\inst2|psac_b|Res_2\(11) & (\inst2|psac_b|Add1~25\ $ (GND)))
-- \inst2|psac_b|Add1~28\ = CARRY((!\inst2|psac_b|Res_2\(11) & !\inst2|psac_b|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_b|Add1~25\,
	combout => \inst2|psac_b|Add1~27_combout\,
	cout => \inst2|psac_b|Add1~28\);

-- Location: LCCOMB_X57_Y25_N20
\inst2|Add17~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~21_combout\ = (\inst2|psac_b|Add1~29_combout\ & ((\inst2|AS_B~7_combout\ & (\inst2|Add17~19\ & VCC)) # (!\inst2|AS_B~7_combout\ & (!\inst2|Add17~19\)))) # (!\inst2|psac_b|Add1~29_combout\ & ((\inst2|AS_B~7_combout\ & (!\inst2|Add17~19\)) # 
-- (!\inst2|AS_B~7_combout\ & ((\inst2|Add17~19\) # (GND)))))
-- \inst2|Add17~22\ = CARRY((\inst2|psac_b|Add1~29_combout\ & (!\inst2|AS_B~7_combout\ & !\inst2|Add17~19\)) # (!\inst2|psac_b|Add1~29_combout\ & ((!\inst2|Add17~19\) # (!\inst2|AS_B~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Add1~29_combout\,
	datab => \inst2|AS_B~7_combout\,
	datad => VCC,
	cin => \inst2|Add17~19\,
	combout => \inst2|Add17~21_combout\,
	cout => \inst2|Add17~22\);

-- Location: LCCOMB_X56_Y27_N14
\inst2|S_S2[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[7]~28_combout\ = (\inst2|Add17~23_combout\ & ((\inst2|Add16~23_combout\ & (\inst2|S_S2[6]~27\ & VCC)) # (!\inst2|Add16~23_combout\ & (!\inst2|S_S2[6]~27\)))) # (!\inst2|Add17~23_combout\ & ((\inst2|Add16~23_combout\ & (!\inst2|S_S2[6]~27\)) # 
-- (!\inst2|Add16~23_combout\ & ((\inst2|S_S2[6]~27\) # (GND)))))
-- \inst2|S_S2[7]~29\ = CARRY((\inst2|Add17~23_combout\ & (!\inst2|Add16~23_combout\ & !\inst2|S_S2[6]~27\)) # (!\inst2|Add17~23_combout\ & ((!\inst2|S_S2[6]~27\) # (!\inst2|Add16~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add17~23_combout\,
	datab => \inst2|Add16~23_combout\,
	datad => VCC,
	cin => \inst2|S_S2[6]~27\,
	combout => \inst2|S_S2[7]~28_combout\,
	cout => \inst2|S_S2[7]~29\);

-- Location: FF_X53_Y30_N17
\inst2|S_S3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(7));

-- Location: FF_X50_Y27_N27
\inst2|psac_g_sharp|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(12));

-- Location: LCCOMB_X50_Y26_N24
\inst2|psac_g_sharp|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~22_combout\ = (\inst2|psac_g_sharp|Res_2\(12) & ((\inst2|psac_g_sharp|Add1~21\) # (GND))) # (!\inst2|psac_g_sharp|Res_2\(12) & (!\inst2|psac_g_sharp|Add1~21\))
-- \inst2|psac_g_sharp|Add1~23\ = CARRY((\inst2|psac_g_sharp|Res_2\(12)) # (!\inst2|psac_g_sharp|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~21\,
	combout => \inst2|psac_g_sharp|Add1~22_combout\,
	cout => \inst2|psac_g_sharp|Add1~23\);

-- Location: LCCOMB_X52_Y27_N20
\inst2|Add16~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~24_combout\ = ((\inst2|GS_A~8_combout\ $ (\inst2|psac_a|Add1~32_combout\ $ (!\inst2|Add16~22\)))) # (GND)
-- \inst2|Add16~25\ = CARRY((\inst2|GS_A~8_combout\ & ((\inst2|psac_a|Add1~32_combout\) # (!\inst2|Add16~22\))) # (!\inst2|GS_A~8_combout\ & (\inst2|psac_a|Add1~32_combout\ & !\inst2|Add16~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|GS_A~8_combout\,
	datab => \inst2|psac_a|Add1~32_combout\,
	datad => VCC,
	cin => \inst2|Add16~22\,
	combout => \inst2|Add16~24_combout\,
	cout => \inst2|Add16~25\);

-- Location: LCCOMB_X62_Y25_N24
\inst2|psac_b|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~30_combout\ = (\inst2|psac_b|Res_2\(12) & ((\inst2|psac_b|Add1~28\) # (GND))) # (!\inst2|psac_b|Res_2\(12) & (!\inst2|psac_b|Add1~28\))
-- \inst2|psac_b|Add1~31\ = CARRY((\inst2|psac_b|Res_2\(12)) # (!\inst2|psac_b|Add1~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_b|Add1~28\,
	combout => \inst2|psac_b|Add1~30_combout\,
	cout => \inst2|psac_b|Add1~31\);

-- Location: FF_X53_Y30_N19
\inst2|S_S3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[8]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(8));

-- Location: LCCOMB_X54_Y30_N18
\inst2|S_S1[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[8]~31_combout\ = ((\inst2|S_S3\(8) $ (\inst2|S_S4\(8) $ (!\inst2|S_S1[7]~30\)))) # (GND)
-- \inst2|S_S1[8]~32\ = CARRY((\inst2|S_S3\(8) & ((\inst2|S_S4\(8)) # (!\inst2|S_S1[7]~30\))) # (!\inst2|S_S3\(8) & (\inst2|S_S4\(8) & !\inst2|S_S1[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S3\(8),
	datab => \inst2|S_S4\(8),
	datad => VCC,
	cin => \inst2|S_S1[7]~30\,
	combout => \inst2|S_S1[8]~31_combout\,
	cout => \inst2|S_S1[8]~32\);

-- Location: LCCOMB_X49_Y31_N24
\inst2|psac_a|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~33_combout\ = (\inst2|psac_a|Res_2\(13) & (!\inst2|psac_a|Add1~31\ & VCC)) # (!\inst2|psac_a|Res_2\(13) & (\inst2|psac_a|Add1~31\ $ (GND)))
-- \inst2|psac_a|Add1~34\ = CARRY((!\inst2|psac_a|Res_2\(13) & !\inst2|psac_a|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_a|Add1~31\,
	combout => \inst2|psac_a|Add1~33_combout\,
	cout => \inst2|psac_a|Add1~34\);

-- Location: LCCOMB_X52_Y27_N22
\inst2|Add16~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~27_combout\ = (\inst2|psac_a|Add1~35_combout\ & ((\inst2|GS_A~9_combout\ & (\inst2|Add16~25\ & VCC)) # (!\inst2|GS_A~9_combout\ & (!\inst2|Add16~25\)))) # (!\inst2|psac_a|Add1~35_combout\ & ((\inst2|GS_A~9_combout\ & (!\inst2|Add16~25\)) # 
-- (!\inst2|GS_A~9_combout\ & ((\inst2|Add16~25\) # (GND)))))
-- \inst2|Add16~28\ = CARRY((\inst2|psac_a|Add1~35_combout\ & (!\inst2|GS_A~9_combout\ & !\inst2|Add16~25\)) # (!\inst2|psac_a|Add1~35_combout\ & ((!\inst2|Add16~25\) # (!\inst2|GS_A~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Add1~35_combout\,
	datab => \inst2|GS_A~9_combout\,
	datad => VCC,
	cin => \inst2|Add16~25\,
	combout => \inst2|Add16~27_combout\,
	cout => \inst2|Add16~28\);

-- Location: FF_X52_Y25_N29
\inst2|psac_a_sharp|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(13));

-- Location: LCCOMB_X62_Y25_N26
\inst2|psac_b|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~33_combout\ = (\inst2|psac_b|Res_2\(13) & (!\inst2|psac_b|Add1~31\ & VCC)) # (!\inst2|psac_b|Res_2\(13) & (\inst2|psac_b|Add1~31\ $ (GND)))
-- \inst2|psac_b|Add1~34\ = CARRY((!\inst2|psac_b|Res_2\(13) & !\inst2|psac_b|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_b|Add1~31\,
	combout => \inst2|psac_b|Add1~33_combout\,
	cout => \inst2|psac_b|Add1~34\);

-- Location: FF_X53_Y30_N21
\inst2|S_S3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[9]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(9));

-- Location: LCCOMB_X54_Y30_N20
\inst2|S_S1[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[9]~33_combout\ = (\inst2|S_S3\(9) & ((\inst2|S_S4\(9) & (\inst2|S_S1[8]~32\ & VCC)) # (!\inst2|S_S4\(9) & (!\inst2|S_S1[8]~32\)))) # (!\inst2|S_S3\(9) & ((\inst2|S_S4\(9) & (!\inst2|S_S1[8]~32\)) # (!\inst2|S_S4\(9) & ((\inst2|S_S1[8]~32\) # 
-- (GND)))))
-- \inst2|S_S1[9]~34\ = CARRY((\inst2|S_S3\(9) & (!\inst2|S_S4\(9) & !\inst2|S_S1[8]~32\)) # (!\inst2|S_S3\(9) & ((!\inst2|S_S1[8]~32\) # (!\inst2|S_S4\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S3\(9),
	datab => \inst2|S_S4\(9),
	datad => VCC,
	cin => \inst2|S_S1[8]~32\,
	combout => \inst2|S_S1[9]~33_combout\,
	cout => \inst2|S_S1[9]~34\);

-- Location: LCCOMB_X50_Y26_N28
\inst2|psac_g_sharp|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~26_combout\ = (\inst2|psac_g_sharp|Res_2\(14) & ((\inst2|psac_g_sharp|Add1~25\) # (GND))) # (!\inst2|psac_g_sharp|Res_2\(14) & (!\inst2|psac_g_sharp|Add1~25\))
-- \inst2|psac_g_sharp|Add1~27\ = CARRY((\inst2|psac_g_sharp|Res_2\(14)) # (!\inst2|psac_g_sharp|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~25\,
	combout => \inst2|psac_g_sharp|Add1~26_combout\,
	cout => \inst2|psac_g_sharp|Add1~27\);

-- Location: FF_X50_Y32_N31
\inst2|psac_a|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(14));

-- Location: LCCOMB_X49_Y31_N26
\inst2|psac_a|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~36_combout\ = (\inst2|psac_a|Res_2\(14) & ((\inst2|psac_a|Add1~34\) # (GND))) # (!\inst2|psac_a|Res_2\(14) & (!\inst2|psac_a|Add1~34\))
-- \inst2|psac_a|Add1~37\ = CARRY((\inst2|psac_a|Res_2\(14)) # (!\inst2|psac_a|Add1~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_a|Add1~34\,
	combout => \inst2|psac_a|Add1~36_combout\,
	cout => \inst2|psac_a|Add1~37\);

-- Location: LCCOMB_X62_Y25_N28
\inst2|psac_b|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~36_combout\ = (\inst2|psac_b|Res_2\(14) & ((\inst2|psac_b|Add1~34\) # (GND))) # (!\inst2|psac_b|Res_2\(14) & (!\inst2|psac_b|Add1~34\))
-- \inst2|psac_b|Add1~37\ = CARRY((\inst2|psac_b|Res_2\(14)) # (!\inst2|psac_b|Add1~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_b|Add1~34\,
	combout => \inst2|psac_b|Add1~36_combout\,
	cout => \inst2|psac_b|Add1~37\);

-- Location: LCCOMB_X57_Y25_N26
\inst2|Add17~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~30_combout\ = ((\inst2|psac_b|Add1~38_combout\ $ (\inst2|AS_B~10_combout\ $ (!\inst2|Add17~28\)))) # (GND)
-- \inst2|Add17~31\ = CARRY((\inst2|psac_b|Add1~38_combout\ & ((\inst2|AS_B~10_combout\) # (!\inst2|Add17~28\))) # (!\inst2|psac_b|Add1~38_combout\ & (\inst2|AS_B~10_combout\ & !\inst2|Add17~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Add1~38_combout\,
	datab => \inst2|AS_B~10_combout\,
	datad => VCC,
	cin => \inst2|Add17~28\,
	combout => \inst2|Add17~30_combout\,
	cout => \inst2|Add17~31\);

-- Location: LCCOMB_X56_Y27_N20
\inst2|S_S2[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[10]~34_combout\ = ((\inst2|Add17~32_combout\ $ (\inst2|Add16~32_combout\ $ (!\inst2|S_S2[9]~33\)))) # (GND)
-- \inst2|S_S2[10]~35\ = CARRY((\inst2|Add17~32_combout\ & ((\inst2|Add16~32_combout\) # (!\inst2|S_S2[9]~33\))) # (!\inst2|Add17~32_combout\ & (\inst2|Add16~32_combout\ & !\inst2|S_S2[9]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add17~32_combout\,
	datab => \inst2|Add16~32_combout\,
	datad => VCC,
	cin => \inst2|S_S2[9]~33\,
	combout => \inst2|S_S2[10]~34_combout\,
	cout => \inst2|S_S2[10]~35\);

-- Location: FF_X55_Y30_N21
\inst2|S_S4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(10));

-- Location: LCCOMB_X50_Y26_N30
\inst2|psac_g_sharp|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~28_combout\ = \inst2|psac_g_sharp|Add1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_g_sharp|Add1~27\,
	combout => \inst2|psac_g_sharp|Add1~28_combout\);

-- Location: LCCOMB_X52_Y27_N26
\inst2|Add16~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~33_combout\ = (\inst2|GS_A~11_combout\ & ((\inst2|psac_a|Add1~41_combout\ & (\inst2|Add16~31\ & VCC)) # (!\inst2|psac_a|Add1~41_combout\ & (!\inst2|Add16~31\)))) # (!\inst2|GS_A~11_combout\ & ((\inst2|psac_a|Add1~41_combout\ & 
-- (!\inst2|Add16~31\)) # (!\inst2|psac_a|Add1~41_combout\ & ((\inst2|Add16~31\) # (GND)))))
-- \inst2|Add16~34\ = CARRY((\inst2|GS_A~11_combout\ & (!\inst2|psac_a|Add1~41_combout\ & !\inst2|Add16~31\)) # (!\inst2|GS_A~11_combout\ & ((!\inst2|Add16~31\) # (!\inst2|psac_a|Add1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|GS_A~11_combout\,
	datab => \inst2|psac_a|Add1~41_combout\,
	datad => VCC,
	cin => \inst2|Add16~31\,
	combout => \inst2|Add16~33_combout\,
	cout => \inst2|Add16~34\);

-- Location: LCCOMB_X57_Y25_N28
\inst2|Add17~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~33_combout\ = (\inst2|AS_B~11_combout\ & ((\inst2|psac_b|Add1~41_combout\ & (\inst2|Add17~31\ & VCC)) # (!\inst2|psac_b|Add1~41_combout\ & (!\inst2|Add17~31\)))) # (!\inst2|AS_B~11_combout\ & ((\inst2|psac_b|Add1~41_combout\ & 
-- (!\inst2|Add17~31\)) # (!\inst2|psac_b|Add1~41_combout\ & ((\inst2|Add17~31\) # (GND)))))
-- \inst2|Add17~34\ = CARRY((\inst2|AS_B~11_combout\ & (!\inst2|psac_b|Add1~41_combout\ & !\inst2|Add17~31\)) # (!\inst2|AS_B~11_combout\ & ((!\inst2|Add17~31\) # (!\inst2|psac_b|Add1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|AS_B~11_combout\,
	datab => \inst2|psac_b|Add1~41_combout\,
	datad => VCC,
	cin => \inst2|Add17~31\,
	combout => \inst2|Add17~33_combout\,
	cout => \inst2|Add17~34\);

-- Location: LCCOMB_X56_Y27_N22
\inst2|S_S2[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[11]~36_combout\ = (\inst2|Add17~35_combout\ & ((\inst2|Add16~35_combout\ & (\inst2|S_S2[10]~35\ & VCC)) # (!\inst2|Add16~35_combout\ & (!\inst2|S_S2[10]~35\)))) # (!\inst2|Add17~35_combout\ & ((\inst2|Add16~35_combout\ & 
-- (!\inst2|S_S2[10]~35\)) # (!\inst2|Add16~35_combout\ & ((\inst2|S_S2[10]~35\) # (GND)))))
-- \inst2|S_S2[11]~37\ = CARRY((\inst2|Add17~35_combout\ & (!\inst2|Add16~35_combout\ & !\inst2|S_S2[10]~35\)) # (!\inst2|Add17~35_combout\ & ((!\inst2|S_S2[10]~35\) # (!\inst2|Add16~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add17~35_combout\,
	datab => \inst2|Add16~35_combout\,
	datad => VCC,
	cin => \inst2|S_S2[10]~35\,
	combout => \inst2|S_S2[11]~36_combout\,
	cout => \inst2|S_S2[11]~37\);

-- Location: FF_X55_Y30_N23
\inst2|S_S4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[11]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(11));

-- Location: LCCOMB_X52_Y27_N28
\inst2|Add16~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~36_combout\ = \inst2|GS_A~11_combout\ $ (\inst2|psac_a|Add1~41_combout\ $ (!\inst2|Add16~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|GS_A~11_combout\,
	datab => \inst2|psac_a|Add1~41_combout\,
	cin => \inst2|Add16~34\,
	combout => \inst2|Add16~36_combout\);

-- Location: LCCOMB_X56_Y27_N24
\inst2|S_S2[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[12]~38_combout\ = ((\inst2|Add16~38_combout\ $ (\inst2|Add17~38_combout\ $ (!\inst2|S_S2[11]~37\)))) # (GND)
-- \inst2|S_S2[12]~39\ = CARRY((\inst2|Add16~38_combout\ & ((\inst2|Add17~38_combout\) # (!\inst2|S_S2[11]~37\))) # (!\inst2|Add16~38_combout\ & (\inst2|Add17~38_combout\ & !\inst2|S_S2[11]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add16~38_combout\,
	datab => \inst2|Add17~38_combout\,
	datad => VCC,
	cin => \inst2|S_S2[11]~37\,
	combout => \inst2|S_S2[12]~38_combout\,
	cout => \inst2|S_S2[12]~39\);

-- Location: FF_X53_Y30_N27
\inst2|S_S3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[12]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(12));

-- Location: LCCOMB_X54_Y30_N28
\inst2|S_S1[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[13]~41_combout\ = (\inst2|S_S4\(13) & ((\inst2|S_S3\(13) & (\inst2|S_S1[12]~40\ & VCC)) # (!\inst2|S_S3\(13) & (!\inst2|S_S1[12]~40\)))) # (!\inst2|S_S4\(13) & ((\inst2|S_S3\(13) & (!\inst2|S_S1[12]~40\)) # (!\inst2|S_S3\(13) & 
-- ((\inst2|S_S1[12]~40\) # (GND)))))
-- \inst2|S_S1[13]~42\ = CARRY((\inst2|S_S4\(13) & (!\inst2|S_S3\(13) & !\inst2|S_S1[12]~40\)) # (!\inst2|S_S4\(13) & ((!\inst2|S_S1[12]~40\) # (!\inst2|S_S3\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S4\(13),
	datab => \inst2|S_S3\(13),
	datad => VCC,
	cin => \inst2|S_S1[12]~40\,
	combout => \inst2|S_S1[13]~41_combout\,
	cout => \inst2|S_S1[13]~42\);

-- Location: DSPOUT_X44_Y27_N2
\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X50_Y27_N2
\inst2|psac_g_sharp|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[0]~15_combout\ = (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ & (\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (VCC))) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ & 
-- (\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ & VCC))
-- \inst2|psac_g_sharp|Res_2[0]~16\ = CARRY((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ & \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datab => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	combout => \inst2|psac_g_sharp|Res_2[0]~15_combout\,
	cout => \inst2|psac_g_sharp|Res_2[0]~16\);

-- Location: LCCOMB_X50_Y27_N6
\inst2|psac_g_sharp|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[2]~19_combout\ = ((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (!\inst2|psac_g_sharp|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_g_sharp|Res_2[2]~20\ = CARRY((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\) # (!\inst2|psac_g_sharp|Res_2[1]~18\))) # 
-- (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ & (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ & !\inst2|psac_g_sharp|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[1]~18\,
	combout => \inst2|psac_g_sharp|Res_2[2]~19_combout\,
	cout => \inst2|psac_g_sharp|Res_2[2]~20\);

-- Location: LCCOMB_X50_Y27_N8
\inst2|psac_g_sharp|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[3]~21_combout\ = (\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & (\inst2|psac_g_sharp|Res_2[2]~20\ & VCC)) # 
-- (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_g_sharp|Res_2[2]~20\)))) # (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- (!\inst2|psac_g_sharp|Res_2[2]~20\)) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & ((\inst2|psac_g_sharp|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_g_sharp|Res_2[3]~22\ = CARRY((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & !\inst2|psac_g_sharp|Res_2[2]~20\)) # 
-- (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((!\inst2|psac_g_sharp|Res_2[2]~20\) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[2]~20\,
	combout => \inst2|psac_g_sharp|Res_2[3]~21_combout\,
	cout => \inst2|psac_g_sharp|Res_2[3]~22\);

-- Location: DSPOUT_X44_Y32_N2
\inst2|psac_a|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_a|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N2
\inst2|psac_a|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[0]~15_combout\ = (\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a22\ & (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (VCC))) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a22\ & 
-- (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT8\ & VCC))
-- \inst2|psac_a|Res_2[0]~16\ = CARRY((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a22\ & \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datab => \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	combout => \inst2|psac_a|Res_2[0]~15_combout\,
	cout => \inst2|psac_a|Res_2[0]~16\);

-- Location: LCCOMB_X50_Y32_N10
\inst2|psac_a|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[4]~23_combout\ = ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\inst2|psac_a|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_a|Res_2[4]~24\ = CARRY((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a18\ & ((\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\inst2|psac_a|Res_2[3]~22\))) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a18\ & 
-- (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\inst2|psac_a|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datab => \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[3]~22\,
	combout => \inst2|psac_a|Res_2[4]~23_combout\,
	cout => \inst2|psac_a|Res_2[4]~24\);

-- Location: DSPOUT_X44_Y25_N2
\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X52_Y25_N4
\inst2|psac_a_sharp|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[1]~17_combout\ = (\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & (\inst2|psac_a_sharp|Res_2[0]~16\ & VCC)) # 
-- (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_a_sharp|Res_2[0]~16\)))) # (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- (!\inst2|psac_a_sharp|Res_2[0]~16\)) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_a_sharp|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_a_sharp|Res_2[1]~18\ = CARRY((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & !\inst2|psac_a_sharp|Res_2[0]~16\)) # 
-- (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\inst2|psac_a_sharp|Res_2[0]~16\) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[0]~16\,
	combout => \inst2|psac_a_sharp|Res_2[1]~17_combout\,
	cout => \inst2|psac_a_sharp|Res_2[1]~18\);

-- Location: LCCOMB_X52_Y25_N8
\inst2|psac_a_sharp|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[3]~21_combout\ = (\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & (\inst2|psac_a_sharp|Res_2[2]~20\ & VCC)) # 
-- (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_a_sharp|Res_2[2]~20\)))) # (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- (!\inst2|psac_a_sharp|Res_2[2]~20\)) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & ((\inst2|psac_a_sharp|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_a_sharp|Res_2[3]~22\ = CARRY((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & !\inst2|psac_a_sharp|Res_2[2]~20\)) # 
-- (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((!\inst2|psac_a_sharp|Res_2[2]~20\) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[2]~20\,
	combout => \inst2|psac_a_sharp|Res_2[3]~21_combout\,
	cout => \inst2|psac_a_sharp|Res_2[3]~22\);

-- Location: DSPOUT_X71_Y25_N2
\inst2|psac_b|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_b|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N2
\inst2|psac_b|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[1]~17_combout\ = (\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a21\ & (\inst2|psac_b|Res_2[0]~16\ & VCC)) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- (!\inst2|psac_b|Res_2[0]~16\)))) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_b|Res_2[0]~16\)) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\inst2|psac_b|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_b|Res_2[1]~18\ = CARRY((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a21\ & !\inst2|psac_b|Res_2[0]~16\)) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\inst2|psac_b|Res_2[0]~16\) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[0]~16\,
	combout => \inst2|psac_b|Res_2[1]~17_combout\,
	cout => \inst2|psac_b|Res_2[1]~18\);

-- Location: LCCOMB_X63_Y25_N4
\inst2|psac_b|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[2]~19_combout\ = ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (!\inst2|psac_b|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_b|Res_2[2]~20\ = CARRY((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a20\ & ((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT10\) # (!\inst2|psac_b|Res_2[1]~18\))) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a20\ & 
-- (\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT10\ & !\inst2|psac_b|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datab => \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[1]~18\,
	combout => \inst2|psac_b|Res_2[2]~19_combout\,
	cout => \inst2|psac_b|Res_2[2]~20\);

-- Location: LCCOMB_X63_Y25_N6
\inst2|psac_b|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[3]~21_combout\ = (\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a19\ & (\inst2|psac_b|Res_2[2]~20\ & VCC)) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- (!\inst2|psac_b|Res_2[2]~20\)))) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_b|Res_2[2]~20\)) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\inst2|psac_b|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_b|Res_2[3]~22\ = CARRY((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a19\ & !\inst2|psac_b|Res_2[2]~20\)) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\inst2|psac_b|Res_2[2]~20\) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[2]~20\,
	combout => \inst2|psac_b|Res_2[3]~21_combout\,
	cout => \inst2|psac_b|Res_2[3]~22\);

-- Location: FF_X43_Y31_N5
\inst2|psac_e|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(1));

-- Location: FF_X48_Y24_N1
\inst2|psac_f|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(0));

-- Location: LCCOMB_X48_Y25_N6
\inst2|psac_f|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~6_combout\ = (\inst2|psac_f|Res_2\(4) & ((\inst2|psac_f|Add1~5_cout\) # (GND))) # (!\inst2|psac_f|Res_2\(4) & (!\inst2|psac_f|Add1~5_cout\))
-- \inst2|psac_f|Add1~7\ = CARRY((\inst2|psac_f|Res_2\(4)) # (!\inst2|psac_f|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_f|Add1~5_cout\,
	combout => \inst2|psac_f|Add1~6_combout\,
	cout => \inst2|psac_f|Add1~7\);

-- Location: LCCOMB_X48_Y28_N6
\inst2|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~0_combout\ = (\inst2|psac_f|Add1~8_combout\ & (\inst2|E_F~0_combout\ $ (VCC))) # (!\inst2|psac_f|Add1~8_combout\ & (\inst2|E_F~0_combout\ & VCC))
-- \inst2|Add14~1\ = CARRY((\inst2|psac_f|Add1~8_combout\ & \inst2|E_F~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Add1~8_combout\,
	datab => \inst2|E_F~0_combout\,
	datad => VCC,
	combout => \inst2|Add14~0_combout\,
	cout => \inst2|Add14~1\);

-- Location: FF_X65_Y30_N3
\inst2|psac_f_sharp|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(1));

-- Location: LCCOMB_X59_Y30_N6
\inst2|psac_f_sharp|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~6_combout\ = (\inst2|psac_f_sharp|Res_2\(4) & ((\inst2|psac_f_sharp|Add1~5_cout\) # (GND))) # (!\inst2|psac_f_sharp|Res_2\(4) & (!\inst2|psac_f_sharp|Add1~5_cout\))
-- \inst2|psac_f_sharp|Add1~7\ = CARRY((\inst2|psac_f_sharp|Res_2\(4)) # (!\inst2|psac_f_sharp|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~5_cout\,
	combout => \inst2|psac_f_sharp|Add1~6_combout\,
	cout => \inst2|psac_f_sharp|Add1~7\);

-- Location: FF_X52_Y26_N9
\inst2|psac_g|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(4));

-- Location: FF_X52_Y26_N1
\inst2|psac_g|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(0));

-- Location: LCCOMB_X57_Y30_N2
\inst2|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~0_combout\ = (\inst2|G_FS~0_combout\ & (\inst2|psac_g|Add1~8_combout\ $ (VCC))) # (!\inst2|G_FS~0_combout\ & (\inst2|psac_g|Add1~8_combout\ & VCC))
-- \inst2|Add15~1\ = CARRY((\inst2|G_FS~0_combout\ & \inst2|psac_g|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|G_FS~0_combout\,
	datab => \inst2|psac_g|Add1~8_combout\,
	datad => VCC,
	combout => \inst2|Add15~0_combout\,
	cout => \inst2|Add15~1\);

-- Location: FF_X50_Y30_N9
\inst2|psac_c|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(3));

-- Location: FF_X50_Y30_N7
\inst2|psac_c|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(2));

-- Location: FF_X50_Y30_N5
\inst2|psac_c|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(1));

-- Location: LCCOMB_X47_Y30_N8
\inst2|psac_c|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~6_combout\ = (\inst2|psac_c|Res_2\(4) & ((\inst2|psac_c|Add1~5_cout\) # (GND))) # (!\inst2|psac_c|Res_2\(4) & (!\inst2|psac_c|Add1~5_cout\))
-- \inst2|psac_c|Add1~7\ = CARRY((\inst2|psac_c|Res_2\(4)) # (!\inst2|psac_c|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_c|Add1~5_cout\,
	combout => \inst2|psac_c|Add1~6_combout\,
	cout => \inst2|psac_c|Add1~7\);

-- Location: FF_X50_Y29_N7
\inst2|psac_c_sharp|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(3));

-- Location: FF_X50_Y29_N5
\inst2|psac_c_sharp|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(2));

-- Location: FF_X50_Y29_N3
\inst2|psac_c_sharp|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(1));

-- Location: FF_X50_Y28_N11
\inst2|psac_d|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(4));

-- Location: FF_X50_Y28_N5
\inst2|psac_d|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(1));

-- Location: FF_X63_Y23_N5
\inst2|psac_d_sharp|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(2));

-- Location: FF_X63_Y23_N3
\inst2|psac_d_sharp|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(1));

-- Location: LCCOMB_X63_Y24_N8
\inst2|psac_d_sharp|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~6_combout\ = (\inst2|psac_d_sharp|Res_2\(4) & ((\inst2|psac_d_sharp|Add1~5_cout\) # (GND))) # (!\inst2|psac_d_sharp|Res_2\(4) & (!\inst2|psac_d_sharp|Add1~5_cout\))
-- \inst2|psac_d_sharp|Add1~7\ = CARRY((\inst2|psac_d_sharp|Res_2\(4)) # (!\inst2|psac_d_sharp|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~5_cout\,
	combout => \inst2|psac_d_sharp|Add1~6_combout\,
	cout => \inst2|psac_d_sharp|Add1~7\);

-- Location: LCCOMB_X54_Y28_N4
\inst2|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~0_combout\ = (\inst2|psac_d_sharp|Add1~8_combout\ & (\inst2|D_DS~0_combout\ $ (VCC))) # (!\inst2|psac_d_sharp|Add1~8_combout\ & (\inst2|D_DS~0_combout\ & VCC))
-- \inst2|Add13~1\ = CARRY((\inst2|psac_d_sharp|Add1~8_combout\ & \inst2|D_DS~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Add1~8_combout\,
	datab => \inst2|D_DS~0_combout\,
	datad => VCC,
	combout => \inst2|Add13~0_combout\,
	cout => \inst2|Add13~1\);

-- Location: LCCOMB_X53_Y30_N2
\inst2|S_S3[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[0]~14_combout\ = (\inst2|Add13~2_combout\ & (\inst2|Add12~2_combout\ $ (VCC))) # (!\inst2|Add13~2_combout\ & (\inst2|Add12~2_combout\ & VCC))
-- \inst2|S_S3[0]~15\ = CARRY((\inst2|Add13~2_combout\ & \inst2|Add12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add13~2_combout\,
	datab => \inst2|Add12~2_combout\,
	datad => VCC,
	combout => \inst2|S_S3[0]~14_combout\,
	cout => \inst2|S_S3[0]~15\);

-- Location: LCCOMB_X50_Y27_N12
\inst2|psac_g_sharp|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[5]~25_combout\ = (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\inst2|psac_g_sharp|Res_2[4]~24\ & VCC)) # 
-- (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_g_sharp|Res_2[4]~24\)))) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\inst2|psac_g_sharp|Res_2[4]~24\)) # (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_g_sharp|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_g_sharp|Res_2[5]~26\ = CARRY((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\inst2|psac_g_sharp|Res_2[4]~24\)) # 
-- (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((!\inst2|psac_g_sharp|Res_2[4]~24\) # (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datab => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[4]~24\,
	combout => \inst2|psac_g_sharp|Res_2[5]~25_combout\,
	cout => \inst2|psac_g_sharp|Res_2[5]~26\);

-- Location: LCCOMB_X43_Y28_N10
\inst2|psac_e|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~8_combout\ = (\inst2|psac_e|Res_2\(5) & (!\inst2|psac_e|Add1~7\ & VCC)) # (!\inst2|psac_e|Res_2\(5) & (\inst2|psac_e|Add1~7\ $ (GND)))
-- \inst2|psac_e|Add1~9\ = CARRY((!\inst2|psac_e|Res_2\(5) & !\inst2|psac_e|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_e|Add1~7\,
	combout => \inst2|psac_e|Add1~8_combout\,
	cout => \inst2|psac_e|Add1~9\);

-- Location: FF_X48_Y24_N11
\inst2|psac_f|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(5));

-- Location: LCCOMB_X48_Y25_N8
\inst2|psac_f|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~9_combout\ = (\inst2|psac_f|Res_2\(5) & (!\inst2|psac_f|Add1~7\ & VCC)) # (!\inst2|psac_f|Res_2\(5) & (\inst2|psac_f|Add1~7\ $ (GND)))
-- \inst2|psac_f|Add1~10\ = CARRY((!\inst2|psac_f|Res_2\(5) & !\inst2|psac_f|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_f|Add1~7\,
	combout => \inst2|psac_f|Add1~9_combout\,
	cout => \inst2|psac_f|Add1~10\);

-- Location: LCCOMB_X48_Y28_N8
\inst2|Add14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~3_combout\ = (\inst2|psac_f|Add1~11_combout\ & ((\inst2|E_F~1_combout\ & (\inst2|Add14~1\ & VCC)) # (!\inst2|E_F~1_combout\ & (!\inst2|Add14~1\)))) # (!\inst2|psac_f|Add1~11_combout\ & ((\inst2|E_F~1_combout\ & (!\inst2|Add14~1\)) # 
-- (!\inst2|E_F~1_combout\ & ((\inst2|Add14~1\) # (GND)))))
-- \inst2|Add14~4\ = CARRY((\inst2|psac_f|Add1~11_combout\ & (!\inst2|E_F~1_combout\ & !\inst2|Add14~1\)) # (!\inst2|psac_f|Add1~11_combout\ & ((!\inst2|Add14~1\) # (!\inst2|E_F~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Add1~11_combout\,
	datab => \inst2|E_F~1_combout\,
	datad => VCC,
	cin => \inst2|Add14~1\,
	combout => \inst2|Add14~3_combout\,
	cout => \inst2|Add14~4\);

-- Location: FF_X65_Y30_N11
\inst2|psac_f_sharp|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(5));

-- Location: FF_X52_Y26_N11
\inst2|psac_g|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(5));

-- Location: LCCOMB_X53_Y26_N8
\inst2|psac_g|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~9_combout\ = (\inst2|psac_g|Res_2\(5) & (!\inst2|psac_g|Add1~7\ & VCC)) # (!\inst2|psac_g|Res_2\(5) & (\inst2|psac_g|Add1~7\ $ (GND)))
-- \inst2|psac_g|Add1~10\ = CARRY((!\inst2|psac_g|Res_2\(5) & !\inst2|psac_g|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_g|Add1~7\,
	combout => \inst2|psac_g|Add1~9_combout\,
	cout => \inst2|psac_g|Add1~10\);

-- Location: LCCOMB_X55_Y30_N2
\inst2|S_S4[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[1]~16_combout\ = (\inst2|Add14~5_combout\ & ((\inst2|Add15~5_combout\ & (\inst2|S_S4[0]~15\ & VCC)) # (!\inst2|Add15~5_combout\ & (!\inst2|S_S4[0]~15\)))) # (!\inst2|Add14~5_combout\ & ((\inst2|Add15~5_combout\ & (!\inst2|S_S4[0]~15\)) # 
-- (!\inst2|Add15~5_combout\ & ((\inst2|S_S4[0]~15\) # (GND)))))
-- \inst2|S_S4[1]~17\ = CARRY((\inst2|Add14~5_combout\ & (!\inst2|Add15~5_combout\ & !\inst2|S_S4[0]~15\)) # (!\inst2|Add14~5_combout\ & ((!\inst2|S_S4[0]~15\) # (!\inst2|Add15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add14~5_combout\,
	datab => \inst2|Add15~5_combout\,
	datad => VCC,
	cin => \inst2|S_S4[0]~15\,
	combout => \inst2|S_S4[1]~16_combout\,
	cout => \inst2|S_S4[1]~17\);

-- Location: LCCOMB_X47_Y30_N10
\inst2|psac_c|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~8_combout\ = (\inst2|psac_c|Res_2\(5) & (!\inst2|psac_c|Add1~7\ & VCC)) # (!\inst2|psac_c|Res_2\(5) & (\inst2|psac_c|Add1~7\ $ (GND)))
-- \inst2|psac_c|Add1~9\ = CARRY((!\inst2|psac_c|Res_2\(5) & !\inst2|psac_c|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_c|Add1~7\,
	combout => \inst2|psac_c|Add1~8_combout\,
	cout => \inst2|psac_c|Add1~9\);

-- Location: LCCOMB_X49_Y30_N2
\inst2|Add12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~3_combout\ = (\inst2|C_CS~1_combout\ & ((\inst2|psac_c_sharp|Add1~11_combout\ & (\inst2|Add12~1\ & VCC)) # (!\inst2|psac_c_sharp|Add1~11_combout\ & (!\inst2|Add12~1\)))) # (!\inst2|C_CS~1_combout\ & ((\inst2|psac_c_sharp|Add1~11_combout\ & 
-- (!\inst2|Add12~1\)) # (!\inst2|psac_c_sharp|Add1~11_combout\ & ((\inst2|Add12~1\) # (GND)))))
-- \inst2|Add12~4\ = CARRY((\inst2|C_CS~1_combout\ & (!\inst2|psac_c_sharp|Add1~11_combout\ & !\inst2|Add12~1\)) # (!\inst2|C_CS~1_combout\ & ((!\inst2|Add12~1\) # (!\inst2|psac_c_sharp|Add1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|C_CS~1_combout\,
	datab => \inst2|psac_c_sharp|Add1~11_combout\,
	datad => VCC,
	cin => \inst2|Add12~1\,
	combout => \inst2|Add12~3_combout\,
	cout => \inst2|Add12~4\);

-- Location: FF_X63_Y23_N11
\inst2|psac_d_sharp|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(5));

-- Location: LCCOMB_X63_Y24_N10
\inst2|psac_d_sharp|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~9_combout\ = (\inst2|psac_d_sharp|Res_2\(5) & (!\inst2|psac_d_sharp|Add1~7\ & VCC)) # (!\inst2|psac_d_sharp|Res_2\(5) & (\inst2|psac_d_sharp|Add1~7\ $ (GND)))
-- \inst2|psac_d_sharp|Add1~10\ = CARRY((!\inst2|psac_d_sharp|Res_2\(5) & !\inst2|psac_d_sharp|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~7\,
	combout => \inst2|psac_d_sharp|Add1~9_combout\,
	cout => \inst2|psac_d_sharp|Add1~10\);

-- Location: LCCOMB_X50_Y27_N14
\inst2|psac_g_sharp|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[6]~27_combout\ = ((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (!\inst2|psac_g_sharp|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_g_sharp|Res_2[6]~28\ = CARRY((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\) # (!\inst2|psac_g_sharp|Res_2[5]~26\))) # 
-- (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ & (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ & !\inst2|psac_g_sharp|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[5]~26\,
	combout => \inst2|psac_g_sharp|Res_2[6]~27_combout\,
	cout => \inst2|psac_g_sharp|Res_2[6]~28\);

-- Location: LCCOMB_X52_Y25_N14
\inst2|psac_a_sharp|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[6]~27_combout\ = ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (!\inst2|psac_a_sharp|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_a_sharp|Res_2[6]~28\ = CARRY((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ & ((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\inst2|psac_a_sharp|Res_2[5]~26\))) # 
-- (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ & (\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\inst2|psac_a_sharp|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datab => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[5]~26\,
	combout => \inst2|psac_a_sharp|Res_2[6]~27_combout\,
	cout => \inst2|psac_a_sharp|Res_2[6]~28\);

-- Location: LCCOMB_X43_Y28_N12
\inst2|psac_e|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~10_combout\ = (\inst2|psac_e|Res_2\(6) & ((\inst2|psac_e|Add1~9\) # (GND))) # (!\inst2|psac_e|Res_2\(6) & (!\inst2|psac_e|Add1~9\))
-- \inst2|psac_e|Add1~11\ = CARRY((\inst2|psac_e|Res_2\(6)) # (!\inst2|psac_e|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_e|Add1~9\,
	combout => \inst2|psac_e|Add1~10_combout\,
	cout => \inst2|psac_e|Add1~11\);

-- Location: LCCOMB_X48_Y28_N10
\inst2|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~6_combout\ = ((\inst2|E_F~2_combout\ $ (\inst2|psac_f|Add1~14_combout\ $ (!\inst2|Add14~4\)))) # (GND)
-- \inst2|Add14~7\ = CARRY((\inst2|E_F~2_combout\ & ((\inst2|psac_f|Add1~14_combout\) # (!\inst2|Add14~4\))) # (!\inst2|E_F~2_combout\ & (\inst2|psac_f|Add1~14_combout\ & !\inst2|Add14~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|E_F~2_combout\,
	datab => \inst2|psac_f|Add1~14_combout\,
	datad => VCC,
	cin => \inst2|Add14~4\,
	combout => \inst2|Add14~6_combout\,
	cout => \inst2|Add14~7\);

-- Location: LCCOMB_X59_Y30_N10
\inst2|psac_f_sharp|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~10_combout\ = (\inst2|psac_f_sharp|Res_2\(6) & ((\inst2|psac_f_sharp|Add1~9\) # (GND))) # (!\inst2|psac_f_sharp|Res_2\(6) & (!\inst2|psac_f_sharp|Add1~9\))
-- \inst2|psac_f_sharp|Add1~11\ = CARRY((\inst2|psac_f_sharp|Res_2\(6)) # (!\inst2|psac_f_sharp|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~9\,
	combout => \inst2|psac_f_sharp|Add1~10_combout\,
	cout => \inst2|psac_f_sharp|Add1~11\);

-- Location: FF_X52_Y26_N13
\inst2|psac_g|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(6));

-- Location: LCCOMB_X53_Y26_N10
\inst2|psac_g|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~12_combout\ = (\inst2|psac_g|Res_2\(6) & ((\inst2|psac_g|Add1~10\) # (GND))) # (!\inst2|psac_g|Res_2\(6) & (!\inst2|psac_g|Add1~10\))
-- \inst2|psac_g|Add1~13\ = CARRY((\inst2|psac_g|Res_2\(6)) # (!\inst2|psac_g|Add1~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_g|Add1~10\,
	combout => \inst2|psac_g|Add1~12_combout\,
	cout => \inst2|psac_g|Add1~13\);

-- Location: LCCOMB_X57_Y30_N6
\inst2|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~6_combout\ = ((\inst2|psac_g|Add1~14_combout\ $ (\inst2|G_FS~2_combout\ $ (!\inst2|Add15~4\)))) # (GND)
-- \inst2|Add15~7\ = CARRY((\inst2|psac_g|Add1~14_combout\ & ((\inst2|G_FS~2_combout\) # (!\inst2|Add15~4\))) # (!\inst2|psac_g|Add1~14_combout\ & (\inst2|G_FS~2_combout\ & !\inst2|Add15~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Add1~14_combout\,
	datab => \inst2|G_FS~2_combout\,
	datad => VCC,
	cin => \inst2|Add15~4\,
	combout => \inst2|Add15~6_combout\,
	cout => \inst2|Add15~7\);

-- Location: LCCOMB_X55_Y30_N4
\inst2|S_S4[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[2]~18_combout\ = ((\inst2|Add14~8_combout\ $ (\inst2|Add15~8_combout\ $ (!\inst2|S_S4[1]~17\)))) # (GND)
-- \inst2|S_S4[2]~19\ = CARRY((\inst2|Add14~8_combout\ & ((\inst2|Add15~8_combout\) # (!\inst2|S_S4[1]~17\))) # (!\inst2|Add14~8_combout\ & (\inst2|Add15~8_combout\ & !\inst2|S_S4[1]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add14~8_combout\,
	datab => \inst2|Add15~8_combout\,
	datad => VCC,
	cin => \inst2|S_S4[1]~17\,
	combout => \inst2|S_S4[2]~18_combout\,
	cout => \inst2|S_S4[2]~19\);

-- Location: LCCOMB_X47_Y30_N12
\inst2|psac_c|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~10_combout\ = (\inst2|psac_c|Res_2\(6) & ((\inst2|psac_c|Add1~9\) # (GND))) # (!\inst2|psac_c|Res_2\(6) & (!\inst2|psac_c|Add1~9\))
-- \inst2|psac_c|Add1~11\ = CARRY((\inst2|psac_c|Res_2\(6)) # (!\inst2|psac_c|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_c|Add1~9\,
	combout => \inst2|psac_c|Add1~10_combout\,
	cout => \inst2|psac_c|Add1~11\);

-- Location: LCCOMB_X49_Y29_N12
\inst2|psac_c_sharp|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~12_combout\ = (\inst2|psac_c_sharp|Res_2\(6) & ((\inst2|psac_c_sharp|Add1~10\) # (GND))) # (!\inst2|psac_c_sharp|Res_2\(6) & (!\inst2|psac_c_sharp|Add1~10\))
-- \inst2|psac_c_sharp|Add1~13\ = CARRY((\inst2|psac_c_sharp|Res_2\(6)) # (!\inst2|psac_c_sharp|Add1~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~10\,
	combout => \inst2|psac_c_sharp|Add1~12_combout\,
	cout => \inst2|psac_c_sharp|Add1~13\);

-- Location: LCCOMB_X49_Y30_N4
\inst2|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~6_combout\ = ((\inst2|psac_c_sharp|Add1~14_combout\ $ (\inst2|C_CS~2_combout\ $ (!\inst2|Add12~4\)))) # (GND)
-- \inst2|Add12~7\ = CARRY((\inst2|psac_c_sharp|Add1~14_combout\ & ((\inst2|C_CS~2_combout\) # (!\inst2|Add12~4\))) # (!\inst2|psac_c_sharp|Add1~14_combout\ & (\inst2|C_CS~2_combout\ & !\inst2|Add12~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Add1~14_combout\,
	datab => \inst2|C_CS~2_combout\,
	datad => VCC,
	cin => \inst2|Add12~4\,
	combout => \inst2|Add12~6_combout\,
	cout => \inst2|Add12~7\);

-- Location: LCCOMB_X52_Y28_N12
\inst2|psac_d|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~10_combout\ = (\inst2|psac_d|Res_2\(6) & ((\inst2|psac_d|Add1~9\) # (GND))) # (!\inst2|psac_d|Res_2\(6) & (!\inst2|psac_d|Add1~9\))
-- \inst2|psac_d|Add1~11\ = CARRY((\inst2|psac_d|Res_2\(6)) # (!\inst2|psac_d|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_d|Add1~9\,
	combout => \inst2|psac_d|Add1~10_combout\,
	cout => \inst2|psac_d|Add1~11\);

-- Location: LCCOMB_X52_Y25_N16
\inst2|psac_a_sharp|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[7]~29_combout\ = (\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & (\inst2|psac_a_sharp|Res_2[6]~28\ & VCC)) # 
-- (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_a_sharp|Res_2[6]~28\)))) # (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- (!\inst2|psac_a_sharp|Res_2[6]~28\)) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & ((\inst2|psac_a_sharp|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_a_sharp|Res_2[7]~30\ = CARRY((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & !\inst2|psac_a_sharp|Res_2[6]~28\)) # 
-- (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((!\inst2|psac_a_sharp|Res_2[6]~28\) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[6]~28\,
	combout => \inst2|psac_a_sharp|Res_2[7]~29_combout\,
	cout => \inst2|psac_a_sharp|Res_2[7]~30\);

-- Location: LCCOMB_X43_Y28_N14
\inst2|psac_e|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~12_combout\ = (\inst2|psac_e|Res_2\(7) & (!\inst2|psac_e|Add1~11\ & VCC)) # (!\inst2|psac_e|Res_2\(7) & (\inst2|psac_e|Add1~11\ $ (GND)))
-- \inst2|psac_e|Add1~13\ = CARRY((!\inst2|psac_e|Res_2\(7) & !\inst2|psac_e|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_e|Add1~11\,
	combout => \inst2|psac_e|Add1~12_combout\,
	cout => \inst2|psac_e|Add1~13\);

-- Location: FF_X48_Y24_N15
\inst2|psac_f|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(7));

-- Location: LCCOMB_X48_Y25_N12
\inst2|psac_f|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~15_combout\ = (\inst2|psac_f|Res_2\(7) & (!\inst2|psac_f|Add1~13\ & VCC)) # (!\inst2|psac_f|Res_2\(7) & (\inst2|psac_f|Add1~13\ $ (GND)))
-- \inst2|psac_f|Add1~16\ = CARRY((!\inst2|psac_f|Res_2\(7) & !\inst2|psac_f|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_f|Add1~13\,
	combout => \inst2|psac_f|Add1~15_combout\,
	cout => \inst2|psac_f|Add1~16\);

-- Location: FF_X65_Y30_N15
\inst2|psac_f_sharp|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(7));

-- Location: FF_X52_Y26_N15
\inst2|psac_g|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(7));

-- Location: LCCOMB_X53_Y26_N12
\inst2|psac_g|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~15_combout\ = (\inst2|psac_g|Res_2\(7) & (!\inst2|psac_g|Add1~13\ & VCC)) # (!\inst2|psac_g|Res_2\(7) & (\inst2|psac_g|Add1~13\ $ (GND)))
-- \inst2|psac_g|Add1~16\ = CARRY((!\inst2|psac_g|Res_2\(7) & !\inst2|psac_g|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_g|Add1~13\,
	combout => \inst2|psac_g|Add1~15_combout\,
	cout => \inst2|psac_g|Add1~16\);

-- Location: LCCOMB_X57_Y30_N8
\inst2|Add15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~9_combout\ = (\inst2|psac_g|Add1~17_combout\ & ((\inst2|G_FS~3_combout\ & (\inst2|Add15~7\ & VCC)) # (!\inst2|G_FS~3_combout\ & (!\inst2|Add15~7\)))) # (!\inst2|psac_g|Add1~17_combout\ & ((\inst2|G_FS~3_combout\ & (!\inst2|Add15~7\)) # 
-- (!\inst2|G_FS~3_combout\ & ((\inst2|Add15~7\) # (GND)))))
-- \inst2|Add15~10\ = CARRY((\inst2|psac_g|Add1~17_combout\ & (!\inst2|G_FS~3_combout\ & !\inst2|Add15~7\)) # (!\inst2|psac_g|Add1~17_combout\ & ((!\inst2|Add15~7\) # (!\inst2|G_FS~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Add1~17_combout\,
	datab => \inst2|G_FS~3_combout\,
	datad => VCC,
	cin => \inst2|Add15~7\,
	combout => \inst2|Add15~9_combout\,
	cout => \inst2|Add15~10\);

-- Location: LCCOMB_X55_Y30_N6
\inst2|S_S4[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[3]~20_combout\ = (\inst2|Add15~11_combout\ & ((\inst2|Add14~11_combout\ & (\inst2|S_S4[2]~19\ & VCC)) # (!\inst2|Add14~11_combout\ & (!\inst2|S_S4[2]~19\)))) # (!\inst2|Add15~11_combout\ & ((\inst2|Add14~11_combout\ & (!\inst2|S_S4[2]~19\)) # 
-- (!\inst2|Add14~11_combout\ & ((\inst2|S_S4[2]~19\) # (GND)))))
-- \inst2|S_S4[3]~21\ = CARRY((\inst2|Add15~11_combout\ & (!\inst2|Add14~11_combout\ & !\inst2|S_S4[2]~19\)) # (!\inst2|Add15~11_combout\ & ((!\inst2|S_S4[2]~19\) # (!\inst2|Add14~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add15~11_combout\,
	datab => \inst2|Add14~11_combout\,
	datad => VCC,
	cin => \inst2|S_S4[2]~19\,
	combout => \inst2|S_S4[3]~20_combout\,
	cout => \inst2|S_S4[3]~21\);

-- Location: FF_X50_Y30_N17
\inst2|psac_c|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(7));

-- Location: LCCOMB_X47_Y30_N14
\inst2|psac_c|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~12_combout\ = (\inst2|psac_c|Res_2\(7) & (!\inst2|psac_c|Add1~11\ & VCC)) # (!\inst2|psac_c|Res_2\(7) & (\inst2|psac_c|Add1~11\ $ (GND)))
-- \inst2|psac_c|Add1~13\ = CARRY((!\inst2|psac_c|Res_2\(7) & !\inst2|psac_c|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_c|Add1~11\,
	combout => \inst2|psac_c|Add1~12_combout\,
	cout => \inst2|psac_c|Add1~13\);

-- Location: FF_X63_Y23_N15
\inst2|psac_d_sharp|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(7));

-- Location: LCCOMB_X63_Y24_N14
\inst2|psac_d_sharp|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~15_combout\ = (\inst2|psac_d_sharp|Res_2\(7) & (!\inst2|psac_d_sharp|Add1~13\ & VCC)) # (!\inst2|psac_d_sharp|Res_2\(7) & (\inst2|psac_d_sharp|Add1~13\ $ (GND)))
-- \inst2|psac_d_sharp|Add1~16\ = CARRY((!\inst2|psac_d_sharp|Res_2\(7) & !\inst2|psac_d_sharp|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~13\,
	combout => \inst2|psac_d_sharp|Add1~15_combout\,
	cout => \inst2|psac_d_sharp|Add1~16\);

-- Location: LCCOMB_X54_Y28_N10
\inst2|Add13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~9_combout\ = (\inst2|psac_d_sharp|Add1~17_combout\ & ((\inst2|D_DS~3_combout\ & (\inst2|Add13~7\ & VCC)) # (!\inst2|D_DS~3_combout\ & (!\inst2|Add13~7\)))) # (!\inst2|psac_d_sharp|Add1~17_combout\ & ((\inst2|D_DS~3_combout\ & 
-- (!\inst2|Add13~7\)) # (!\inst2|D_DS~3_combout\ & ((\inst2|Add13~7\) # (GND)))))
-- \inst2|Add13~10\ = CARRY((\inst2|psac_d_sharp|Add1~17_combout\ & (!\inst2|D_DS~3_combout\ & !\inst2|Add13~7\)) # (!\inst2|psac_d_sharp|Add1~17_combout\ & ((!\inst2|Add13~7\) # (!\inst2|D_DS~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Add1~17_combout\,
	datab => \inst2|D_DS~3_combout\,
	datad => VCC,
	cin => \inst2|Add13~7\,
	combout => \inst2|Add13~9_combout\,
	cout => \inst2|Add13~10\);

-- Location: LCCOMB_X50_Y32_N18
\inst2|psac_a|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[8]~31_combout\ = ((\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (!\inst2|psac_a|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_a|Res_2[8]~32\ = CARRY((\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a14\) # (!\inst2|psac_a|Res_2[7]~30\))) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- (\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a14\ & !\inst2|psac_a|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[7]~30\,
	combout => \inst2|psac_a|Res_2[8]~31_combout\,
	cout => \inst2|psac_a|Res_2[8]~32\);

-- Location: LCCOMB_X59_Y30_N14
\inst2|psac_f_sharp|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~14_combout\ = (\inst2|psac_f_sharp|Res_2\(8) & ((\inst2|psac_f_sharp|Add1~13\) # (GND))) # (!\inst2|psac_f_sharp|Res_2\(8) & (!\inst2|psac_f_sharp|Add1~13\))
-- \inst2|psac_f_sharp|Add1~15\ = CARRY((\inst2|psac_f_sharp|Res_2\(8)) # (!\inst2|psac_f_sharp|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f_sharp|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~13\,
	combout => \inst2|psac_f_sharp|Add1~14_combout\,
	cout => \inst2|psac_f_sharp|Add1~15\);

-- Location: LCCOMB_X53_Y26_N14
\inst2|psac_g|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~18_combout\ = (\inst2|psac_g|Res_2\(8) & ((\inst2|psac_g|Add1~16\) # (GND))) # (!\inst2|psac_g|Res_2\(8) & (!\inst2|psac_g|Add1~16\))
-- \inst2|psac_g|Add1~19\ = CARRY((\inst2|psac_g|Res_2\(8)) # (!\inst2|psac_g|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_g|Add1~16\,
	combout => \inst2|psac_g|Add1~18_combout\,
	cout => \inst2|psac_g|Add1~19\);

-- Location: LCCOMB_X57_Y30_N10
\inst2|Add15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~12_combout\ = ((\inst2|G_FS~4_combout\ $ (\inst2|psac_g|Add1~20_combout\ $ (!\inst2|Add15~10\)))) # (GND)
-- \inst2|Add15~13\ = CARRY((\inst2|G_FS~4_combout\ & ((\inst2|psac_g|Add1~20_combout\) # (!\inst2|Add15~10\))) # (!\inst2|G_FS~4_combout\ & (\inst2|psac_g|Add1~20_combout\ & !\inst2|Add15~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|G_FS~4_combout\,
	datab => \inst2|psac_g|Add1~20_combout\,
	datad => VCC,
	cin => \inst2|Add15~10\,
	combout => \inst2|Add15~12_combout\,
	cout => \inst2|Add15~13\);

-- Location: LCCOMB_X49_Y29_N16
\inst2|psac_c_sharp|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~18_combout\ = (\inst2|psac_c_sharp|Res_2\(8) & ((\inst2|psac_c_sharp|Add1~16\) # (GND))) # (!\inst2|psac_c_sharp|Res_2\(8) & (!\inst2|psac_c_sharp|Add1~16\))
-- \inst2|psac_c_sharp|Add1~19\ = CARRY((\inst2|psac_c_sharp|Res_2\(8)) # (!\inst2|psac_c_sharp|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~16\,
	combout => \inst2|psac_c_sharp|Add1~18_combout\,
	cout => \inst2|psac_c_sharp|Add1~19\);

-- Location: LCCOMB_X49_Y30_N8
\inst2|Add12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~12_combout\ = ((\inst2|psac_c_sharp|Add1~20_combout\ $ (\inst2|C_CS~4_combout\ $ (!\inst2|Add12~10\)))) # (GND)
-- \inst2|Add12~13\ = CARRY((\inst2|psac_c_sharp|Add1~20_combout\ & ((\inst2|C_CS~4_combout\) # (!\inst2|Add12~10\))) # (!\inst2|psac_c_sharp|Add1~20_combout\ & (\inst2|C_CS~4_combout\ & !\inst2|Add12~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Add1~20_combout\,
	datab => \inst2|C_CS~4_combout\,
	datad => VCC,
	cin => \inst2|Add12~10\,
	combout => \inst2|Add12~12_combout\,
	cout => \inst2|Add12~13\);

-- Location: LCCOMB_X63_Y24_N16
\inst2|psac_d_sharp|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~18_combout\ = (\inst2|psac_d_sharp|Res_2\(8) & ((\inst2|psac_d_sharp|Add1~16\) # (GND))) # (!\inst2|psac_d_sharp|Res_2\(8) & (!\inst2|psac_d_sharp|Add1~16\))
-- \inst2|psac_d_sharp|Add1~19\ = CARRY((\inst2|psac_d_sharp|Res_2\(8)) # (!\inst2|psac_d_sharp|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~16\,
	combout => \inst2|psac_d_sharp|Add1~18_combout\,
	cout => \inst2|psac_d_sharp|Add1~19\);

-- Location: LCCOMB_X53_Y30_N10
\inst2|S_S3[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[4]~22_combout\ = ((\inst2|Add12~14_combout\ $ (\inst2|Add13~14_combout\ $ (!\inst2|S_S3[3]~21\)))) # (GND)
-- \inst2|S_S3[4]~23\ = CARRY((\inst2|Add12~14_combout\ & ((\inst2|Add13~14_combout\) # (!\inst2|S_S3[3]~21\))) # (!\inst2|Add12~14_combout\ & (\inst2|Add13~14_combout\ & !\inst2|S_S3[3]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add12~14_combout\,
	datab => \inst2|Add13~14_combout\,
	datad => VCC,
	cin => \inst2|S_S3[3]~21\,
	combout => \inst2|S_S3[4]~22_combout\,
	cout => \inst2|S_S3[4]~23\);

-- Location: LCCOMB_X50_Y32_N20
\inst2|psac_a|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[9]~33_combout\ = (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a13\ & (\inst2|psac_a|Res_2[8]~32\ & VCC)) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- (!\inst2|psac_a|Res_2[8]~32\)))) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_a|Res_2[8]~32\)) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- ((\inst2|psac_a|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_a|Res_2[9]~34\ = CARRY((\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a13\ & !\inst2|psac_a|Res_2[8]~32\)) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- ((!\inst2|psac_a|Res_2[8]~32\) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[8]~32\,
	combout => \inst2|psac_a|Res_2[9]~33_combout\,
	cout => \inst2|psac_a|Res_2[9]~34\);

-- Location: FF_X43_Y31_N21
\inst2|psac_e|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(9));

-- Location: LCCOMB_X48_Y25_N16
\inst2|psac_f|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~21_combout\ = (\inst2|psac_f|Res_2\(9) & (!\inst2|psac_f|Add1~19\ & VCC)) # (!\inst2|psac_f|Res_2\(9) & (\inst2|psac_f|Add1~19\ $ (GND)))
-- \inst2|psac_f|Add1~22\ = CARRY((!\inst2|psac_f|Res_2\(9) & !\inst2|psac_f|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_f|Add1~19\,
	combout => \inst2|psac_f|Add1~21_combout\,
	cout => \inst2|psac_f|Add1~22\);

-- Location: LCCOMB_X59_Y30_N16
\inst2|psac_f_sharp|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~16_combout\ = (\inst2|psac_f_sharp|Res_2\(9) & (!\inst2|psac_f_sharp|Add1~15\ & VCC)) # (!\inst2|psac_f_sharp|Res_2\(9) & (\inst2|psac_f_sharp|Add1~15\ $ (GND)))
-- \inst2|psac_f_sharp|Add1~17\ = CARRY((!\inst2|psac_f_sharp|Res_2\(9) & !\inst2|psac_f_sharp|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f_sharp|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~15\,
	combout => \inst2|psac_f_sharp|Add1~16_combout\,
	cout => \inst2|psac_f_sharp|Add1~17\);

-- Location: LCCOMB_X57_Y30_N12
\inst2|Add15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~15_combout\ = (\inst2|G_FS~5_combout\ & ((\inst2|psac_g|Add1~23_combout\ & (\inst2|Add15~13\ & VCC)) # (!\inst2|psac_g|Add1~23_combout\ & (!\inst2|Add15~13\)))) # (!\inst2|G_FS~5_combout\ & ((\inst2|psac_g|Add1~23_combout\ & 
-- (!\inst2|Add15~13\)) # (!\inst2|psac_g|Add1~23_combout\ & ((\inst2|Add15~13\) # (GND)))))
-- \inst2|Add15~16\ = CARRY((\inst2|G_FS~5_combout\ & (!\inst2|psac_g|Add1~23_combout\ & !\inst2|Add15~13\)) # (!\inst2|G_FS~5_combout\ & ((!\inst2|Add15~13\) # (!\inst2|psac_g|Add1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|G_FS~5_combout\,
	datab => \inst2|psac_g|Add1~23_combout\,
	datad => VCC,
	cin => \inst2|Add15~13\,
	combout => \inst2|Add15~15_combout\,
	cout => \inst2|Add15~16\);

-- Location: FF_X50_Y30_N21
\inst2|psac_c|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(9));

-- Location: FF_X50_Y28_N21
\inst2|psac_d|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(9));

-- Location: FF_X63_Y23_N19
\inst2|psac_d_sharp|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(9));

-- Location: LCCOMB_X63_Y24_N18
\inst2|psac_d_sharp|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~21_combout\ = (\inst2|psac_d_sharp|Res_2\(9) & (!\inst2|psac_d_sharp|Add1~19\ & VCC)) # (!\inst2|psac_d_sharp|Res_2\(9) & (\inst2|psac_d_sharp|Add1~19\ $ (GND)))
-- \inst2|psac_d_sharp|Add1~22\ = CARRY((!\inst2|psac_d_sharp|Res_2\(9) & !\inst2|psac_d_sharp|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~19\,
	combout => \inst2|psac_d_sharp|Add1~21_combout\,
	cout => \inst2|psac_d_sharp|Add1~22\);

-- Location: LCCOMB_X54_Y28_N14
\inst2|Add13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~15_combout\ = (\inst2|psac_d_sharp|Add1~23_combout\ & ((\inst2|D_DS~5_combout\ & (\inst2|Add13~13\ & VCC)) # (!\inst2|D_DS~5_combout\ & (!\inst2|Add13~13\)))) # (!\inst2|psac_d_sharp|Add1~23_combout\ & ((\inst2|D_DS~5_combout\ & 
-- (!\inst2|Add13~13\)) # (!\inst2|D_DS~5_combout\ & ((\inst2|Add13~13\) # (GND)))))
-- \inst2|Add13~16\ = CARRY((\inst2|psac_d_sharp|Add1~23_combout\ & (!\inst2|D_DS~5_combout\ & !\inst2|Add13~13\)) # (!\inst2|psac_d_sharp|Add1~23_combout\ & ((!\inst2|Add13~13\) # (!\inst2|D_DS~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Add1~23_combout\,
	datab => \inst2|D_DS~5_combout\,
	datad => VCC,
	cin => \inst2|Add13~13\,
	combout => \inst2|Add13~15_combout\,
	cout => \inst2|Add13~16\);

-- Location: LCCOMB_X53_Y30_N12
\inst2|S_S3[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[5]~24_combout\ = (\inst2|Add13~17_combout\ & ((\inst2|Add12~17_combout\ & (\inst2|S_S3[4]~23\ & VCC)) # (!\inst2|Add12~17_combout\ & (!\inst2|S_S3[4]~23\)))) # (!\inst2|Add13~17_combout\ & ((\inst2|Add12~17_combout\ & (!\inst2|S_S3[4]~23\)) # 
-- (!\inst2|Add12~17_combout\ & ((\inst2|S_S3[4]~23\) # (GND)))))
-- \inst2|S_S3[5]~25\ = CARRY((\inst2|Add13~17_combout\ & (!\inst2|Add12~17_combout\ & !\inst2|S_S3[4]~23\)) # (!\inst2|Add13~17_combout\ & ((!\inst2|S_S3[4]~23\) # (!\inst2|Add12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add13~17_combout\,
	datab => \inst2|Add12~17_combout\,
	datad => VCC,
	cin => \inst2|S_S3[4]~23\,
	combout => \inst2|S_S3[5]~24_combout\,
	cout => \inst2|S_S3[5]~25\);

-- Location: LCCOMB_X50_Y27_N22
\inst2|psac_g_sharp|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[10]~35_combout\ = (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_g_sharp|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_g_sharp|Res_2[9]~34\ & 
-- VCC))
-- \inst2|psac_g_sharp|Res_2[10]~36\ = CARRY((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_g_sharp|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[9]~34\,
	combout => \inst2|psac_g_sharp|Res_2[10]~35_combout\,
	cout => \inst2|psac_g_sharp|Res_2[10]~36\);

-- Location: LCCOMB_X63_Y25_N20
\inst2|psac_b|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[10]~35_combout\ = (\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_b|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_b|Res_2[9]~34\ & VCC))
-- \inst2|psac_b|Res_2[10]~36\ = CARRY((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_b|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[9]~34\,
	combout => \inst2|psac_b|Res_2[10]~35_combout\,
	cout => \inst2|psac_b|Res_2[10]~36\);

-- Location: LCCOMB_X43_Y28_N20
\inst2|psac_e|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~18_combout\ = (\inst2|psac_e|Res_2\(10) & ((\inst2|psac_e|Add1~17\) # (GND))) # (!\inst2|psac_e|Res_2\(10) & (!\inst2|psac_e|Add1~17\))
-- \inst2|psac_e|Add1~19\ = CARRY((\inst2|psac_e|Res_2\(10)) # (!\inst2|psac_e|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_e|Add1~17\,
	combout => \inst2|psac_e|Add1~18_combout\,
	cout => \inst2|psac_e|Add1~19\);

-- Location: LCCOMB_X48_Y25_N18
\inst2|psac_f|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~24_combout\ = (\inst2|psac_f|Res_2\(10) & ((\inst2|psac_f|Add1~22\) # (GND))) # (!\inst2|psac_f|Res_2\(10) & (!\inst2|psac_f|Add1~22\))
-- \inst2|psac_f|Add1~25\ = CARRY((\inst2|psac_f|Res_2\(10)) # (!\inst2|psac_f|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_f|Add1~22\,
	combout => \inst2|psac_f|Add1~24_combout\,
	cout => \inst2|psac_f|Add1~25\);

-- Location: FF_X65_Y30_N21
\inst2|psac_f_sharp|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(10));

-- Location: LCCOMB_X59_Y30_N18
\inst2|psac_f_sharp|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~18_combout\ = (\inst2|psac_f_sharp|Res_2\(10) & ((\inst2|psac_f_sharp|Add1~17\) # (GND))) # (!\inst2|psac_f_sharp|Res_2\(10) & (!\inst2|psac_f_sharp|Add1~17\))
-- \inst2|psac_f_sharp|Add1~19\ = CARRY((\inst2|psac_f_sharp|Res_2\(10)) # (!\inst2|psac_f_sharp|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~17\,
	combout => \inst2|psac_f_sharp|Add1~18_combout\,
	cout => \inst2|psac_f_sharp|Add1~19\);

-- Location: LCCOMB_X57_Y30_N14
\inst2|Add15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~18_combout\ = ((\inst2|G_FS~6_combout\ $ (\inst2|psac_g|Add1~26_combout\ $ (!\inst2|Add15~16\)))) # (GND)
-- \inst2|Add15~19\ = CARRY((\inst2|G_FS~6_combout\ & ((\inst2|psac_g|Add1~26_combout\) # (!\inst2|Add15~16\))) # (!\inst2|G_FS~6_combout\ & (\inst2|psac_g|Add1~26_combout\ & !\inst2|Add15~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|G_FS~6_combout\,
	datab => \inst2|psac_g|Add1~26_combout\,
	datad => VCC,
	cin => \inst2|Add15~16\,
	combout => \inst2|Add15~18_combout\,
	cout => \inst2|Add15~19\);

-- Location: LCCOMB_X63_Y24_N20
\inst2|psac_d_sharp|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~24_combout\ = (\inst2|psac_d_sharp|Res_2\(10) & ((\inst2|psac_d_sharp|Add1~22\) # (GND))) # (!\inst2|psac_d_sharp|Res_2\(10) & (!\inst2|psac_d_sharp|Add1~22\))
-- \inst2|psac_d_sharp|Add1~25\ = CARRY((\inst2|psac_d_sharp|Res_2\(10)) # (!\inst2|psac_d_sharp|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~22\,
	combout => \inst2|psac_d_sharp|Add1~24_combout\,
	cout => \inst2|psac_d_sharp|Add1~25\);

-- Location: LCCOMB_X54_Y28_N16
\inst2|Add13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~18_combout\ = ((\inst2|psac_d_sharp|Add1~26_combout\ $ (\inst2|D_DS~6_combout\ $ (!\inst2|Add13~16\)))) # (GND)
-- \inst2|Add13~19\ = CARRY((\inst2|psac_d_sharp|Add1~26_combout\ & ((\inst2|D_DS~6_combout\) # (!\inst2|Add13~16\))) # (!\inst2|psac_d_sharp|Add1~26_combout\ & (\inst2|D_DS~6_combout\ & !\inst2|Add13~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Add1~26_combout\,
	datab => \inst2|D_DS~6_combout\,
	datad => VCC,
	cin => \inst2|Add13~16\,
	combout => \inst2|Add13~18_combout\,
	cout => \inst2|Add13~19\);

-- Location: LCCOMB_X53_Y30_N14
\inst2|S_S3[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[6]~26_combout\ = ((\inst2|Add13~20_combout\ $ (\inst2|Add12~20_combout\ $ (!\inst2|S_S3[5]~25\)))) # (GND)
-- \inst2|S_S3[6]~27\ = CARRY((\inst2|Add13~20_combout\ & ((\inst2|Add12~20_combout\) # (!\inst2|S_S3[5]~25\))) # (!\inst2|Add13~20_combout\ & (\inst2|Add12~20_combout\ & !\inst2|S_S3[5]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add13~20_combout\,
	datab => \inst2|Add12~20_combout\,
	datad => VCC,
	cin => \inst2|S_S3[5]~25\,
	combout => \inst2|S_S3[6]~26_combout\,
	cout => \inst2|S_S3[6]~27\);

-- Location: LCCOMB_X50_Y32_N24
\inst2|psac_a|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[11]~37_combout\ = (\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_a|Res_2[10]~36\)) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_a|Res_2[10]~36\) # (GND)))
-- \inst2|psac_a|Res_2[11]~38\ = CARRY((!\inst2|psac_a|Res_2[10]~36\) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[10]~36\,
	combout => \inst2|psac_a|Res_2[11]~37_combout\,
	cout => \inst2|psac_a|Res_2[11]~38\);

-- Location: LCCOMB_X48_Y25_N20
\inst2|psac_f|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~27_combout\ = (\inst2|psac_f|Res_2\(11) & (!\inst2|psac_f|Add1~25\ & VCC)) # (!\inst2|psac_f|Res_2\(11) & (\inst2|psac_f|Add1~25\ $ (GND)))
-- \inst2|psac_f|Add1~28\ = CARRY((!\inst2|psac_f|Res_2\(11) & !\inst2|psac_f|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_f|Add1~25\,
	combout => \inst2|psac_f|Add1~27_combout\,
	cout => \inst2|psac_f|Add1~28\);

-- Location: LCCOMB_X53_Y26_N20
\inst2|psac_g|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~27_combout\ = (\inst2|psac_g|Res_2\(11) & (!\inst2|psac_g|Add1~25\ & VCC)) # (!\inst2|psac_g|Res_2\(11) & (\inst2|psac_g|Add1~25\ $ (GND)))
-- \inst2|psac_g|Add1~28\ = CARRY((!\inst2|psac_g|Res_2\(11) & !\inst2|psac_g|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_g|Add1~25\,
	combout => \inst2|psac_g|Add1~27_combout\,
	cout => \inst2|psac_g|Add1~28\);

-- Location: LCCOMB_X57_Y30_N16
\inst2|Add15~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~21_combout\ = (\inst2|psac_g|Add1~29_combout\ & ((\inst2|G_FS~7_combout\ & (\inst2|Add15~19\ & VCC)) # (!\inst2|G_FS~7_combout\ & (!\inst2|Add15~19\)))) # (!\inst2|psac_g|Add1~29_combout\ & ((\inst2|G_FS~7_combout\ & (!\inst2|Add15~19\)) # 
-- (!\inst2|G_FS~7_combout\ & ((\inst2|Add15~19\) # (GND)))))
-- \inst2|Add15~22\ = CARRY((\inst2|psac_g|Add1~29_combout\ & (!\inst2|G_FS~7_combout\ & !\inst2|Add15~19\)) # (!\inst2|psac_g|Add1~29_combout\ & ((!\inst2|Add15~19\) # (!\inst2|G_FS~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Add1~29_combout\,
	datab => \inst2|G_FS~7_combout\,
	datad => VCC,
	cin => \inst2|Add15~19\,
	combout => \inst2|Add15~21_combout\,
	cout => \inst2|Add15~22\);

-- Location: LCCOMB_X49_Y29_N22
\inst2|psac_c_sharp|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~27_combout\ = (\inst2|psac_c_sharp|Res_2\(11) & (!\inst2|psac_c_sharp|Add1~25\ & VCC)) # (!\inst2|psac_c_sharp|Res_2\(11) & (\inst2|psac_c_sharp|Add1~25\ $ (GND)))
-- \inst2|psac_c_sharp|Add1~28\ = CARRY((!\inst2|psac_c_sharp|Res_2\(11) & !\inst2|psac_c_sharp|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~25\,
	combout => \inst2|psac_c_sharp|Add1~27_combout\,
	cout => \inst2|psac_c_sharp|Add1~28\);

-- Location: LCCOMB_X63_Y24_N22
\inst2|psac_d_sharp|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~27_combout\ = (\inst2|psac_d_sharp|Res_2\(11) & (!\inst2|psac_d_sharp|Add1~25\ & VCC)) # (!\inst2|psac_d_sharp|Res_2\(11) & (\inst2|psac_d_sharp|Add1~25\ $ (GND)))
-- \inst2|psac_d_sharp|Add1~28\ = CARRY((!\inst2|psac_d_sharp|Res_2\(11) & !\inst2|psac_d_sharp|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~25\,
	combout => \inst2|psac_d_sharp|Add1~27_combout\,
	cout => \inst2|psac_d_sharp|Add1~28\);

-- Location: LCCOMB_X54_Y28_N18
\inst2|Add13~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~21_combout\ = (\inst2|psac_d_sharp|Add1~29_combout\ & ((\inst2|D_DS~7_combout\ & (\inst2|Add13~19\ & VCC)) # (!\inst2|D_DS~7_combout\ & (!\inst2|Add13~19\)))) # (!\inst2|psac_d_sharp|Add1~29_combout\ & ((\inst2|D_DS~7_combout\ & 
-- (!\inst2|Add13~19\)) # (!\inst2|D_DS~7_combout\ & ((\inst2|Add13~19\) # (GND)))))
-- \inst2|Add13~22\ = CARRY((\inst2|psac_d_sharp|Add1~29_combout\ & (!\inst2|D_DS~7_combout\ & !\inst2|Add13~19\)) # (!\inst2|psac_d_sharp|Add1~29_combout\ & ((!\inst2|Add13~19\) # (!\inst2|D_DS~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Add1~29_combout\,
	datab => \inst2|D_DS~7_combout\,
	datad => VCC,
	cin => \inst2|Add13~19\,
	combout => \inst2|Add13~21_combout\,
	cout => \inst2|Add13~22\);

-- Location: LCCOMB_X53_Y30_N16
\inst2|S_S3[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[7]~28_combout\ = (\inst2|Add13~23_combout\ & ((\inst2|Add12~23_combout\ & (\inst2|S_S3[6]~27\ & VCC)) # (!\inst2|Add12~23_combout\ & (!\inst2|S_S3[6]~27\)))) # (!\inst2|Add13~23_combout\ & ((\inst2|Add12~23_combout\ & (!\inst2|S_S3[6]~27\)) # 
-- (!\inst2|Add12~23_combout\ & ((\inst2|S_S3[6]~27\) # (GND)))))
-- \inst2|S_S3[7]~29\ = CARRY((\inst2|Add13~23_combout\ & (!\inst2|Add12~23_combout\ & !\inst2|S_S3[6]~27\)) # (!\inst2|Add13~23_combout\ & ((!\inst2|S_S3[6]~27\) # (!\inst2|Add12~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add13~23_combout\,
	datab => \inst2|Add12~23_combout\,
	datad => VCC,
	cin => \inst2|S_S3[6]~27\,
	combout => \inst2|S_S3[7]~28_combout\,
	cout => \inst2|S_S3[7]~29\);

-- Location: LCCOMB_X50_Y27_N26
\inst2|psac_g_sharp|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[12]~39_combout\ = (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_g_sharp|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_g_sharp|Res_2[11]~38\ 
-- & VCC))
-- \inst2|psac_g_sharp|Res_2[12]~40\ = CARRY((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_g_sharp|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[11]~38\,
	combout => \inst2|psac_g_sharp|Res_2[12]~39_combout\,
	cout => \inst2|psac_g_sharp|Res_2[12]~40\);

-- Location: LCCOMB_X48_Y25_N22
\inst2|psac_f|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~30_combout\ = (\inst2|psac_f|Res_2\(12) & ((\inst2|psac_f|Add1~28\) # (GND))) # (!\inst2|psac_f|Res_2\(12) & (!\inst2|psac_f|Add1~28\))
-- \inst2|psac_f|Add1~31\ = CARRY((\inst2|psac_f|Res_2\(12)) # (!\inst2|psac_f|Add1~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_f|Add1~28\,
	combout => \inst2|psac_f|Add1~30_combout\,
	cout => \inst2|psac_f|Add1~31\);

-- Location: LCCOMB_X48_Y28_N22
\inst2|Add14~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~24_combout\ = ((\inst2|psac_f|Add1~32_combout\ $ (\inst2|E_F~8_combout\ $ (!\inst2|Add14~22\)))) # (GND)
-- \inst2|Add14~25\ = CARRY((\inst2|psac_f|Add1~32_combout\ & ((\inst2|E_F~8_combout\) # (!\inst2|Add14~22\))) # (!\inst2|psac_f|Add1~32_combout\ & (\inst2|E_F~8_combout\ & !\inst2|Add14~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Add1~32_combout\,
	datab => \inst2|E_F~8_combout\,
	datad => VCC,
	cin => \inst2|Add14~22\,
	combout => \inst2|Add14~24_combout\,
	cout => \inst2|Add14~25\);

-- Location: LCCOMB_X53_Y26_N22
\inst2|psac_g|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~30_combout\ = (\inst2|psac_g|Res_2\(12) & ((\inst2|psac_g|Add1~28\) # (GND))) # (!\inst2|psac_g|Res_2\(12) & (!\inst2|psac_g|Add1~28\))
-- \inst2|psac_g|Add1~31\ = CARRY((\inst2|psac_g|Res_2\(12)) # (!\inst2|psac_g|Add1~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_g|Add1~28\,
	combout => \inst2|psac_g|Add1~30_combout\,
	cout => \inst2|psac_g|Add1~31\);

-- Location: LCCOMB_X47_Y30_N24
\inst2|psac_c|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~22_combout\ = (\inst2|psac_c|Res_2\(12) & ((\inst2|psac_c|Add1~21\) # (GND))) # (!\inst2|psac_c|Res_2\(12) & (!\inst2|psac_c|Add1~21\))
-- \inst2|psac_c|Add1~23\ = CARRY((\inst2|psac_c|Res_2\(12)) # (!\inst2|psac_c|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_c|Add1~21\,
	combout => \inst2|psac_c|Add1~22_combout\,
	cout => \inst2|psac_c|Add1~23\);

-- Location: LCCOMB_X49_Y29_N24
\inst2|psac_c_sharp|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~30_combout\ = (\inst2|psac_c_sharp|Res_2\(12) & ((\inst2|psac_c_sharp|Add1~28\) # (GND))) # (!\inst2|psac_c_sharp|Res_2\(12) & (!\inst2|psac_c_sharp|Add1~28\))
-- \inst2|psac_c_sharp|Add1~31\ = CARRY((\inst2|psac_c_sharp|Res_2\(12)) # (!\inst2|psac_c_sharp|Add1~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~28\,
	combout => \inst2|psac_c_sharp|Add1~30_combout\,
	cout => \inst2|psac_c_sharp|Add1~31\);

-- Location: FF_X50_Y28_N27
\inst2|psac_d|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(12));

-- Location: LCCOMB_X52_Y28_N24
\inst2|psac_d|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~22_combout\ = (\inst2|psac_d|Res_2\(12) & ((\inst2|psac_d|Add1~21\) # (GND))) # (!\inst2|psac_d|Res_2\(12) & (!\inst2|psac_d|Add1~21\))
-- \inst2|psac_d|Add1~23\ = CARRY((\inst2|psac_d|Res_2\(12)) # (!\inst2|psac_d|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_d|Add1~21\,
	combout => \inst2|psac_d|Add1~22_combout\,
	cout => \inst2|psac_d|Add1~23\);

-- Location: LCCOMB_X54_Y28_N20
\inst2|Add13~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~24_combout\ = ((\inst2|D_DS~8_combout\ $ (\inst2|psac_d_sharp|Add1~32_combout\ $ (!\inst2|Add13~22\)))) # (GND)
-- \inst2|Add13~25\ = CARRY((\inst2|D_DS~8_combout\ & ((\inst2|psac_d_sharp|Add1~32_combout\) # (!\inst2|Add13~22\))) # (!\inst2|D_DS~8_combout\ & (\inst2|psac_d_sharp|Add1~32_combout\ & !\inst2|Add13~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|D_DS~8_combout\,
	datab => \inst2|psac_d_sharp|Add1~32_combout\,
	datad => VCC,
	cin => \inst2|Add13~22\,
	combout => \inst2|Add13~24_combout\,
	cout => \inst2|Add13~25\);

-- Location: LCCOMB_X53_Y30_N18
\inst2|S_S3[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[8]~30_combout\ = ((\inst2|Add13~26_combout\ $ (\inst2|Add12~26_combout\ $ (!\inst2|S_S3[7]~29\)))) # (GND)
-- \inst2|S_S3[8]~31\ = CARRY((\inst2|Add13~26_combout\ & ((\inst2|Add12~26_combout\) # (!\inst2|S_S3[7]~29\))) # (!\inst2|Add13~26_combout\ & (\inst2|Add12~26_combout\ & !\inst2|S_S3[7]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add13~26_combout\,
	datab => \inst2|Add12~26_combout\,
	datad => VCC,
	cin => \inst2|S_S3[7]~29\,
	combout => \inst2|S_S3[8]~30_combout\,
	cout => \inst2|S_S3[8]~31\);

-- Location: LCCOMB_X50_Y32_N28
\inst2|psac_a|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[13]~41_combout\ = (\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_a|Res_2[12]~40\)) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_a|Res_2[12]~40\) # (GND)))
-- \inst2|psac_a|Res_2[13]~42\ = CARRY((!\inst2|psac_a|Res_2[12]~40\) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[12]~40\,
	combout => \inst2|psac_a|Res_2[13]~41_combout\,
	cout => \inst2|psac_a|Res_2[13]~42\);

-- Location: LCCOMB_X52_Y25_N28
\inst2|psac_a_sharp|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[13]~41_combout\ = (\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_a_sharp|Res_2[12]~40\)) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_a_sharp|Res_2[12]~40\) # 
-- (GND)))
-- \inst2|psac_a_sharp|Res_2[13]~42\ = CARRY((!\inst2|psac_a_sharp|Res_2[12]~40\) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[12]~40\,
	combout => \inst2|psac_a_sharp|Res_2[13]~41_combout\,
	cout => \inst2|psac_a_sharp|Res_2[13]~42\);

-- Location: FF_X48_Y24_N27
\inst2|psac_f|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(13));

-- Location: LCCOMB_X48_Y25_N24
\inst2|psac_f|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~33_combout\ = (\inst2|psac_f|Res_2\(13) & (!\inst2|psac_f|Add1~31\ & VCC)) # (!\inst2|psac_f|Res_2\(13) & (\inst2|psac_f|Add1~31\ $ (GND)))
-- \inst2|psac_f|Add1~34\ = CARRY((!\inst2|psac_f|Res_2\(13) & !\inst2|psac_f|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_f|Add1~31\,
	combout => \inst2|psac_f|Add1~33_combout\,
	cout => \inst2|psac_f|Add1~34\);

-- Location: LCCOMB_X48_Y28_N24
\inst2|Add14~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~27_combout\ = (\inst2|psac_f|Add1~35_combout\ & ((\inst2|E_F~9_combout\ & (\inst2|Add14~25\ & VCC)) # (!\inst2|E_F~9_combout\ & (!\inst2|Add14~25\)))) # (!\inst2|psac_f|Add1~35_combout\ & ((\inst2|E_F~9_combout\ & (!\inst2|Add14~25\)) # 
-- (!\inst2|E_F~9_combout\ & ((\inst2|Add14~25\) # (GND)))))
-- \inst2|Add14~28\ = CARRY((\inst2|psac_f|Add1~35_combout\ & (!\inst2|E_F~9_combout\ & !\inst2|Add14~25\)) # (!\inst2|psac_f|Add1~35_combout\ & ((!\inst2|Add14~25\) # (!\inst2|E_F~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Add1~35_combout\,
	datab => \inst2|E_F~9_combout\,
	datad => VCC,
	cin => \inst2|Add14~25\,
	combout => \inst2|Add14~27_combout\,
	cout => \inst2|Add14~28\);

-- Location: FF_X52_Y26_N27
\inst2|psac_g|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(13));

-- Location: LCCOMB_X53_Y26_N24
\inst2|psac_g|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~33_combout\ = (\inst2|psac_g|Res_2\(13) & (!\inst2|psac_g|Add1~31\ & VCC)) # (!\inst2|psac_g|Res_2\(13) & (\inst2|psac_g|Add1~31\ $ (GND)))
-- \inst2|psac_g|Add1~34\ = CARRY((!\inst2|psac_g|Res_2\(13) & !\inst2|psac_g|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_g|Add1~31\,
	combout => \inst2|psac_g|Add1~33_combout\,
	cout => \inst2|psac_g|Add1~34\);

-- Location: FF_X50_Y29_N27
\inst2|psac_c_sharp|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(13));

-- Location: LCCOMB_X49_Y29_N26
\inst2|psac_c_sharp|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~33_combout\ = (\inst2|psac_c_sharp|Res_2\(13) & (!\inst2|psac_c_sharp|Add1~31\ & VCC)) # (!\inst2|psac_c_sharp|Res_2\(13) & (\inst2|psac_c_sharp|Add1~31\ $ (GND)))
-- \inst2|psac_c_sharp|Add1~34\ = CARRY((!\inst2|psac_c_sharp|Res_2\(13) & !\inst2|psac_c_sharp|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~31\,
	combout => \inst2|psac_c_sharp|Add1~33_combout\,
	cout => \inst2|psac_c_sharp|Add1~34\);

-- Location: LCCOMB_X49_Y30_N18
\inst2|Add12~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~27_combout\ = (\inst2|psac_c_sharp|Add1~35_combout\ & ((\inst2|C_CS~9_combout\ & (\inst2|Add12~25\ & VCC)) # (!\inst2|C_CS~9_combout\ & (!\inst2|Add12~25\)))) # (!\inst2|psac_c_sharp|Add1~35_combout\ & ((\inst2|C_CS~9_combout\ & 
-- (!\inst2|Add12~25\)) # (!\inst2|C_CS~9_combout\ & ((\inst2|Add12~25\) # (GND)))))
-- \inst2|Add12~28\ = CARRY((\inst2|psac_c_sharp|Add1~35_combout\ & (!\inst2|C_CS~9_combout\ & !\inst2|Add12~25\)) # (!\inst2|psac_c_sharp|Add1~35_combout\ & ((!\inst2|Add12~25\) # (!\inst2|C_CS~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Add1~35_combout\,
	datab => \inst2|C_CS~9_combout\,
	datad => VCC,
	cin => \inst2|Add12~25\,
	combout => \inst2|Add12~27_combout\,
	cout => \inst2|Add12~28\);

-- Location: FF_X63_Y23_N27
\inst2|psac_d_sharp|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(13));

-- Location: LCCOMB_X63_Y24_N26
\inst2|psac_d_sharp|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~33_combout\ = (\inst2|psac_d_sharp|Res_2\(13) & (!\inst2|psac_d_sharp|Add1~31\ & VCC)) # (!\inst2|psac_d_sharp|Res_2\(13) & (\inst2|psac_d_sharp|Add1~31\ $ (GND)))
-- \inst2|psac_d_sharp|Add1~34\ = CARRY((!\inst2|psac_d_sharp|Res_2\(13) & !\inst2|psac_d_sharp|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~31\,
	combout => \inst2|psac_d_sharp|Add1~33_combout\,
	cout => \inst2|psac_d_sharp|Add1~34\);

-- Location: LCCOMB_X53_Y30_N20
\inst2|S_S3[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[9]~32_combout\ = (\inst2|Add12~29_combout\ & ((\inst2|Add13~29_combout\ & (\inst2|S_S3[8]~31\ & VCC)) # (!\inst2|Add13~29_combout\ & (!\inst2|S_S3[8]~31\)))) # (!\inst2|Add12~29_combout\ & ((\inst2|Add13~29_combout\ & (!\inst2|S_S3[8]~31\)) # 
-- (!\inst2|Add13~29_combout\ & ((\inst2|S_S3[8]~31\) # (GND)))))
-- \inst2|S_S3[9]~33\ = CARRY((\inst2|Add12~29_combout\ & (!\inst2|Add13~29_combout\ & !\inst2|S_S3[8]~31\)) # (!\inst2|Add12~29_combout\ & ((!\inst2|S_S3[8]~31\) # (!\inst2|Add13~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add12~29_combout\,
	datab => \inst2|Add13~29_combout\,
	datad => VCC,
	cin => \inst2|S_S3[8]~31\,
	combout => \inst2|S_S3[9]~32_combout\,
	cout => \inst2|S_S3[9]~33\);

-- Location: LCCOMB_X50_Y32_N30
\inst2|psac_a|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[14]~43_combout\ = \inst2|psac_a|Res_2[13]~42\ $ (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_a|Res_2[13]~42\,
	combout => \inst2|psac_a|Res_2[14]~43_combout\);

-- Location: LCCOMB_X43_Y28_N28
\inst2|psac_e|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~26_combout\ = (\inst2|psac_e|Res_2\(14) & ((\inst2|psac_e|Add1~25\) # (GND))) # (!\inst2|psac_e|Res_2\(14) & (!\inst2|psac_e|Add1~25\))
-- \inst2|psac_e|Add1~27\ = CARRY((\inst2|psac_e|Res_2\(14)) # (!\inst2|psac_e|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_e|Add1~25\,
	combout => \inst2|psac_e|Add1~26_combout\,
	cout => \inst2|psac_e|Add1~27\);

-- Location: LCCOMB_X48_Y25_N26
\inst2|psac_f|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~36_combout\ = (\inst2|psac_f|Res_2\(14) & ((\inst2|psac_f|Add1~34\) # (GND))) # (!\inst2|psac_f|Res_2\(14) & (!\inst2|psac_f|Add1~34\))
-- \inst2|psac_f|Add1~37\ = CARRY((\inst2|psac_f|Res_2\(14)) # (!\inst2|psac_f|Add1~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_f|Add1~34\,
	combout => \inst2|psac_f|Add1~36_combout\,
	cout => \inst2|psac_f|Add1~37\);

-- Location: LCCOMB_X48_Y28_N26
\inst2|Add14~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~30_combout\ = ((\inst2|E_F~10_combout\ $ (\inst2|psac_f|Add1~38_combout\ $ (!\inst2|Add14~28\)))) # (GND)
-- \inst2|Add14~31\ = CARRY((\inst2|E_F~10_combout\ & ((\inst2|psac_f|Add1~38_combout\) # (!\inst2|Add14~28\))) # (!\inst2|E_F~10_combout\ & (\inst2|psac_f|Add1~38_combout\ & !\inst2|Add14~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|E_F~10_combout\,
	datab => \inst2|psac_f|Add1~38_combout\,
	datad => VCC,
	cin => \inst2|Add14~28\,
	combout => \inst2|Add14~30_combout\,
	cout => \inst2|Add14~31\);

-- Location: LCCOMB_X53_Y26_N26
\inst2|psac_g|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~36_combout\ = (\inst2|psac_g|Res_2\(14) & ((\inst2|psac_g|Add1~34\) # (GND))) # (!\inst2|psac_g|Res_2\(14) & (!\inst2|psac_g|Add1~34\))
-- \inst2|psac_g|Add1~37\ = CARRY((\inst2|psac_g|Res_2\(14)) # (!\inst2|psac_g|Add1~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_g|Add1~34\,
	combout => \inst2|psac_g|Add1~36_combout\,
	cout => \inst2|psac_g|Add1~37\);

-- Location: LCCOMB_X55_Y30_N20
\inst2|S_S4[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[10]~34_combout\ = ((\inst2|Add14~32_combout\ $ (\inst2|Add15~32_combout\ $ (!\inst2|S_S4[9]~33\)))) # (GND)
-- \inst2|S_S4[10]~35\ = CARRY((\inst2|Add14~32_combout\ & ((\inst2|Add15~32_combout\) # (!\inst2|S_S4[9]~33\))) # (!\inst2|Add14~32_combout\ & (\inst2|Add15~32_combout\ & !\inst2|S_S4[9]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add14~32_combout\,
	datab => \inst2|Add15~32_combout\,
	datad => VCC,
	cin => \inst2|S_S4[9]~33\,
	combout => \inst2|S_S4[10]~34_combout\,
	cout => \inst2|S_S4[10]~35\);

-- Location: FF_X50_Y29_N29
\inst2|psac_c_sharp|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(14));

-- Location: LCCOMB_X49_Y29_N28
\inst2|psac_c_sharp|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~36_combout\ = (\inst2|psac_c_sharp|Res_2\(14) & ((\inst2|psac_c_sharp|Add1~34\) # (GND))) # (!\inst2|psac_c_sharp|Res_2\(14) & (!\inst2|psac_c_sharp|Add1~34\))
-- \inst2|psac_c_sharp|Add1~37\ = CARRY((\inst2|psac_c_sharp|Res_2\(14)) # (!\inst2|psac_c_sharp|Add1~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~34\,
	combout => \inst2|psac_c_sharp|Add1~36_combout\,
	cout => \inst2|psac_c_sharp|Add1~37\);

-- Location: FF_X63_Y23_N29
\inst2|psac_d_sharp|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(14));

-- Location: LCCOMB_X63_Y24_N28
\inst2|psac_d_sharp|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~36_combout\ = (\inst2|psac_d_sharp|Res_2\(14) & ((\inst2|psac_d_sharp|Add1~34\) # (GND))) # (!\inst2|psac_d_sharp|Res_2\(14) & (!\inst2|psac_d_sharp|Add1~34\))
-- \inst2|psac_d_sharp|Add1~37\ = CARRY((\inst2|psac_d_sharp|Res_2\(14)) # (!\inst2|psac_d_sharp|Add1~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~34\,
	combout => \inst2|psac_d_sharp|Add1~36_combout\,
	cout => \inst2|psac_d_sharp|Add1~37\);

-- Location: LCCOMB_X54_Y28_N24
\inst2|Add13~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~30_combout\ = ((\inst2|psac_d_sharp|Add1~38_combout\ $ (\inst2|D_DS~10_combout\ $ (!\inst2|Add13~28\)))) # (GND)
-- \inst2|Add13~31\ = CARRY((\inst2|psac_d_sharp|Add1~38_combout\ & ((\inst2|D_DS~10_combout\) # (!\inst2|Add13~28\))) # (!\inst2|psac_d_sharp|Add1~38_combout\ & (\inst2|D_DS~10_combout\ & !\inst2|Add13~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Add1~38_combout\,
	datab => \inst2|D_DS~10_combout\,
	datad => VCC,
	cin => \inst2|Add13~28\,
	combout => \inst2|Add13~30_combout\,
	cout => \inst2|Add13~31\);

-- Location: LCCOMB_X48_Y25_N28
\inst2|psac_f|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~39_combout\ = \inst2|psac_f|Add1~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_f|Add1~37\,
	combout => \inst2|psac_f|Add1~39_combout\);

-- Location: LCCOMB_X48_Y28_N28
\inst2|Add14~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~33_combout\ = (\inst2|psac_f|Add1~41_combout\ & ((\inst2|E_F~11_combout\ & (\inst2|Add14~31\ & VCC)) # (!\inst2|E_F~11_combout\ & (!\inst2|Add14~31\)))) # (!\inst2|psac_f|Add1~41_combout\ & ((\inst2|E_F~11_combout\ & (!\inst2|Add14~31\)) # 
-- (!\inst2|E_F~11_combout\ & ((\inst2|Add14~31\) # (GND)))))
-- \inst2|Add14~34\ = CARRY((\inst2|psac_f|Add1~41_combout\ & (!\inst2|E_F~11_combout\ & !\inst2|Add14~31\)) # (!\inst2|psac_f|Add1~41_combout\ & ((!\inst2|Add14~31\) # (!\inst2|E_F~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Add1~41_combout\,
	datab => \inst2|E_F~11_combout\,
	datad => VCC,
	cin => \inst2|Add14~31\,
	combout => \inst2|Add14~33_combout\,
	cout => \inst2|Add14~34\);

-- Location: LCCOMB_X57_Y30_N24
\inst2|Add15~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~33_combout\ = (\inst2|psac_g|Add1~41_combout\ & ((\inst2|G_FS~11_combout\ & (\inst2|Add15~31\ & VCC)) # (!\inst2|G_FS~11_combout\ & (!\inst2|Add15~31\)))) # (!\inst2|psac_g|Add1~41_combout\ & ((\inst2|G_FS~11_combout\ & (!\inst2|Add15~31\)) # 
-- (!\inst2|G_FS~11_combout\ & ((\inst2|Add15~31\) # (GND)))))
-- \inst2|Add15~34\ = CARRY((\inst2|psac_g|Add1~41_combout\ & (!\inst2|G_FS~11_combout\ & !\inst2|Add15~31\)) # (!\inst2|psac_g|Add1~41_combout\ & ((!\inst2|Add15~31\) # (!\inst2|G_FS~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Add1~41_combout\,
	datab => \inst2|G_FS~11_combout\,
	datad => VCC,
	cin => \inst2|Add15~31\,
	combout => \inst2|Add15~33_combout\,
	cout => \inst2|Add15~34\);

-- Location: LCCOMB_X55_Y30_N22
\inst2|S_S4[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[11]~36_combout\ = (\inst2|Add15~35_combout\ & ((\inst2|Add14~35_combout\ & (\inst2|S_S4[10]~35\ & VCC)) # (!\inst2|Add14~35_combout\ & (!\inst2|S_S4[10]~35\)))) # (!\inst2|Add15~35_combout\ & ((\inst2|Add14~35_combout\ & 
-- (!\inst2|S_S4[10]~35\)) # (!\inst2|Add14~35_combout\ & ((\inst2|S_S4[10]~35\) # (GND)))))
-- \inst2|S_S4[11]~37\ = CARRY((\inst2|Add15~35_combout\ & (!\inst2|Add14~35_combout\ & !\inst2|S_S4[10]~35\)) # (!\inst2|Add15~35_combout\ & ((!\inst2|S_S4[10]~35\) # (!\inst2|Add14~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add15~35_combout\,
	datab => \inst2|Add14~35_combout\,
	datad => VCC,
	cin => \inst2|S_S4[10]~35\,
	combout => \inst2|S_S4[11]~36_combout\,
	cout => \inst2|S_S4[11]~37\);

-- Location: LCCOMB_X49_Y29_N30
\inst2|psac_c_sharp|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~39_combout\ = \inst2|psac_c_sharp|Add1~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_c_sharp|Add1~37\,
	combout => \inst2|psac_c_sharp|Add1~39_combout\);

-- Location: LCCOMB_X49_Y30_N22
\inst2|Add12~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~33_combout\ = (\inst2|psac_c_sharp|Add1~41_combout\ & ((\inst2|C_CS~11_combout\ & (\inst2|Add12~31\ & VCC)) # (!\inst2|C_CS~11_combout\ & (!\inst2|Add12~31\)))) # (!\inst2|psac_c_sharp|Add1~41_combout\ & ((\inst2|C_CS~11_combout\ & 
-- (!\inst2|Add12~31\)) # (!\inst2|C_CS~11_combout\ & ((\inst2|Add12~31\) # (GND)))))
-- \inst2|Add12~34\ = CARRY((\inst2|psac_c_sharp|Add1~41_combout\ & (!\inst2|C_CS~11_combout\ & !\inst2|Add12~31\)) # (!\inst2|psac_c_sharp|Add1~41_combout\ & ((!\inst2|Add12~31\) # (!\inst2|C_CS~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Add1~41_combout\,
	datab => \inst2|C_CS~11_combout\,
	datad => VCC,
	cin => \inst2|Add12~31\,
	combout => \inst2|Add12~33_combout\,
	cout => \inst2|Add12~34\);

-- Location: LCCOMB_X54_Y28_N26
\inst2|Add13~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~33_combout\ = (\inst2|D_DS~11_combout\ & ((\inst2|psac_d_sharp|Add1~41_combout\ & (\inst2|Add13~31\ & VCC)) # (!\inst2|psac_d_sharp|Add1~41_combout\ & (!\inst2|Add13~31\)))) # (!\inst2|D_DS~11_combout\ & ((\inst2|psac_d_sharp|Add1~41_combout\ 
-- & (!\inst2|Add13~31\)) # (!\inst2|psac_d_sharp|Add1~41_combout\ & ((\inst2|Add13~31\) # (GND)))))
-- \inst2|Add13~34\ = CARRY((\inst2|D_DS~11_combout\ & (!\inst2|psac_d_sharp|Add1~41_combout\ & !\inst2|Add13~31\)) # (!\inst2|D_DS~11_combout\ & ((!\inst2|Add13~31\) # (!\inst2|psac_d_sharp|Add1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|D_DS~11_combout\,
	datab => \inst2|psac_d_sharp|Add1~41_combout\,
	datad => VCC,
	cin => \inst2|Add13~31\,
	combout => \inst2|Add13~33_combout\,
	cout => \inst2|Add13~34\);

-- Location: LCCOMB_X48_Y28_N30
\inst2|Add14~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~36_combout\ = \inst2|psac_f|Add1~41_combout\ $ (\inst2|E_F~11_combout\ $ (!\inst2|Add14~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Add1~41_combout\,
	datab => \inst2|E_F~11_combout\,
	cin => \inst2|Add14~34\,
	combout => \inst2|Add14~36_combout\);

-- Location: LCCOMB_X49_Y30_N24
\inst2|Add12~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~36_combout\ = \inst2|C_CS~11_combout\ $ (\inst2|Add12~34\ $ (!\inst2|psac_c_sharp|Add1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|C_CS~11_combout\,
	datad => \inst2|psac_c_sharp|Add1~41_combout\,
	cin => \inst2|Add12~34\,
	combout => \inst2|Add12~36_combout\);

-- Location: LCCOMB_X53_Y30_N26
\inst2|S_S3[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[12]~38_combout\ = ((\inst2|Add12~38_combout\ $ (\inst2|Add13~38_combout\ $ (!\inst2|S_S3[11]~37\)))) # (GND)
-- \inst2|S_S3[12]~39\ = CARRY((\inst2|Add12~38_combout\ & ((\inst2|Add13~38_combout\) # (!\inst2|S_S3[11]~37\))) # (!\inst2|Add12~38_combout\ & (\inst2|Add13~38_combout\ & !\inst2|S_S3[11]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add12~38_combout\,
	datab => \inst2|Add13~38_combout\,
	datad => VCC,
	cin => \inst2|S_S3[11]~37\,
	combout => \inst2|S_S3[12]~38_combout\,
	cout => \inst2|S_S3[12]~39\);

-- Location: DSPOUT_X44_Y31_N2
\inst2|psac_e|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_e|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X43_Y31_N4
\inst2|psac_e|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[1]~17_combout\ = (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\inst2|psac_e|Res_2[0]~16\ & VCC)) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\inst2|psac_e|Res_2[0]~16\)))) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_e|Res_2[0]~16\)) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\inst2|psac_e|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_e|Res_2[1]~18\ = CARRY((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\inst2|psac_e|Res_2[0]~16\)) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- ((!\inst2|psac_e|Res_2[0]~16\) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datab => \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[0]~16\,
	combout => \inst2|psac_e|Res_2[1]~17_combout\,
	cout => \inst2|psac_e|Res_2[1]~18\);

-- Location: DSPOUT_X44_Y24_N2
\inst2|psac_f|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_f|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X48_Y24_N0
\inst2|psac_f|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[0]~15_combout\ = (\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT8\ & (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a22\ $ (VCC))) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT8\ & 
-- (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a22\ & VCC))
-- \inst2|psac_f|Res_2[0]~16\ = CARRY((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT8\ & \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datad => VCC,
	combout => \inst2|psac_f|Res_2[0]~15_combout\,
	cout => \inst2|psac_f|Res_2[0]~16\);

-- Location: DSPOUT_X71_Y30_N2
\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X65_Y30_N2
\inst2|psac_f_sharp|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[1]~17_combout\ = (\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & (\inst2|psac_f_sharp|Res_2[0]~16\ & VCC)) # 
-- (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_f_sharp|Res_2[0]~16\)))) # (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- (!\inst2|psac_f_sharp|Res_2[0]~16\)) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_f_sharp|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_f_sharp|Res_2[1]~18\ = CARRY((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & !\inst2|psac_f_sharp|Res_2[0]~16\)) # 
-- (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\inst2|psac_f_sharp|Res_2[0]~16\) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[0]~16\,
	combout => \inst2|psac_f_sharp|Res_2[1]~17_combout\,
	cout => \inst2|psac_f_sharp|Res_2[1]~18\);

-- Location: DSPOUT_X44_Y26_N2
\inst2|psac_g|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_g|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X52_Y26_N0
\inst2|psac_g|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[0]~15_combout\ = (\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT8\ & (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a22\ $ (VCC))) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT8\ & 
-- (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a22\ & VCC))
-- \inst2|psac_g|Res_2[0]~16\ = CARRY((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT8\ & \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datad => VCC,
	combout => \inst2|psac_g|Res_2[0]~15_combout\,
	cout => \inst2|psac_g|Res_2[0]~16\);

-- Location: LCCOMB_X52_Y26_N8
\inst2|psac_g|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[4]~23_combout\ = ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (!\inst2|psac_g|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_g|Res_2[4]~24\ = CARRY((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT12\ & ((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a18\) # (!\inst2|psac_g|Res_2[3]~22\))) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT12\ & 
-- (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a18\ & !\inst2|psac_g|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[3]~22\,
	combout => \inst2|psac_g|Res_2[4]~23_combout\,
	cout => \inst2|psac_g|Res_2[4]~24\);

-- Location: DSPOUT_X44_Y30_N2
\inst2|psac_c|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_c|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X50_Y30_N4
\inst2|psac_c|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[1]~17_combout\ = (\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a21\ & (\inst2|psac_c|Res_2[0]~16\ & VCC)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- (!\inst2|psac_c|Res_2[0]~16\)))) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_c|Res_2[0]~16\)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\inst2|psac_c|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_c|Res_2[1]~18\ = CARRY((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a21\ & !\inst2|psac_c|Res_2[0]~16\)) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\inst2|psac_c|Res_2[0]~16\) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[0]~16\,
	combout => \inst2|psac_c|Res_2[1]~17_combout\,
	cout => \inst2|psac_c|Res_2[1]~18\);

-- Location: LCCOMB_X50_Y30_N6
\inst2|psac_c|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[2]~19_combout\ = ((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (!\inst2|psac_c|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_c|Res_2[2]~20\ = CARRY((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a20\) # (!\inst2|psac_c|Res_2[1]~18\))) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT10\ & 
-- (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a20\ & !\inst2|psac_c|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[1]~18\,
	combout => \inst2|psac_c|Res_2[2]~19_combout\,
	cout => \inst2|psac_c|Res_2[2]~20\);

-- Location: LCCOMB_X50_Y30_N8
\inst2|psac_c|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[3]~21_combout\ = (\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a19\ & (\inst2|psac_c|Res_2[2]~20\ & VCC)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- (!\inst2|psac_c|Res_2[2]~20\)))) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_c|Res_2[2]~20\)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\inst2|psac_c|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_c|Res_2[3]~22\ = CARRY((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a19\ & !\inst2|psac_c|Res_2[2]~20\)) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\inst2|psac_c|Res_2[2]~20\) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[2]~20\,
	combout => \inst2|psac_c|Res_2[3]~21_combout\,
	cout => \inst2|psac_c|Res_2[3]~22\);

-- Location: DSPOUT_X44_Y29_N2
\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X50_Y29_N2
\inst2|psac_c_sharp|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[1]~17_combout\ = (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & (\inst2|psac_c_sharp|Res_2[0]~16\ & VCC)) # 
-- (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_c_sharp|Res_2[0]~16\)))) # (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- (!\inst2|psac_c_sharp|Res_2[0]~16\)) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_c_sharp|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_c_sharp|Res_2[1]~18\ = CARRY((\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & !\inst2|psac_c_sharp|Res_2[0]~16\)) # 
-- (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\inst2|psac_c_sharp|Res_2[0]~16\) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[0]~16\,
	combout => \inst2|psac_c_sharp|Res_2[1]~17_combout\,
	cout => \inst2|psac_c_sharp|Res_2[1]~18\);

-- Location: LCCOMB_X50_Y29_N4
\inst2|psac_c_sharp|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[2]~19_combout\ = ((\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (!\inst2|psac_c_sharp|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_c_sharp|Res_2[2]~20\ = CARRY((\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\) # (!\inst2|psac_c_sharp|Res_2[1]~18\))) # 
-- (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ & (\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ & !\inst2|psac_c_sharp|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[1]~18\,
	combout => \inst2|psac_c_sharp|Res_2[2]~19_combout\,
	cout => \inst2|psac_c_sharp|Res_2[2]~20\);

-- Location: LCCOMB_X50_Y29_N6
\inst2|psac_c_sharp|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[3]~21_combout\ = (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & (\inst2|psac_c_sharp|Res_2[2]~20\ & VCC)) # 
-- (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_c_sharp|Res_2[2]~20\)))) # (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- (!\inst2|psac_c_sharp|Res_2[2]~20\)) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & ((\inst2|psac_c_sharp|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_c_sharp|Res_2[3]~22\ = CARRY((\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & !\inst2|psac_c_sharp|Res_2[2]~20\)) # 
-- (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((!\inst2|psac_c_sharp|Res_2[2]~20\) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[2]~20\,
	combout => \inst2|psac_c_sharp|Res_2[3]~21_combout\,
	cout => \inst2|psac_c_sharp|Res_2[3]~22\);

-- Location: DSPOUT_X44_Y28_N2
\inst2|psac_d|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_d|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X50_Y28_N4
\inst2|psac_d|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[1]~17_combout\ = (\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\inst2|psac_d|Res_2[0]~16\ & VCC)) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\inst2|psac_d|Res_2[0]~16\)))) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_d|Res_2[0]~16\)) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\inst2|psac_d|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_d|Res_2[1]~18\ = CARRY((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\inst2|psac_d|Res_2[0]~16\)) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- ((!\inst2|psac_d|Res_2[0]~16\) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datab => \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[0]~16\,
	combout => \inst2|psac_d|Res_2[1]~17_combout\,
	cout => \inst2|psac_d|Res_2[1]~18\);

-- Location: LCCOMB_X50_Y28_N10
\inst2|psac_d|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[4]~23_combout\ = ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\inst2|psac_d|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_d|Res_2[4]~24\ = CARRY((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a18\ & ((\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\inst2|psac_d|Res_2[3]~22\))) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a18\ & 
-- (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\inst2|psac_d|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datab => \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[3]~22\,
	combout => \inst2|psac_d|Res_2[4]~23_combout\,
	cout => \inst2|psac_d|Res_2[4]~24\);

-- Location: DSPOUT_X71_Y23_N2
\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N2
\inst2|psac_d_sharp|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[1]~17_combout\ = (\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & (\inst2|psac_d_sharp|Res_2[0]~16\ & VCC)) # 
-- (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_d_sharp|Res_2[0]~16\)))) # (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- (!\inst2|psac_d_sharp|Res_2[0]~16\)) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_d_sharp|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_d_sharp|Res_2[1]~18\ = CARRY((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & !\inst2|psac_d_sharp|Res_2[0]~16\)) # 
-- (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\inst2|psac_d_sharp|Res_2[0]~16\) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[0]~16\,
	combout => \inst2|psac_d_sharp|Res_2[1]~17_combout\,
	cout => \inst2|psac_d_sharp|Res_2[1]~18\);

-- Location: LCCOMB_X63_Y23_N4
\inst2|psac_d_sharp|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[2]~19_combout\ = ((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (!\inst2|psac_d_sharp|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_d_sharp|Res_2[2]~20\ = CARRY((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\) # (!\inst2|psac_d_sharp|Res_2[1]~18\))) # 
-- (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ & (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ & !\inst2|psac_d_sharp|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[1]~18\,
	combout => \inst2|psac_d_sharp|Res_2[2]~19_combout\,
	cout => \inst2|psac_d_sharp|Res_2[2]~20\);

-- Location: LCCOMB_X48_Y24_N10
\inst2|psac_f|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[5]~25_combout\ = (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\inst2|psac_f|Res_2[4]~24\ & VCC)) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\inst2|psac_f|Res_2[4]~24\)))) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_f|Res_2[4]~24\)) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\inst2|psac_f|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_f|Res_2[5]~26\ = CARRY((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\inst2|psac_f|Res_2[4]~24\)) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- ((!\inst2|psac_f|Res_2[4]~24\) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datab => \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[4]~24\,
	combout => \inst2|psac_f|Res_2[5]~25_combout\,
	cout => \inst2|psac_f|Res_2[5]~26\);

-- Location: LCCOMB_X65_Y30_N10
\inst2|psac_f_sharp|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[5]~25_combout\ = (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\inst2|psac_f_sharp|Res_2[4]~24\ & VCC)) # 
-- (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_f_sharp|Res_2[4]~24\)))) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\inst2|psac_f_sharp|Res_2[4]~24\)) # (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_f_sharp|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_f_sharp|Res_2[5]~26\ = CARRY((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\inst2|psac_f_sharp|Res_2[4]~24\)) # 
-- (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((!\inst2|psac_f_sharp|Res_2[4]~24\) # (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datab => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[4]~24\,
	combout => \inst2|psac_f_sharp|Res_2[5]~25_combout\,
	cout => \inst2|psac_f_sharp|Res_2[5]~26\);

-- Location: LCCOMB_X52_Y26_N10
\inst2|psac_g|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[5]~25_combout\ = (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\inst2|psac_g|Res_2[4]~24\ & VCC)) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\inst2|psac_g|Res_2[4]~24\)))) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_g|Res_2[4]~24\)) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\inst2|psac_g|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_g|Res_2[5]~26\ = CARRY((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\inst2|psac_g|Res_2[4]~24\)) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- ((!\inst2|psac_g|Res_2[4]~24\) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datab => \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[4]~24\,
	combout => \inst2|psac_g|Res_2[5]~25_combout\,
	cout => \inst2|psac_g|Res_2[5]~26\);

-- Location: LCCOMB_X63_Y23_N10
\inst2|psac_d_sharp|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[5]~25_combout\ = (\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & (\inst2|psac_d_sharp|Res_2[4]~24\ & VCC)) # 
-- (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_d_sharp|Res_2[4]~24\)))) # (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- (!\inst2|psac_d_sharp|Res_2[4]~24\)) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_d_sharp|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_d_sharp|Res_2[5]~26\ = CARRY((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & !\inst2|psac_d_sharp|Res_2[4]~24\)) # 
-- (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((!\inst2|psac_d_sharp|Res_2[4]~24\) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[4]~24\,
	combout => \inst2|psac_d_sharp|Res_2[5]~25_combout\,
	cout => \inst2|psac_d_sharp|Res_2[5]~26\);

-- Location: LCCOMB_X52_Y26_N12
\inst2|psac_g|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[6]~27_combout\ = ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (!\inst2|psac_g|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_g|Res_2[6]~28\ = CARRY((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a16\) # (!\inst2|psac_g|Res_2[5]~26\))) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a16\ & !\inst2|psac_g|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[5]~26\,
	combout => \inst2|psac_g|Res_2[6]~27_combout\,
	cout => \inst2|psac_g|Res_2[6]~28\);

-- Location: LCCOMB_X48_Y24_N14
\inst2|psac_f|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[7]~29_combout\ = (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a15\ & ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\inst2|psac_f|Res_2[6]~28\ & VCC)) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\inst2|psac_f|Res_2[6]~28\)))) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a15\ & ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_f|Res_2[6]~28\)) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\inst2|psac_f|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_f|Res_2[7]~30\ = CARRY((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\inst2|psac_f|Res_2[6]~28\)) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- ((!\inst2|psac_f|Res_2[6]~28\) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datab => \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[6]~28\,
	combout => \inst2|psac_f|Res_2[7]~29_combout\,
	cout => \inst2|psac_f|Res_2[7]~30\);

-- Location: LCCOMB_X65_Y30_N14
\inst2|psac_f_sharp|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[7]~29_combout\ = (\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & (\inst2|psac_f_sharp|Res_2[6]~28\ & VCC)) # 
-- (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_f_sharp|Res_2[6]~28\)))) # (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- (!\inst2|psac_f_sharp|Res_2[6]~28\)) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & ((\inst2|psac_f_sharp|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_f_sharp|Res_2[7]~30\ = CARRY((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & !\inst2|psac_f_sharp|Res_2[6]~28\)) # 
-- (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((!\inst2|psac_f_sharp|Res_2[6]~28\) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[6]~28\,
	combout => \inst2|psac_f_sharp|Res_2[7]~29_combout\,
	cout => \inst2|psac_f_sharp|Res_2[7]~30\);

-- Location: LCCOMB_X52_Y26_N14
\inst2|psac_g|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[7]~29_combout\ = (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a15\ & ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\inst2|psac_g|Res_2[6]~28\ & VCC)) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\inst2|psac_g|Res_2[6]~28\)))) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a15\ & ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_g|Res_2[6]~28\)) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\inst2|psac_g|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_g|Res_2[7]~30\ = CARRY((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\inst2|psac_g|Res_2[6]~28\)) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- ((!\inst2|psac_g|Res_2[6]~28\) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datab => \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[6]~28\,
	combout => \inst2|psac_g|Res_2[7]~29_combout\,
	cout => \inst2|psac_g|Res_2[7]~30\);

-- Location: LCCOMB_X50_Y30_N16
\inst2|psac_c|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[7]~29_combout\ = (\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a15\ & (\inst2|psac_c|Res_2[6]~28\ & VCC)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- (!\inst2|psac_c|Res_2[6]~28\)))) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_c|Res_2[6]~28\)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- ((\inst2|psac_c|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_c|Res_2[7]~30\ = CARRY((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a15\ & !\inst2|psac_c|Res_2[6]~28\)) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\inst2|psac_c|Res_2[6]~28\) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[6]~28\,
	combout => \inst2|psac_c|Res_2[7]~29_combout\,
	cout => \inst2|psac_c|Res_2[7]~30\);

-- Location: LCCOMB_X63_Y23_N14
\inst2|psac_d_sharp|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[7]~29_combout\ = (\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & (\inst2|psac_d_sharp|Res_2[6]~28\ & VCC)) # 
-- (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_d_sharp|Res_2[6]~28\)))) # (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- (!\inst2|psac_d_sharp|Res_2[6]~28\)) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & ((\inst2|psac_d_sharp|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_d_sharp|Res_2[7]~30\ = CARRY((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & !\inst2|psac_d_sharp|Res_2[6]~28\)) # 
-- (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((!\inst2|psac_d_sharp|Res_2[6]~28\) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[6]~28\,
	combout => \inst2|psac_d_sharp|Res_2[7]~29_combout\,
	cout => \inst2|psac_d_sharp|Res_2[7]~30\);

-- Location: LCCOMB_X43_Y31_N20
\inst2|psac_e|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[9]~33_combout\ = (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a13\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\inst2|psac_e|Res_2[8]~32\ & VCC)) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- (!\inst2|psac_e|Res_2[8]~32\)))) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a13\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_e|Res_2[8]~32\)) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- ((\inst2|psac_e|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_e|Res_2[9]~34\ = CARRY((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT17\ & !\inst2|psac_e|Res_2[8]~32\)) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- ((!\inst2|psac_e|Res_2[8]~32\) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datab => \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[8]~32\,
	combout => \inst2|psac_e|Res_2[9]~33_combout\,
	cout => \inst2|psac_e|Res_2[9]~34\);

-- Location: LCCOMB_X50_Y30_N20
\inst2|psac_c|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[9]~33_combout\ = (\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a13\ & (\inst2|psac_c|Res_2[8]~32\ & VCC)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- (!\inst2|psac_c|Res_2[8]~32\)))) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_c|Res_2[8]~32\)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- ((\inst2|psac_c|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_c|Res_2[9]~34\ = CARRY((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a13\ & !\inst2|psac_c|Res_2[8]~32\)) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- ((!\inst2|psac_c|Res_2[8]~32\) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[8]~32\,
	combout => \inst2|psac_c|Res_2[9]~33_combout\,
	cout => \inst2|psac_c|Res_2[9]~34\);

-- Location: LCCOMB_X50_Y28_N20
\inst2|psac_d|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[9]~33_combout\ = (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a13\ & (\inst2|psac_d|Res_2[8]~32\ & VCC)) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- (!\inst2|psac_d|Res_2[8]~32\)))) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_d|Res_2[8]~32\)) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- ((\inst2|psac_d|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_d|Res_2[9]~34\ = CARRY((\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a13\ & !\inst2|psac_d|Res_2[8]~32\)) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- ((!\inst2|psac_d|Res_2[8]~32\) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[8]~32\,
	combout => \inst2|psac_d|Res_2[9]~33_combout\,
	cout => \inst2|psac_d|Res_2[9]~34\);

-- Location: LCCOMB_X63_Y23_N18
\inst2|psac_d_sharp|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[9]~33_combout\ = (\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & (\inst2|psac_d_sharp|Res_2[8]~32\ & VCC)) # 
-- (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_d_sharp|Res_2[8]~32\)))) # (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- (!\inst2|psac_d_sharp|Res_2[8]~32\)) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & ((\inst2|psac_d_sharp|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_d_sharp|Res_2[9]~34\ = CARRY((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & !\inst2|psac_d_sharp|Res_2[8]~32\)) # 
-- (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((!\inst2|psac_d_sharp|Res_2[8]~32\) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[8]~32\,
	combout => \inst2|psac_d_sharp|Res_2[9]~33_combout\,
	cout => \inst2|psac_d_sharp|Res_2[9]~34\);

-- Location: LCCOMB_X65_Y30_N20
\inst2|psac_f_sharp|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[10]~35_combout\ = (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_f_sharp|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_f_sharp|Res_2[9]~34\ & 
-- VCC))
-- \inst2|psac_f_sharp|Res_2[10]~36\ = CARRY((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_f_sharp|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[9]~34\,
	combout => \inst2|psac_f_sharp|Res_2[10]~35_combout\,
	cout => \inst2|psac_f_sharp|Res_2[10]~36\);

-- Location: LCCOMB_X50_Y29_N24
\inst2|psac_c_sharp|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[12]~39_combout\ = (\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_c_sharp|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_c_sharp|Res_2[11]~38\ 
-- & VCC))
-- \inst2|psac_c_sharp|Res_2[12]~40\ = CARRY((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_c_sharp|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[11]~38\,
	combout => \inst2|psac_c_sharp|Res_2[12]~39_combout\,
	cout => \inst2|psac_c_sharp|Res_2[12]~40\);

-- Location: LCCOMB_X50_Y28_N26
\inst2|psac_d|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[12]~39_combout\ = (\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_d|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_d|Res_2[11]~38\ & VCC))
-- \inst2|psac_d|Res_2[12]~40\ = CARRY((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_d|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[11]~38\,
	combout => \inst2|psac_d|Res_2[12]~39_combout\,
	cout => \inst2|psac_d|Res_2[12]~40\);

-- Location: LCCOMB_X63_Y23_N24
\inst2|psac_d_sharp|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[12]~39_combout\ = (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_d_sharp|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_d_sharp|Res_2[11]~38\ 
-- & VCC))
-- \inst2|psac_d_sharp|Res_2[12]~40\ = CARRY((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_d_sharp|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[11]~38\,
	combout => \inst2|psac_d_sharp|Res_2[12]~39_combout\,
	cout => \inst2|psac_d_sharp|Res_2[12]~40\);

-- Location: LCCOMB_X48_Y24_N26
\inst2|psac_f|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[13]~41_combout\ = (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_f|Res_2[12]~40\)) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_f|Res_2[12]~40\) # (GND)))
-- \inst2|psac_f|Res_2[13]~42\ = CARRY((!\inst2|psac_f|Res_2[12]~40\) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[12]~40\,
	combout => \inst2|psac_f|Res_2[13]~41_combout\,
	cout => \inst2|psac_f|Res_2[13]~42\);

-- Location: LCCOMB_X52_Y26_N26
\inst2|psac_g|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[13]~41_combout\ = (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_g|Res_2[12]~40\)) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_g|Res_2[12]~40\) # (GND)))
-- \inst2|psac_g|Res_2[13]~42\ = CARRY((!\inst2|psac_g|Res_2[12]~40\) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[12]~40\,
	combout => \inst2|psac_g|Res_2[13]~41_combout\,
	cout => \inst2|psac_g|Res_2[13]~42\);

-- Location: LCCOMB_X50_Y29_N26
\inst2|psac_c_sharp|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[13]~41_combout\ = (\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_c_sharp|Res_2[12]~40\)) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_c_sharp|Res_2[12]~40\) # 
-- (GND)))
-- \inst2|psac_c_sharp|Res_2[13]~42\ = CARRY((!\inst2|psac_c_sharp|Res_2[12]~40\) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[12]~40\,
	combout => \inst2|psac_c_sharp|Res_2[13]~41_combout\,
	cout => \inst2|psac_c_sharp|Res_2[13]~42\);

-- Location: LCCOMB_X63_Y23_N26
\inst2|psac_d_sharp|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[13]~41_combout\ = (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_d_sharp|Res_2[12]~40\)) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_d_sharp|Res_2[12]~40\) # 
-- (GND)))
-- \inst2|psac_d_sharp|Res_2[13]~42\ = CARRY((!\inst2|psac_d_sharp|Res_2[12]~40\) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[12]~40\,
	combout => \inst2|psac_d_sharp|Res_2[13]~41_combout\,
	cout => \inst2|psac_d_sharp|Res_2[13]~42\);

-- Location: LCCOMB_X50_Y29_N28
\inst2|psac_c_sharp|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[14]~43_combout\ = \inst2|psac_c_sharp|Res_2[13]~42\ $ (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_c_sharp|Res_2[13]~42\,
	combout => \inst2|psac_c_sharp|Res_2[14]~43_combout\);

-- Location: LCCOMB_X63_Y23_N28
\inst2|psac_d_sharp|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[14]~43_combout\ = \inst2|psac_d_sharp|Res_2[13]~42\ $ (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_d_sharp|Res_2[13]~42\,
	combout => \inst2|psac_d_sharp|Res_2[14]~43_combout\);

-- Location: M9K_X51_Y27_N0
\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr8.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_g_sharp|altsyncram:Mux1_rtl_0|altsyncram_4jv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr9.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_a|altsyncram:Mux1_rtl_0|altsyncram_5jv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X57_Y26_N13
\inst2|x_a_sharp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[7]~27_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(7));

-- Location: LCCOMB_X57_Y26_N12
\inst2|x_a_sharp[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[7]~27_combout\ = (\inst2|x_a_sharp\(7) & (\inst2|x_a_sharp[6]~26\ $ (GND))) # (!\inst2|x_a_sharp\(7) & (!\inst2|x_a_sharp[6]~26\ & VCC))
-- \inst2|x_a_sharp[7]~28\ = CARRY((\inst2|x_a_sharp\(7) & !\inst2|x_a_sharp[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(7),
	datad => VCC,
	cin => \inst2|x_a_sharp[6]~26\,
	combout => \inst2|x_a_sharp[7]~27_combout\,
	cout => \inst2|x_a_sharp[7]~28\);

-- Location: M9K_X51_Y25_N0
\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr10.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_a_sharp|altsyncram:Mux1_rtl_0|altsyncram_dkv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr11.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_b|altsyncram:Mux1_rtl_0|altsyncram_ekv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X46_Y24_N23
\inst2|x_f[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f[12]~29_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f\(12));

-- Location: M9K_X37_Y31_N0
\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr4.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_e|altsyncram:Mux1_rtl_0|altsyncram_0jv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y24_N22
\inst2|x_f[12]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[12]~29_combout\ = (\inst2|x_f\(12) & (!\inst2|x_f[11]~28\)) # (!\inst2|x_f\(12) & ((\inst2|x_f[11]~28\) # (GND)))
-- \inst2|x_f[12]~30\ = CARRY((!\inst2|x_f[11]~28\) # (!\inst2|x_f\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f\(12),
	datad => VCC,
	cin => \inst2|x_f[11]~28\,
	combout => \inst2|x_f[12]~29_combout\,
	cout => \inst2|x_f[12]~30\);

-- Location: M9K_X51_Y24_N0
\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr5.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_f|altsyncram:Mux1_rtl_0|altsyncram_1jv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr6.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_f_sharp|altsyncram:Mux1_rtl_0|altsyncram_2jv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr7.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_g|altsyncram:Mux1_rtl_0|altsyncram_3jv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_c|altsyncram:Mux1_rtl_0|altsyncram_siv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr1.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_c_sharp|altsyncram:Mux1_rtl_0|altsyncram_tiv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr2.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_d|altsyncram:Mux1_rtl_0|altsyncram_uiv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X62_Y26_N11
\inst2|x_d_sharp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[5]~20_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(5));

-- Location: LCCOMB_X62_Y26_N10
\inst2|x_d_sharp[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[5]~20_combout\ = (\inst2|x_d_sharp\(5) & ((GND) # (!\inst2|x_d_sharp[4]~19\))) # (!\inst2|x_d_sharp\(5) & (\inst2|x_d_sharp[4]~19\ $ (GND)))
-- \inst2|x_d_sharp[5]~21\ = CARRY((\inst2|x_d_sharp\(5)) # (!\inst2|x_d_sharp[4]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d_sharp\(5),
	datad => VCC,
	cin => \inst2|x_d_sharp[4]~19\,
	combout => \inst2|x_d_sharp[5]~20_combout\,
	cout => \inst2|x_d_sharp[5]~21\);

-- Location: M9K_X64_Y23_N0
\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000B7FEA0000CDFEF0000CAFF18000937F44000987F34000C2BE6C000C23E020",
	mem_init0 => X"00F8DF92000CB9FCA000861EBA000E36F6600090AE0E000A4CF9E000D88EC1000D77631000E937A9000F8577900081E7E500083270D000BB869D000EB7A43000F5DB53000C61ACB000EF2BDB000D68BC7000BDB3D70008F93CF000A063DF0019F82C00018BBD50001D19D8800194AC98001D50C04001883564001BAE4B4001F145CC001E5B85C00195180200189C862001A671D200184908A001E3C16A0015A7FDA0015B1F0600162CEA600145B79600137E7B600164478E0010A3BAE001766A9E0013E0A3E0010153FE0011E2241001267CA1001121CE1001444D910016FD5D100143A4B100111F9710015299F100110C9090014331890015E60490014C0049",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MAGHK.VGA_contr3.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "my_fancy_application:inst2|PSAC:psac_d_sharp|altsyncram:Mux1_rtl_0|altsyncram_viv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fpga_clk~inputclkctrl_outclk\,
	portaaddr => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X69_Y26_N13
\inst4|b2v_inst_right|TXReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~2_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(14));

-- Location: LCCOMB_X24_Y20_N10
\i_hs_gen|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_hs_gen|Equal0~2_combout\ = (!\i_pixcounter|hcnti\(5) & !\i_pixcounter|hcnti\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(5),
	datad => \i_pixcounter|hcnti\(6),
	combout => \i_hs_gen|Equal0~2_combout\);

-- Location: LCCOMB_X26_Y21_N0
\inst3|process_3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~10_combout\ = (\i_linecounter|vcnti\(7)) # (((\i_linecounter|vcnti\(9)) # (\i_linecounter|vcnti\(6))) # (!\i_linecounter|vcnti\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(7),
	datab => \i_linecounter|vcnti\(8),
	datac => \i_linecounter|vcnti\(9),
	datad => \i_linecounter|vcnti\(6),
	combout => \inst3|process_3~10_combout\);

-- Location: LCCOMB_X24_Y19_N0
\inst3|process_3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~11_combout\ = (\i_linecounter|vcnti\(5) & ((\i_linecounter|vcnti\(2)) # ((\i_linecounter|vcnti\(1)) # (\i_linecounter|vcnti\(0))))) # (!\i_linecounter|vcnti\(5) & (\i_linecounter|vcnti\(2) & (\i_linecounter|vcnti\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(5),
	datab => \i_linecounter|vcnti\(2),
	datac => \i_linecounter|vcnti\(1),
	datad => \i_linecounter|vcnti\(0),
	combout => \inst3|process_3~11_combout\);

-- Location: LCCOMB_X26_Y19_N24
\inst3|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_0~1_combout\ = (!\i_linecounter|vcnti\(3) & !\i_linecounter|vcnti\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_linecounter|vcnti\(3),
	datad => \i_linecounter|vcnti\(4),
	combout => \inst3|process_0~1_combout\);

-- Location: LCCOMB_X26_Y19_N2
\inst3|process_3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~14_combout\ = (!\i_linecounter|vcnti\(5) & (\inst3|process_0~1_combout\ & ((!\i_linecounter|vcnti\(1)) # (!\i_linecounter|vcnti\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(2),
	datab => \i_linecounter|vcnti\(5),
	datac => \i_linecounter|vcnti\(1),
	datad => \inst3|process_0~1_combout\,
	combout => \inst3|process_3~14_combout\);

-- Location: LCCOMB_X26_Y19_N12
\inst3|process_3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~15_combout\ = (\i_linecounter|vcnti\(2) & ((\i_linecounter|vcnti\(1)) # (\i_linecounter|vcnti\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(2),
	datac => \i_linecounter|vcnti\(1),
	datad => \i_linecounter|vcnti\(0),
	combout => \inst3|process_3~15_combout\);

-- Location: LCCOMB_X25_Y20_N10
\inst3|process_3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~23_combout\ = (\inst3|process_3~21_combout\ & ((\i_pixcounter|hcnti\(6) & (!\inst3|LessThan36~0_combout\)) # (!\i_pixcounter|hcnti\(6) & ((\inst3|process_3~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|LessThan36~0_combout\,
	datab => \inst3|process_3~22_combout\,
	datac => \i_pixcounter|hcnti\(6),
	datad => \inst3|process_3~21_combout\,
	combout => \inst3|process_3~23_combout\);

-- Location: LCCOMB_X25_Y20_N30
\inst3|process_3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~27_combout\ = (\i_pixcounter|hcnti\(4) & (((!\i_pixcounter|hcnti\(2) & !\i_pixcounter|hcnti\(3))) # (!\i_pixcounter|hcnti\(5)))) # (!\i_pixcounter|hcnti\(4) & (((\i_pixcounter|hcnti\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(2),
	datab => \i_pixcounter|hcnti\(4),
	datac => \i_pixcounter|hcnti\(5),
	datad => \i_pixcounter|hcnti\(3),
	combout => \inst3|process_3~27_combout\);

-- Location: LCCOMB_X24_Y19_N26
\inst3|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_0~2_combout\ = (!\i_linecounter|vcnti\(7) & !\i_linecounter|vcnti\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_linecounter|vcnti\(7),
	datad => \i_linecounter|vcnti\(6),
	combout => \inst3|process_0~2_combout\);

-- Location: LCCOMB_X26_Y20_N24
\inst3|process_3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~34_combout\ = (\i_pixcounter|hcnti\(8) & ((\i_pixcounter|hcnti\(9)) # ((\i_pixcounter|hcnti\(6)) # (\i_pixcounter|hcnti\(7))))) # (!\i_pixcounter|hcnti\(8) & (!\i_pixcounter|hcnti\(9) & (\i_pixcounter|hcnti\(6) & 
-- \i_pixcounter|hcnti\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(8),
	datab => \i_pixcounter|hcnti\(9),
	datac => \i_pixcounter|hcnti\(6),
	datad => \i_pixcounter|hcnti\(7),
	combout => \inst3|process_3~34_combout\);

-- Location: LCCOMB_X26_Y20_N10
\inst3|process_3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~38_combout\ = (!\i_pixcounter|hcnti\(8) & (!\i_pixcounter|hcnti\(9) & (\i_pixcounter|hcnti\(6) & \i_pixcounter|hcnti\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(8),
	datab => \i_pixcounter|hcnti\(9),
	datac => \i_pixcounter|hcnti\(6),
	datad => \i_pixcounter|hcnti\(7),
	combout => \inst3|process_3~38_combout\);

-- Location: LCCOMB_X25_Y20_N8
\inst3|process_3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~40_combout\ = (!\i_pixcounter|hcnti\(2) & (\inst3|process_3~33_combout\ & ((!\i_pixcounter|hcnti\(0)) # (!\i_pixcounter|hcnti\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(2),
	datab => \i_pixcounter|hcnti\(1),
	datac => \i_pixcounter|hcnti\(0),
	datad => \inst3|process_3~33_combout\,
	combout => \inst3|process_3~40_combout\);

-- Location: LCCOMB_X25_Y20_N26
\inst3|pixcode_out[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~4_combout\ = (\i_pixcounter|hcnti\(4) & (((!\i_pixcounter|hcnti\(5))))) # (!\i_pixcounter|hcnti\(4) & ((\i_pixcounter|hcnti\(5) & ((!\i_pixcounter|hcnti\(3)) # (!\i_pixcounter|hcnti\(2)))) # (!\i_pixcounter|hcnti\(5) & 
-- ((\i_pixcounter|hcnti\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(2),
	datab => \i_pixcounter|hcnti\(4),
	datac => \i_pixcounter|hcnti\(5),
	datad => \i_pixcounter|hcnti\(3),
	combout => \inst3|pixcode_out[1]~4_combout\);

-- Location: LCCOMB_X25_Y20_N12
\inst3|pixcode_out[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~5_combout\ = (\inst3|pixcode_out[1]~4_combout\ & (\inst3|process_3~21_combout\ & (!\i_pixcounter|hcnti\(6) & \inst3|process_3~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~4_combout\,
	datab => \inst3|process_3~21_combout\,
	datac => \i_pixcounter|hcnti\(6),
	datad => \inst3|process_3~36_combout\,
	combout => \inst3|pixcode_out[1]~5_combout\);

-- Location: LCCOMB_X26_Y19_N8
\inst3|pixcode_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~6_combout\ = (((!\i_pixcounter|hcnti\(4) & !\i_pixcounter|hcnti\(5))) # (!\i_pixcounter|hcnti\(6))) # (!\i_pixcounter|hcnti\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(4),
	datab => \i_pixcounter|hcnti\(9),
	datac => \i_pixcounter|hcnti\(6),
	datad => \i_pixcounter|hcnti\(5),
	combout => \inst3|pixcode_out~6_combout\);

-- Location: LCCOMB_X26_Y19_N26
\inst3|pixcode_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~7_combout\ = (((!\i_pixcounter|hcnti\(3) & !\i_pixcounter|hcnti\(2))) # (!\i_pixcounter|hcnti\(9))) # (!\i_pixcounter|hcnti\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(3),
	datab => \i_pixcounter|hcnti\(6),
	datac => \i_pixcounter|hcnti\(9),
	datad => \i_pixcounter|hcnti\(2),
	combout => \inst3|pixcode_out~7_combout\);

-- Location: LCCOMB_X26_Y19_N20
\inst3|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_0~3_combout\ = (!\i_linecounter|vcnti\(2) & (!\i_linecounter|vcnti\(7) & (!\i_linecounter|vcnti\(1) & !\i_linecounter|vcnti\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(2),
	datab => \i_linecounter|vcnti\(7),
	datac => \i_linecounter|vcnti\(1),
	datad => \i_linecounter|vcnti\(0),
	combout => \inst3|process_0~3_combout\);

-- Location: LCCOMB_X26_Y19_N30
\inst3|pixcode_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~8_combout\ = (\inst3|pixcode_out~7_combout\ & (\inst3|pixcode_out~6_combout\ & ((!\inst3|process_0~3_combout\) # (!\inst3|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out~7_combout\,
	datab => \inst3|process_0~1_combout\,
	datac => \inst3|pixcode_out~6_combout\,
	datad => \inst3|process_0~3_combout\,
	combout => \inst3|pixcode_out~8_combout\);

-- Location: LCCOMB_X26_Y20_N2
\inst3|LessThan7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~4_combout\ = (!\i_pixcounter|hcnti\(8) & (!\i_pixcounter|hcnti\(9) & (!\i_pixcounter|hcnti\(6) & !\i_pixcounter|hcnti\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(8),
	datab => \i_pixcounter|hcnti\(9),
	datac => \i_pixcounter|hcnti\(6),
	datad => \i_pixcounter|hcnti\(7),
	combout => \inst3|LessThan7~4_combout\);

-- Location: LCCOMB_X25_Y19_N0
\inst3|LessThan11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~0_combout\ = (\i_linecounter|vcnti\(1)) # ((\i_linecounter|vcnti\(3)) # ((\i_linecounter|vcnti\(2)) # (\i_linecounter|vcnti\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(1),
	datab => \i_linecounter|vcnti\(3),
	datac => \i_linecounter|vcnti\(2),
	datad => \i_linecounter|vcnti\(0),
	combout => \inst3|LessThan11~0_combout\);

-- Location: LCCOMB_X25_Y19_N30
\inst3|LessThan11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~1_combout\ = (!\i_linecounter|vcnti\(9) & (((!\i_linecounter|vcnti\(8)) # (!\inst3|LessThan11~0_combout\)) # (!\i_linecounter|vcnti\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(4),
	datab => \inst3|LessThan11~0_combout\,
	datac => \i_linecounter|vcnti\(8),
	datad => \i_linecounter|vcnti\(9),
	combout => \inst3|LessThan11~1_combout\);

-- Location: LCCOMB_X29_Y23_N26
\inst3|Mult0|mult_core|romout[0][7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mult0|mult_core|romout[0][7]~1_combout\ = \inst|current_volume\(2) $ (((\inst|current_volume\(0) & (\inst|current_volume\(3) & \inst|current_volume\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(0),
	datab => \inst|current_volume\(3),
	datac => \inst|current_volume\(2),
	datad => \inst|current_volume\(1),
	combout => \inst3|Mult0|mult_core|romout[0][7]~1_combout\);

-- Location: LCCOMB_X29_Y23_N6
\inst3|Mult0|mult_core|romout[0][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mult0|mult_core|romout[0][5]~3_combout\ = (\inst|current_volume\(0) & (((!\inst|current_volume\(2) & !\inst|current_volume\(1))) # (!\inst|current_volume\(3)))) # (!\inst|current_volume\(0) & (\inst|current_volume\(3) & (\inst|current_volume\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(0),
	datab => \inst|current_volume\(3),
	datac => \inst|current_volume\(2),
	datad => \inst|current_volume\(1),
	combout => \inst3|Mult0|mult_core|romout[0][5]~3_combout\);

-- Location: LCCOMB_X69_Y23_N2
\inst3|Mult0|mult_core|romout[0][2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mult0|mult_core|romout[0][2]~6_combout\ = \inst|current_volume\(2) $ (((!\inst|current_volume\(0) & \inst|current_volume\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(0),
	datac => \inst|current_volume\(2),
	datad => \inst|current_volume\(1),
	combout => \inst3|Mult0|mult_core|romout[0][2]~6_combout\);

-- Location: LCCOMB_X26_Y21_N24
\inst3|LessThan11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~2_combout\ = (\i_linecounter|vcnti\(8) & ((\i_linecounter|vcnti\(7)) # ((\i_linecounter|vcnti\(5)) # (\i_linecounter|vcnti\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(7),
	datab => \i_linecounter|vcnti\(5),
	datac => \i_linecounter|vcnti\(8),
	datad => \i_linecounter|vcnti\(6),
	combout => \inst3|LessThan11~2_combout\);

-- Location: LCCOMB_X25_Y21_N16
\inst3|pixcode_out[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~25_combout\ = (\inst3|pixcode_out~20_combout\ & (!\inst3|process_2~2_combout\ & !\inst3|LessThan11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out~20_combout\,
	datac => \inst3|process_2~2_combout\,
	datad => \inst3|LessThan11~2_combout\,
	combout => \inst3|pixcode_out[1]~25_combout\);

-- Location: LCCOMB_X30_Y21_N28
\inst3|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add7~0_combout\ = (\inst|current_panning\(0)) # (((\inst|current_panning\(1)) # (\inst|current_panning\(2))) # (!\inst|current_panning\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(0),
	datab => \inst|current_panning\(3),
	datac => \inst|current_panning\(1),
	datad => \inst|current_panning\(2),
	combout => \inst3|Add7~0_combout\);

-- Location: LCCOMB_X29_Y21_N0
\inst3|Add10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~16_combout\ = (\inst|current_panning\(3) & \inst3|Add10~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|current_panning\(3),
	datad => \inst3|Add10~10_combout\,
	combout => \inst3|Add10~16_combout\);

-- Location: LCCOMB_X29_Y21_N2
\inst3|Add10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~17_combout\ = (\inst|current_panning\(3) & \inst3|Add10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|current_panning\(3),
	datac => \inst3|Add10~8_combout\,
	combout => \inst3|Add10~17_combout\);

-- Location: LCCOMB_X29_Y21_N4
\inst3|Add10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~18_combout\ = (\inst|current_panning\(3) & \inst3|Add10~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|current_panning\(3),
	datad => \inst3|Add10~6_combout\,
	combout => \inst3|Add10~18_combout\);

-- Location: LCCOMB_X29_Y21_N6
\inst3|Add10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~19_combout\ = (\inst|current_panning\(3) & \inst3|Add10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|current_panning\(3),
	datad => \inst3|Add10~4_combout\,
	combout => \inst3|Add10~19_combout\);

-- Location: LCCOMB_X29_Y21_N8
\inst3|Add10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~20_combout\ = (\inst3|Add10~2_combout\) # (!\inst|current_panning\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|current_panning\(3),
	datac => \inst3|Add10~2_combout\,
	combout => \inst3|Add10~20_combout\);

-- Location: LCCOMB_X29_Y21_N10
\inst3|Add10~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add10~21_combout\ = (\inst3|Add10~0_combout\) # (!\inst|current_panning\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|current_panning\(3),
	datac => \inst3|Add10~0_combout\,
	combout => \inst3|Add10~21_combout\);

-- Location: LCCOMB_X67_Y21_N24
\inst3|balr_ctrl[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|balr_ctrl[3]~0_combout\ = (\inst|current_panning\(2) $ (((!\inst|current_panning\(0) & !\inst|current_panning\(1))))) # (!\inst|current_panning\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst3|balr_ctrl[3]~0_combout\);

-- Location: LCCOMB_X49_Y21_N18
\inst3|balr_ctrl[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|balr_ctrl[2]~1_combout\ = (\inst|current_panning\(1) $ (!\inst|current_panning\(0))) # (!\inst|current_panning\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst|current_panning\(1),
	datac => \inst|current_panning\(0),
	combout => \inst3|balr_ctrl[2]~1_combout\);

-- Location: LCCOMB_X49_Y21_N28
\inst3|balr_ctrl[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|balr_ctrl[1]~2_combout\ = (!\inst|current_panning\(0)) # (!\inst|current_panning\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datac => \inst|current_panning\(0),
	combout => \inst3|balr_ctrl[1]~2_combout\);

-- Location: LCCOMB_X30_Y21_N30
\inst3|pixcode_out[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~26_combout\ = (\inst|current_panning\(3) & (!\inst3|Add10~14_combout\ & ((\inst3|LessThan10~18_combout\) # (\inst3|Add10~12_combout\)))) # (!\inst|current_panning\(3) & (\inst3|LessThan10~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|LessThan10~18_combout\,
	datab => \inst|current_panning\(3),
	datac => \inst3|Add10~14_combout\,
	datad => \inst3|Add10~12_combout\,
	combout => \inst3|pixcode_out[1]~26_combout\);

-- Location: LCCOMB_X25_Y21_N18
\inst3|pixcode_out[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~27_combout\ = (!\inst3|pixcode_out~14_combout\ & (\inst3|pixcode_out[1]~25_combout\ & (!\inst3|pixcode_out[1]~26_combout\ & \inst3|LessThan11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out~14_combout\,
	datab => \inst3|pixcode_out[1]~25_combout\,
	datac => \inst3|pixcode_out[1]~26_combout\,
	datad => \inst3|LessThan11~1_combout\,
	combout => \inst3|pixcode_out[1]~27_combout\);

-- Location: LCCOMB_X25_Y21_N4
\inst3|pixcode_out[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~28_combout\ = (\inst|MIDI\(4) & !\inst3|pixcode_out~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|MIDI\(4),
	datad => \inst3|pixcode_out~14_combout\,
	combout => \inst3|pixcode_out[1]~28_combout\);

-- Location: LCCOMB_X25_Y21_N14
\inst3|pixcode_out[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~29_combout\ = (\inst3|pixcode_out[1]~22_combout\ & ((\inst3|pixcode_out~21_combout\ & (!\inst3|pixcode_out[1]~28_combout\)) # (!\inst3|pixcode_out~21_combout\ & ((!\inst3|pixcode_out[1]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~22_combout\,
	datab => \inst3|pixcode_out~21_combout\,
	datac => \inst3|pixcode_out[1]~28_combout\,
	datad => \inst3|pixcode_out[1]~27_combout\,
	combout => \inst3|pixcode_out[1]~29_combout\);

-- Location: LCCOMB_X28_Y21_N4
\inst3|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~0_combout\ = (\i_linecounter|vcnti\(1)) # ((\inst|current_panning\(0) & !\inst|current_panning\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(0),
	datab => \inst|current_panning\(3),
	datac => \i_linecounter|vcnti\(1),
	combout => \inst3|LessThan6~0_combout\);

-- Location: LCCOMB_X28_Y21_N6
\inst3|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~1_combout\ = (\inst3|LessThan6~0_combout\ & ((\i_linecounter|vcnti\(2)) # ((\inst|current_panning\(1) & !\inst|current_panning\(3))))) # (!\inst3|LessThan6~0_combout\ & (\inst|current_panning\(1) & (!\inst|current_panning\(3) & 
-- \i_linecounter|vcnti\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(1),
	datab => \inst3|LessThan6~0_combout\,
	datac => \inst|current_panning\(3),
	datad => \i_linecounter|vcnti\(2),
	combout => \inst3|LessThan6~1_combout\);

-- Location: LCCOMB_X28_Y21_N24
\inst3|LessThan6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~2_combout\ = (\inst|current_panning\(2) & !\inst|current_panning\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|current_panning\(2),
	datac => \inst|current_panning\(3),
	combout => \inst3|LessThan6~2_combout\);

-- Location: LCCOMB_X28_Y21_N10
\inst3|LessThan6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~3_combout\ = ((\inst3|LessThan6~1_combout\ & (!\i_linecounter|vcnti\(3) & !\inst3|LessThan6~2_combout\)) # (!\inst3|LessThan6~1_combout\ & ((!\inst3|LessThan6~2_combout\) # (!\i_linecounter|vcnti\(3))))) # (!\i_linecounter|vcnti\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|LessThan6~1_combout\,
	datab => \i_linecounter|vcnti\(4),
	datac => \i_linecounter|vcnti\(3),
	datad => \inst3|LessThan6~2_combout\,
	combout => \inst3|LessThan6~3_combout\);

-- Location: LCCOMB_X28_Y21_N28
\inst3|LessThan6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~4_combout\ = \i_linecounter|vcnti\(2) $ (((\inst|current_panning\(3)) # (!\inst|current_panning\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(1),
	datac => \inst|current_panning\(3),
	datad => \i_linecounter|vcnti\(2),
	combout => \inst3|LessThan6~4_combout\);

-- Location: LCCOMB_X28_Y21_N22
\inst3|LessThan6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~5_combout\ = (!\inst3|LessThan6~4_combout\ & (\i_linecounter|vcnti\(3) $ (((\inst|current_panning\(2) & !\inst|current_panning\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(3),
	datab => \inst|current_panning\(2),
	datac => \inst|current_panning\(3),
	datad => \inst3|LessThan6~4_combout\,
	combout => \inst3|LessThan6~5_combout\);

-- Location: LCCOMB_X28_Y21_N16
\inst3|LessThan6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~6_combout\ = (!\i_linecounter|vcnti\(0) & (\i_linecounter|vcnti\(1) $ (((\inst|current_panning\(0) & !\inst|current_panning\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(0),
	datab => \inst|current_panning\(3),
	datac => \i_linecounter|vcnti\(1),
	datad => \i_linecounter|vcnti\(0),
	combout => \inst3|LessThan6~6_combout\);

-- Location: LCCOMB_X28_Y21_N20
\inst3|LessThan6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~7_combout\ = (\inst3|LessThan6~3_combout\) # ((\inst3|LessThan6~5_combout\ & (\inst3|LessThan6~6_combout\ & !\inst1|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|LessThan6~5_combout\,
	datab => \inst3|LessThan6~6_combout\,
	datac => \inst1|process_0~0_combout\,
	datad => \inst3|LessThan6~3_combout\,
	combout => \inst3|LessThan6~7_combout\);

-- Location: LCCOMB_X28_Y21_N14
\inst3|LessThan6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~8_combout\ = (\i_linecounter|vcnti\(5) & (\inst3|LessThan6~7_combout\ & ((\inst|current_panning\(3)) # (!\inst|current_panning\(0))))) # (!\i_linecounter|vcnti\(5) & ((\inst|current_panning\(3)) # ((\inst3|LessThan6~7_combout\) # 
-- (!\inst|current_panning\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \i_linecounter|vcnti\(5),
	datac => \inst|current_panning\(0),
	datad => \inst3|LessThan6~7_combout\,
	combout => \inst3|LessThan6~8_combout\);

-- Location: LCCOMB_X26_Y21_N10
\inst3|LessThan6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~9_combout\ = (\i_linecounter|vcnti\(6) & (\inst1|process_0~0_combout\ & (\inst3|LessThan6~8_combout\ & \inst3|Add6~4_combout\))) # (!\i_linecounter|vcnti\(6) & ((\inst3|LessThan6~8_combout\) # ((\inst1|process_0~0_combout\ & 
-- \inst3|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(6),
	datab => \inst1|process_0~0_combout\,
	datac => \inst3|LessThan6~8_combout\,
	datad => \inst3|Add6~4_combout\,
	combout => \inst3|LessThan6~9_combout\);

-- Location: LCCOMB_X67_Y21_N26
\inst3|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add2~2_combout\ = \inst|current_panning\(2) $ (((\inst|current_panning\(0)) # (\inst|current_panning\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datac => \inst|current_panning\(0),
	datad => \inst|current_panning\(1),
	combout => \inst3|Add2~2_combout\);

-- Location: LCCOMB_X27_Y21_N30
\inst3|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add2~3_combout\ = ((!\inst|current_panning\(2) & (!\inst|current_panning\(0) & !\inst|current_panning\(1)))) # (!\inst|current_panning\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst3|Add2~3_combout\);

-- Location: LCCOMB_X67_Y21_N28
\inst3|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add2~4_combout\ = \inst|current_panning\(3) $ (((!\inst|current_panning\(2) & (!\inst|current_panning\(0) & !\inst|current_panning\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst3|Add2~4_combout\);

-- Location: LCCOMB_X26_Y21_N26
\inst3|pixcode_out[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~30_combout\ = (\inst3|LessThan11~1_combout\ & (!\inst3|pixcode_out~14_combout\ & !\inst3|LessThan11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|LessThan11~1_combout\,
	datac => \inst3|pixcode_out~14_combout\,
	datad => \inst3|LessThan11~2_combout\,
	combout => \inst3|pixcode_out[1]~30_combout\);

-- Location: LCCOMB_X25_Y22_N20
\inst3|pixcode_out[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~35_combout\ = (\inst3|process_3~42_combout\ & (((!\inst|MIDI\(0))))) # (!\inst3|process_3~42_combout\ & (\inst3|process_3~39_combout\ & ((!\inst|MIDI\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~39_combout\,
	datab => \inst3|process_3~42_combout\,
	datac => \inst|MIDI\(0),
	datad => \inst|MIDI\(1),
	combout => \inst3|pixcode_out[1]~35_combout\);

-- Location: LCCOMB_X25_Y22_N22
\inst3|pixcode_out[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~36_combout\ = (!\inst3|process_3~39_combout\ & (!\inst3|process_3~42_combout\ & (!\inst3|process_3~36_combout\ & !\inst|MIDI\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~39_combout\,
	datab => \inst3|process_3~42_combout\,
	datac => \inst3|process_3~36_combout\,
	datad => \inst|MIDI\(2),
	combout => \inst3|pixcode_out[1]~36_combout\);

-- Location: LCCOMB_X25_Y21_N24
\inst3|pixcode_out[1]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~39_combout\ = (\inst3|process_3~23_combout\ & (!\inst|MIDI\(5))) # (!\inst3|process_3~23_combout\ & (((\inst3|process_3~26_combout\ & !\inst|MIDI\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~23_combout\,
	datab => \inst|MIDI\(5),
	datac => \inst3|process_3~26_combout\,
	datad => \inst|MIDI\(6),
	combout => \inst3|pixcode_out[1]~39_combout\);

-- Location: LCCOMB_X25_Y21_N10
\inst3|pixcode_out[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~40_combout\ = (!\inst3|process_3~26_combout\ & !\inst3|process_3~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|process_3~26_combout\,
	datad => \inst3|process_3~23_combout\,
	combout => \inst3|pixcode_out[1]~40_combout\);

-- Location: LCCOMB_X25_Y21_N12
\inst3|pixcode_out[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~41_combout\ = (\inst3|pixcode_out[1]~39_combout\) # ((\inst3|pixcode_out[1]~40_combout\ & (\inst3|process_3~28_combout\ & !\inst|MIDI\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~40_combout\,
	datab => \inst3|process_3~28_combout\,
	datac => \inst|MIDI\(7),
	datad => \inst3|pixcode_out[1]~39_combout\,
	combout => \inst3|pixcode_out[1]~41_combout\);

-- Location: LCCOMB_X26_Y22_N2
\inst3|pixcode_out[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~42_combout\ = ((!\i_pixcounter|hcnti\(5) & ((!\i_pixcounter|hcnti\(4)) # (!\i_pixcounter|hcnti\(3))))) # (!\inst|MIDI\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(3),
	datab => \i_pixcounter|hcnti\(4),
	datac => \i_pixcounter|hcnti\(5),
	datad => \inst|MIDI\(11),
	combout => \inst3|pixcode_out[1]~42_combout\);

-- Location: LCCOMB_X26_Y22_N4
\inst3|pixcode_out[1]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~43_combout\ = ((\i_pixcounter|hcnti\(6)) # ((\inst3|pixcode_out[1]~42_combout\) # (!\i_pixcounter|hcnti\(7)))) # (!\inst3|process_3~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~47_combout\,
	datab => \i_pixcounter|hcnti\(6),
	datac => \i_pixcounter|hcnti\(7),
	datad => \inst3|pixcode_out[1]~42_combout\,
	combout => \inst3|pixcode_out[1]~43_combout\);

-- Location: LCCOMB_X26_Y22_N26
\inst3|process_3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~46_combout\ = (!\inst3|process_3~10_combout\ & (!\inst3|process_3~12_combout\ & (\inst3|process_3~8_combout\ & \inst3|process_3~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~10_combout\,
	datab => \inst3|process_3~12_combout\,
	datac => \inst3|process_3~8_combout\,
	datad => \inst3|process_3~9_combout\,
	combout => \inst3|process_3~46_combout\);

-- Location: LCCOMB_X25_Y22_N26
\inst3|pixcode_out[1]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~49_combout\ = (\inst3|process_3~26_combout\) # (((\inst3|process_3~28_combout\) # (\inst3|process_3~45_combout\)) # (!\inst3|pixcode_out[6]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~26_combout\,
	datab => \inst3|pixcode_out[6]~0_combout\,
	datac => \inst3|process_3~28_combout\,
	datad => \inst3|process_3~45_combout\,
	combout => \inst3|pixcode_out[1]~49_combout\);

-- Location: LCCOMB_X25_Y22_N4
\inst3|pixcode_out[1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~50_combout\ = (\inst3|process_3~31_combout\ & (!\inst3|process_3~42_combout\ & (!\inst3|process_3~23_combout\ & \inst3|process_3~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~31_combout\,
	datab => \inst3|process_3~42_combout\,
	datac => \inst3|process_3~23_combout\,
	datad => \inst3|process_3~36_combout\,
	combout => \inst3|pixcode_out[1]~50_combout\);

-- Location: LCCOMB_X25_Y22_N14
\inst3|pixcode_out[1]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~51_combout\ = (\inst3|pixcode_out[1]~49_combout\ & (\inst3|pixcode_out[1]~50_combout\ & !\inst3|pixcode_out[1]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~49_combout\,
	datab => \inst3|pixcode_out[1]~50_combout\,
	datac => \inst3|pixcode_out[1]~22_combout\,
	combout => \inst3|pixcode_out[1]~51_combout\);

-- Location: FF_X25_Y23_N13
\i_pixreg|pixcode2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixreg|pixcode2~3_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixreg|pixcode2\(5));

-- Location: FF_X24_Y20_N27
\i_pixreg|pixcode2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixreg|pixcode2~4_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixreg|pixcode2\(0));

-- Location: LCCOMB_X25_Y21_N22
\inst3|pixcode_out[4]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[4]~56_combout\ = (!\inst3|process_3~39_combout\ & !\inst3|process_3~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|process_3~39_combout\,
	datac => \inst3|process_3~42_combout\,
	combout => \inst3|pixcode_out[4]~56_combout\);

-- Location: LCCOMB_X25_Y21_N8
\inst3|pixcode_out[4]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[4]~58_combout\ = (\inst3|pixcode_out[1]~22_combout\) # ((\inst3|pixcode_out[4]~56_combout\ & ((!\inst3|pixcode_out[4]~57_combout\) # (!\inst3|pixcode_out[1]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~40_combout\,
	datab => \inst3|pixcode_out[4]~57_combout\,
	datac => \inst3|pixcode_out[4]~56_combout\,
	datad => \inst3|pixcode_out[1]~22_combout\,
	combout => \inst3|pixcode_out[4]~58_combout\);

-- Location: FF_X24_Y20_N7
\i_pixreg|pixcode2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixreg|pixcode2~6_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixreg|pixcode2\(3));

-- Location: FF_X72_Y26_N15
\inst1|result_r[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~2_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(29));

-- Location: FF_X69_Y26_N7
\inst4|b2v_inst_right|TXReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~3_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(13));

-- Location: LCCOMB_X69_Y26_N12
\inst4|b2v_inst_right|TXReg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~2_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_r\(29)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_right|TXReg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|TXReg\(13),
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datad => \inst1|result_r\(29),
	combout => \inst4|b2v_inst_right|TXReg~2_combout\);

-- Location: LCCOMB_X48_Y23_N0
\inst|current_volume[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_volume[3]~1_combout\ = (!\inst|current_volume\(2) & (!\inst|current_volume\(3) & (!\inst|current_volume\(1) & !\inst|current_volume\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(2),
	datab => \inst|current_volume\(3),
	datac => \inst|current_volume\(1),
	datad => \inst|current_volume\(0),
	combout => \inst|current_volume[3]~1_combout\);

-- Location: LCCOMB_X48_Y23_N12
\inst|current_volume~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_volume~4_combout\ = (!\inst|current_volume\(0) & ((\inst|current_volume\(2)) # ((\inst|current_volume\(3)) # (\inst|current_volume\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(2),
	datab => \inst|current_volume\(3),
	datac => \inst|current_volume\(1),
	datad => \inst|current_volume\(0),
	combout => \inst|current_volume~4_combout\);

-- Location: LCCOMB_X49_Y21_N6
\inst|current_panning~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning~7_combout\ = ((\inst|current_panning\(2) & (\inst|current_panning\(1) & \inst|current_panning\(0)))) # (!\inst|current_panning\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst|current_panning\(2),
	datac => \inst|current_panning\(1),
	datad => \inst|current_panning\(0),
	combout => \inst|current_panning~7_combout\);

-- Location: LCCOMB_X49_Y21_N22
\inst|current_panning[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning[2]~11_combout\ = (\inst|current_panning\(1) & (!\inst|last_set\(3) & (\inst|current_panning\(0) & \inst|set\(3)))) # (!\inst|current_panning\(1) & (!\inst|current_panning\(0) & ((\inst|last_set\(3)) # (!\inst|set\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|last_set\(3),
	datab => \inst|current_panning\(1),
	datac => \inst|current_panning\(0),
	datad => \inst|set\(3),
	combout => \inst|current_panning[2]~11_combout\);

-- Location: LCCOMB_X48_Y26_N20
\inst|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal2~1_combout\ = (!\inst|scancode\(1) & (\inst|scancode\(7) & \inst|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(1),
	datac => \inst|scancode\(7),
	datad => \inst|Equal2~0_combout\,
	combout => \inst|Equal2~1_combout\);

-- Location: LCCOMB_X48_Y26_N30
\inst|Equal22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal22~0_combout\ = (\inst|Equal2~1_combout\ & (\inst|Equal8~0_combout\ & (!\inst|scancode\(4) & !\inst|scancode\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal2~1_combout\,
	datab => \inst|Equal8~0_combout\,
	datac => \inst|scancode\(4),
	datad => \inst|scancode\(3),
	combout => \inst|Equal22~0_combout\);

-- Location: LCCOMB_X25_Y23_N12
\i_pixreg|pixcode2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixreg|pixcode2~3_combout\ = (\i_pixcounter|hcnti\(0) & ((\sram_data[13]~input_o\))) # (!\i_pixcounter|hcnti\(0) & (\sram_data[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(0),
	datac => \sram_data[5]~input_o\,
	datad => \sram_data[13]~input_o\,
	combout => \i_pixreg|pixcode2~3_combout\);

-- Location: LCCOMB_X24_Y20_N26
\i_pixreg|pixcode2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixreg|pixcode2~4_combout\ = (\i_pixcounter|hcnti\(0) & ((\sram_data[8]~input_o\))) # (!\i_pixcounter|hcnti\(0) & (\sram_data[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(0),
	datac => \sram_data[0]~input_o\,
	datad => \sram_data[8]~input_o\,
	combout => \i_pixreg|pixcode2~4_combout\);

-- Location: LCCOMB_X24_Y20_N6
\i_pixreg|pixcode2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixreg|pixcode2~6_combout\ = (\i_pixcounter|hcnti\(0) & ((\sram_data[11]~input_o\))) # (!\i_pixcounter|hcnti\(0) & (\sram_data[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(0),
	datac => \sram_data[3]~input_o\,
	datad => \sram_data[11]~input_o\,
	combout => \i_pixreg|pixcode2~6_combout\);

-- Location: LCCOMB_X72_Y26_N14
\inst1|result_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~2_combout\ = (\inst|current_panning\(3) & ((\i_hs5~q\ & ((\inst5|RDAC_out[15]~_Duplicate_1_q\))) # (!\i_hs5~q\ & (\inst1|Mult1|auto_generated|mac_out2~DATAOUT29\)))) # (!\inst|current_panning\(3) & 
-- (((\inst5|RDAC_out[15]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst1|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datac => \inst5|RDAC_out[15]~_Duplicate_1_q\,
	datad => \i_hs5~q\,
	combout => \inst1|result_r~2_combout\);

-- Location: FF_X72_Y26_N1
\inst1|result_r[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~3_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(28));

-- Location: FF_X69_Y26_N17
\inst4|b2v_inst_right|TXReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~4_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(12));

-- Location: LCCOMB_X69_Y26_N6
\inst4|b2v_inst_right|TXReg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~3_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst1|result_r\(28))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst4|b2v_inst_right|TXReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst1|result_r\(28),
	datad => \inst4|b2v_inst_right|TXReg\(12),
	combout => \inst4|b2v_inst_right|TXReg~3_combout\);

-- Location: LCCOMB_X48_Y26_N6
\inst|Equal30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal30~0_combout\ = (\inst|scancode\(2) & (!\inst|scancode\(6) & (!\inst|scancode\(1) & !\inst|scancode\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(2),
	datab => \inst|scancode\(6),
	datac => \inst|scancode\(1),
	datad => \inst|scancode\(8),
	combout => \inst|Equal30~0_combout\);

-- Location: FF_X70_Y22_N5
\inst5|LDAC_out[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|LDAC_out[1]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[1]~_Duplicate_1_q\);

-- Location: FF_X72_Y27_N9
\inst5|RDAC_out[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|RDAC_out[1]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[1]~_Duplicate_1_q\);

-- Location: FF_X70_Y26_N27
\inst5|RDAC_out[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|RDAC_out[2]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[2]~_Duplicate_1_q\);

-- Location: FF_X70_Y26_N29
\inst5|RDAC_out[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_r\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[3]~_Duplicate_1_q\);

-- Location: FF_X70_Y26_N15
\inst5|RDAC_out[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|RDAC_out[4]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[4]~_Duplicate_1_q\);

-- Location: FF_X70_Y26_N25
\inst5|RDAC_out[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_r\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[5]~_Duplicate_1_q\);

-- Location: FF_X70_Y26_N11
\inst5|RDAC_out[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|RDAC_out[6]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[6]~_Duplicate_1_q\);

-- Location: FF_X70_Y26_N21
\inst5|RDAC_out[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|RDAC_out[7]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[7]~_Duplicate_1_q\);

-- Location: FF_X70_Y26_N31
\inst5|RDAC_out[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_r\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[8]~_Duplicate_1_q\);

-- Location: FF_X72_Y26_N19
\inst5|RDAC_out[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_r\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[9]~_Duplicate_1_q\);

-- Location: FF_X72_Y24_N27
\inst5|RDAC_out[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_r\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[10]~_Duplicate_1_q\);

-- Location: FF_X72_Y26_N13
\inst5|RDAC_out[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|RDAC_out[11]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[11]~_Duplicate_1_q\);

-- Location: FF_X72_Y26_N7
\inst5|RDAC_out[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|RDAC_out[12]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[12]~_Duplicate_1_q\);

-- Location: FF_X72_Y26_N17
\inst5|RDAC_out[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|RDAC_out[13]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[13]~_Duplicate_1_q\);

-- Location: FF_X72_Y26_N3
\inst5|RDAC_out[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_r\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X72_Y26_N0
\inst1|result_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~3_combout\ = (\inst|current_panning\(3) & ((\i_hs5~q\ & (\inst5|RDAC_out[14]~_Duplicate_1_q\)) # (!\i_hs5~q\ & ((\inst1|Mult1|auto_generated|mac_out2~DATAOUT28\))))) # (!\inst|current_panning\(3) & (\inst5|RDAC_out[14]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst5|RDAC_out[14]~_Duplicate_1_q\,
	datac => \inst1|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datad => \i_hs5~q\,
	combout => \inst1|result_r~3_combout\);

-- Location: FF_X72_Y26_N29
\inst1|result_r[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~4_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(27));

-- Location: FF_X69_Y26_N3
\inst4|b2v_inst_right|TXReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~5_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(11));

-- Location: LCCOMB_X69_Y26_N16
\inst4|b2v_inst_right|TXReg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~4_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_r\(27)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_right|TXReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_right|TXReg\(11),
	datac => \inst4|b2v_inst_ctrl|cntr\(9),
	datad => \inst1|result_r\(27),
	combout => \inst4|b2v_inst_right|TXReg~4_combout\);

-- Location: LCCOMB_X72_Y26_N28
\inst1|result_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~4_combout\ = (\i_hs5~q\ & (\inst5|RDAC_out[13]~_Duplicate_1_q\)) # (!\i_hs5~q\ & ((\inst|current_panning\(3) & ((\inst1|Mult1|auto_generated|mac_out2~DATAOUT27\))) # (!\inst|current_panning\(3) & (\inst5|RDAC_out[13]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|RDAC_out[13]~_Duplicate_1_q\,
	datac => \inst|current_panning\(3),
	datad => \inst1|Mult1|auto_generated|mac_out2~DATAOUT27\,
	combout => \inst1|result_r~4_combout\);

-- Location: FF_X72_Y26_N31
\inst1|result_r[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~5_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(26));

-- Location: FF_X69_Y26_N5
\inst4|b2v_inst_right|TXReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~6_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(10));

-- Location: LCCOMB_X69_Y26_N2
\inst4|b2v_inst_right|TXReg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~5_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst1|result_r\(26))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst4|b2v_inst_right|TXReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result_r\(26),
	datac => \inst4|b2v_inst_right|TXReg\(10),
	datad => \inst4|b2v_inst_ctrl|cntr\(9),
	combout => \inst4|b2v_inst_right|TXReg~5_combout\);

-- Location: LCCOMB_X72_Y26_N30
\inst1|result_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~5_combout\ = (\i_hs5~q\ & (((\inst5|RDAC_out[12]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & ((\inst|current_panning\(3) & (\inst1|Mult1|auto_generated|mac_out2~DATAOUT26\)) # (!\inst|current_panning\(3) & 
-- ((\inst5|RDAC_out[12]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst1|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datac => \inst|current_panning\(3),
	datad => \inst5|RDAC_out[12]~_Duplicate_1_q\,
	combout => \inst1|result_r~5_combout\);

-- Location: FF_X72_Y26_N9
\inst1|result_r[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~6_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(25));

-- Location: FF_X69_Y26_N15
\inst4|b2v_inst_right|TXReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~7_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(9));

-- Location: LCCOMB_X69_Y26_N4
\inst4|b2v_inst_right|TXReg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~6_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_r\(25)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_right|TXReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_right|TXReg\(9),
	datad => \inst1|result_r\(25),
	combout => \inst4|b2v_inst_right|TXReg~6_combout\);

-- Location: LCCOMB_X72_Y26_N8
\inst1|result_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~6_combout\ = (\i_hs5~q\ & (((\inst5|RDAC_out[11]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & ((\inst|current_panning\(3) & (\inst1|Mult1|auto_generated|mac_out2~DATAOUT25\)) # (!\inst|current_panning\(3) & 
-- ((\inst5|RDAC_out[11]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst1|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datac => \inst|current_panning\(3),
	datad => \inst5|RDAC_out[11]~_Duplicate_1_q\,
	combout => \inst1|result_r~6_combout\);

-- Location: FF_X72_Y26_N11
\inst1|result_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~7_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(24));

-- Location: FF_X69_Y26_N25
\inst4|b2v_inst_right|TXReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~8_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(8));

-- Location: LCCOMB_X69_Y26_N14
\inst4|b2v_inst_right|TXReg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~7_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst1|result_r\(24))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst4|b2v_inst_right|TXReg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst1|result_r\(24),
	datad => \inst4|b2v_inst_right|TXReg\(8),
	combout => \inst4|b2v_inst_right|TXReg~7_combout\);

-- Location: LCCOMB_X68_Y26_N0
\inst4|b2v_inst_right|tx~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|tx~1_combout\ = (\inst4|b2v_inst_ctrl|cntr\(0) & (\inst4|b2v_inst_ctrl|cntr\(1) & \inst4|b2v_inst_ctrl|cntr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(0),
	datac => \inst4|b2v_inst_ctrl|cntr\(1),
	datad => \inst4|b2v_inst_ctrl|cntr\(2),
	combout => \inst4|b2v_inst_right|tx~1_combout\);

-- Location: LCCOMB_X72_Y26_N10
\inst1|result_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~7_combout\ = (\i_hs5~q\ & (((\inst5|RDAC_out[10]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & ((\inst|current_panning\(3) & (\inst1|Mult1|auto_generated|mac_out2~DATAOUT24\)) # (!\inst|current_panning\(3) & 
-- ((\inst5|RDAC_out[10]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst|current_panning\(3),
	datac => \inst1|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => \inst5|RDAC_out[10]~_Duplicate_1_q\,
	combout => \inst1|result_r~7_combout\);

-- Location: FF_X72_Y26_N21
\inst1|result_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~8_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(23));

-- Location: FF_X69_Y26_N19
\inst4|b2v_inst_right|TXReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~9_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(7));

-- Location: LCCOMB_X69_Y26_N24
\inst4|b2v_inst_right|TXReg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~8_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst1|result_r\(23))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst4|b2v_inst_right|TXReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|result_r\(23),
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datad => \inst4|b2v_inst_right|TXReg\(7),
	combout => \inst4|b2v_inst_right|TXReg~8_combout\);

-- Location: LCCOMB_X50_Y31_N10
\inst2|psac_a|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~8_combout\ = (\inst2|psac_a|inv_res_2~q\ & (\inst2|psac_a|Add1~6_combout\)) # (!\inst2|psac_a|inv_res_2~q\ & ((\inst2|psac_a|Res_2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|Add1~6_combout\,
	datac => \inst2|psac_a|Res_2\(4),
	datad => \inst2|psac_a|inv_res_2~q\,
	combout => \inst2|psac_a|Add1~8_combout\);

-- Location: LCCOMB_X49_Y27_N6
\inst2|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~2_combout\ = (\inst|MIDI\(9) & (\inst2|Add16~0_combout\)) # (!\inst|MIDI\(9) & ((\inst2|GS_A~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(9),
	datac => \inst2|Add16~0_combout\,
	datad => \inst2|GS_A~0_combout\,
	combout => \inst2|Add16~2_combout\);

-- Location: LCCOMB_X54_Y25_N18
\inst2|AS_B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~0_combout\ = (\inst|MIDI\(10) & ((\inst2|psac_a_sharp|inv_res_2~q\ & ((\inst2|psac_a_sharp|Add1~6_combout\))) # (!\inst2|psac_a_sharp|inv_res_2~q\ & (\inst2|psac_a_sharp|Res_2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(10),
	datab => \inst2|psac_a_sharp|Res_2\(4),
	datac => \inst2|psac_a_sharp|Add1~6_combout\,
	datad => \inst2|psac_a_sharp|inv_res_2~q\,
	combout => \inst2|AS_B~0_combout\);

-- Location: LCCOMB_X49_Y27_N10
\inst2|GS_A~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~1_combout\ = (\inst|MIDI\(8) & ((\inst2|psac_g_sharp|inv_res_2~q\ & (\inst2|psac_g_sharp|Add1~8_combout\)) # (!\inst2|psac_g_sharp|inv_res_2~q\ & ((\inst2|psac_g_sharp|Res_2\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Add1~8_combout\,
	datab => \inst|MIDI\(8),
	datac => \inst2|psac_g_sharp|inv_res_2~q\,
	datad => \inst2|psac_g_sharp|Res_2\(5),
	combout => \inst2|GS_A~1_combout\);

-- Location: LCCOMB_X53_Y27_N24
\inst2|Add16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~5_combout\ = (\inst|MIDI\(9) & (\inst2|Add16~3_combout\)) # (!\inst|MIDI\(9) & ((\inst2|GS_A~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(9),
	datac => \inst2|Add16~3_combout\,
	datad => \inst2|GS_A~1_combout\,
	combout => \inst2|Add16~5_combout\);

-- Location: LCCOMB_X54_Y25_N0
\inst2|AS_B~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~1_combout\ = (\inst|MIDI\(10) & ((\inst2|psac_a_sharp|inv_res_2~q\ & (\inst2|psac_a_sharp|Add1~8_combout\)) # (!\inst2|psac_a_sharp|inv_res_2~q\ & ((\inst2|psac_a_sharp|Res_2\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(10),
	datab => \inst2|psac_a_sharp|Add1~8_combout\,
	datac => \inst2|psac_a_sharp|inv_res_2~q\,
	datad => \inst2|psac_a_sharp|Res_2\(5),
	combout => \inst2|AS_B~1_combout\);

-- Location: LCCOMB_X49_Y27_N8
\inst2|GS_A~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~2_combout\ = (\inst|MIDI\(8) & ((\inst2|psac_g_sharp|inv_res_2~q\ & (\inst2|psac_g_sharp|Add1~10_combout\)) # (!\inst2|psac_g_sharp|inv_res_2~q\ & ((\inst2|psac_g_sharp|Res_2\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|inv_res_2~q\,
	datab => \inst2|psac_g_sharp|Add1~10_combout\,
	datac => \inst2|psac_g_sharp|Res_2\(6),
	datad => \inst|MIDI\(8),
	combout => \inst2|GS_A~2_combout\);

-- Location: LCCOMB_X49_Y27_N18
\inst2|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~8_combout\ = (\inst|MIDI\(9) & ((\inst2|Add16~6_combout\))) # (!\inst|MIDI\(9) & (\inst2|GS_A~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(9),
	datac => \inst2|GS_A~2_combout\,
	datad => \inst2|Add16~6_combout\,
	combout => \inst2|Add16~8_combout\);

-- Location: LCCOMB_X49_Y27_N28
\inst2|GS_A~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~3_combout\ = (\inst|MIDI\(8) & ((\inst2|psac_g_sharp|inv_res_2~q\ & ((\inst2|psac_g_sharp|Add1~12_combout\))) # (!\inst2|psac_g_sharp|inv_res_2~q\ & (\inst2|psac_g_sharp|Res_2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(8),
	datab => \inst2|psac_g_sharp|Res_2\(7),
	datac => \inst2|psac_g_sharp|Add1~12_combout\,
	datad => \inst2|psac_g_sharp|inv_res_2~q\,
	combout => \inst2|GS_A~3_combout\);

-- Location: LCCOMB_X56_Y25_N12
\inst2|AS_B~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~3_combout\ = (\inst|MIDI\(10) & ((\inst2|psac_a_sharp|inv_res_2~q\ & ((\inst2|psac_a_sharp|Add1~12_combout\))) # (!\inst2|psac_a_sharp|inv_res_2~q\ & (\inst2|psac_a_sharp|Res_2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(7),
	datab => \inst2|psac_a_sharp|inv_res_2~q\,
	datac => \inst|MIDI\(10),
	datad => \inst2|psac_a_sharp|Add1~12_combout\,
	combout => \inst2|AS_B~3_combout\);

-- Location: LCCOMB_X56_Y25_N14
\inst2|Add17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~11_combout\ = (\inst|MIDI\(11) & (\inst2|Add17~9_combout\)) # (!\inst|MIDI\(11) & ((\inst2|AS_B~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(11),
	datac => \inst2|Add17~9_combout\,
	datad => \inst2|AS_B~3_combout\,
	combout => \inst2|Add17~11_combout\);

-- Location: LCCOMB_X50_Y31_N16
\inst2|psac_a|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~20_combout\ = (\inst2|psac_a|inv_res_2~q\ & (\inst2|psac_a|Add1~18_combout\)) # (!\inst2|psac_a|inv_res_2~q\ & ((\inst2|psac_a|Res_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Add1~18_combout\,
	datab => \inst2|psac_a|inv_res_2~q\,
	datac => \inst2|psac_a|Res_2\(8),
	combout => \inst2|psac_a|Add1~20_combout\);

-- Location: LCCOMB_X52_Y27_N2
\inst2|Add16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~14_combout\ = (\inst|MIDI\(9) & (\inst2|Add16~12_combout\)) # (!\inst|MIDI\(9) & ((\inst2|GS_A~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add16~12_combout\,
	datab => \inst2|GS_A~4_combout\,
	datad => \inst|MIDI\(9),
	combout => \inst2|Add16~14_combout\);

-- Location: LCCOMB_X50_Y31_N26
\inst2|psac_a|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~23_combout\ = (\inst2|psac_a|inv_res_2~q\ & ((\inst2|psac_a|Add1~21_combout\))) # (!\inst2|psac_a|inv_res_2~q\ & (\inst2|psac_a|Res_2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Res_2\(9),
	datab => \inst2|psac_a|inv_res_2~q\,
	datac => \inst2|psac_a|Add1~21_combout\,
	combout => \inst2|psac_a|Add1~23_combout\);

-- Location: LCCOMB_X53_Y27_N26
\inst2|Add16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~17_combout\ = (\inst|MIDI\(9) & ((\inst2|Add16~15_combout\))) # (!\inst|MIDI\(9) & (\inst2|GS_A~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|GS_A~5_combout\,
	datac => \inst|MIDI\(9),
	datad => \inst2|Add16~15_combout\,
	combout => \inst2|Add16~17_combout\);

-- Location: LCCOMB_X61_Y25_N18
\inst2|psac_b|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~23_combout\ = (\inst2|psac_b|inv_res_2~q\ & ((\inst2|psac_b|Add1~21_combout\))) # (!\inst2|psac_b|inv_res_2~q\ & (\inst2|psac_b|Res_2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|inv_res_2~q\,
	datac => \inst2|psac_b|Res_2\(9),
	datad => \inst2|psac_b|Add1~21_combout\,
	combout => \inst2|psac_b|Add1~23_combout\);

-- Location: LCCOMB_X49_Y27_N2
\inst2|GS_A~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~6_combout\ = (\inst|MIDI\(8) & ((\inst2|psac_g_sharp|inv_res_2~q\ & ((\inst2|psac_g_sharp|Add1~18_combout\))) # (!\inst2|psac_g_sharp|inv_res_2~q\ & (\inst2|psac_g_sharp|Res_2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(8),
	datab => \inst2|psac_g_sharp|Res_2\(10),
	datac => \inst2|psac_g_sharp|Add1~18_combout\,
	datad => \inst2|psac_g_sharp|inv_res_2~q\,
	combout => \inst2|GS_A~6_combout\);

-- Location: LCCOMB_X53_Y27_N20
\inst2|Add16~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~20_combout\ = (\inst|MIDI\(9) & ((\inst2|Add16~18_combout\))) # (!\inst|MIDI\(9) & (\inst2|GS_A~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(9),
	datab => \inst2|GS_A~6_combout\,
	datac => \inst2|Add16~18_combout\,
	combout => \inst2|Add16~20_combout\);

-- Location: LCCOMB_X61_Y25_N28
\inst2|psac_b|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~26_combout\ = (\inst2|psac_b|inv_res_2~q\ & (\inst2|psac_b|Add1~24_combout\)) # (!\inst2|psac_b|inv_res_2~q\ & ((\inst2|psac_b|Res_2\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|inv_res_2~q\,
	datac => \inst2|psac_b|Add1~24_combout\,
	datad => \inst2|psac_b|Res_2\(10),
	combout => \inst2|psac_b|Add1~26_combout\);

-- Location: LCCOMB_X50_Y31_N22
\inst2|psac_a|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~29_combout\ = (\inst2|psac_a|inv_res_2~q\ & (\inst2|psac_a|Add1~27_combout\)) # (!\inst2|psac_a|inv_res_2~q\ & ((\inst2|psac_a|Res_2\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|Add1~27_combout\,
	datac => \inst2|psac_a|Res_2\(11),
	datad => \inst2|psac_a|inv_res_2~q\,
	combout => \inst2|psac_a|Add1~29_combout\);

-- Location: LCCOMB_X61_Y25_N14
\inst2|psac_b|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~29_combout\ = (\inst2|psac_b|inv_res_2~q\ & ((\inst2|psac_b|Add1~27_combout\))) # (!\inst2|psac_b|inv_res_2~q\ & (\inst2|psac_b|Res_2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Res_2\(11),
	datab => \inst2|psac_b|Add1~27_combout\,
	datad => \inst2|psac_b|inv_res_2~q\,
	combout => \inst2|psac_b|Add1~29_combout\);

-- Location: LCCOMB_X57_Y25_N4
\inst2|Add17~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~23_combout\ = (\inst|MIDI\(11) & ((\inst2|Add17~21_combout\))) # (!\inst|MIDI\(11) & (\inst2|AS_B~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|AS_B~7_combout\,
	datac => \inst|MIDI\(11),
	datad => \inst2|Add17~21_combout\,
	combout => \inst2|Add17~23_combout\);

-- Location: LCCOMB_X49_Y27_N24
\inst2|GS_A~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~8_combout\ = (\inst|MIDI\(8) & ((\inst2|psac_g_sharp|inv_res_2~q\ & ((\inst2|psac_g_sharp|Add1~22_combout\))) # (!\inst2|psac_g_sharp|inv_res_2~q\ & (\inst2|psac_g_sharp|Res_2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(8),
	datab => \inst2|psac_g_sharp|Res_2\(12),
	datac => \inst2|psac_g_sharp|Add1~22_combout\,
	datad => \inst2|psac_g_sharp|inv_res_2~q\,
	combout => \inst2|GS_A~8_combout\);

-- Location: LCCOMB_X53_Y27_N6
\inst2|Add16~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~26_combout\ = (\inst|MIDI\(9) & ((\inst2|Add16~24_combout\))) # (!\inst|MIDI\(9) & (\inst2|GS_A~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|GS_A~8_combout\,
	datac => \inst|MIDI\(9),
	datad => \inst2|Add16~24_combout\,
	combout => \inst2|Add16~26_combout\);

-- Location: LCCOMB_X61_Y25_N16
\inst2|psac_b|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~32_combout\ = (\inst2|psac_b|inv_res_2~q\ & ((\inst2|psac_b|Add1~30_combout\))) # (!\inst2|psac_b|inv_res_2~q\ & (\inst2|psac_b|Res_2\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|inv_res_2~q\,
	datac => \inst2|psac_b|Res_2\(12),
	datad => \inst2|psac_b|Add1~30_combout\,
	combout => \inst2|psac_b|Add1~32_combout\);

-- Location: LCCOMB_X50_Y31_N8
\inst2|psac_a|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~35_combout\ = (\inst2|psac_a|inv_res_2~q\ & ((\inst2|psac_a|Add1~33_combout\))) # (!\inst2|psac_a|inv_res_2~q\ & (\inst2|psac_a|Res_2\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|inv_res_2~q\,
	datac => \inst2|psac_a|Res_2\(13),
	datad => \inst2|psac_a|Add1~33_combout\,
	combout => \inst2|psac_a|Add1~35_combout\);

-- Location: LCCOMB_X49_Y27_N4
\inst2|Add16~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~29_combout\ = (\inst|MIDI\(9) & ((\inst2|Add16~27_combout\))) # (!\inst|MIDI\(9) & (\inst2|GS_A~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(9),
	datac => \inst2|GS_A~9_combout\,
	datad => \inst2|Add16~27_combout\,
	combout => \inst2|Add16~29_combout\);

-- Location: LCCOMB_X61_Y25_N26
\inst2|psac_b|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~35_combout\ = (\inst2|psac_b|inv_res_2~q\ & ((\inst2|psac_b|Add1~33_combout\))) # (!\inst2|psac_b|inv_res_2~q\ & (\inst2|psac_b|Res_2\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Res_2\(13),
	datac => \inst2|psac_b|Add1~33_combout\,
	datad => \inst2|psac_b|inv_res_2~q\,
	combout => \inst2|psac_b|Add1~35_combout\);

-- Location: LCCOMB_X50_Y31_N18
\inst2|psac_a|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~38_combout\ = (\inst2|psac_a|inv_res_2~q\ & (\inst2|psac_a|Add1~36_combout\)) # (!\inst2|psac_a|inv_res_2~q\ & ((\inst2|psac_a|Res_2\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Add1~36_combout\,
	datac => \inst2|psac_a|Res_2\(14),
	datad => \inst2|psac_a|inv_res_2~q\,
	combout => \inst2|psac_a|Add1~38_combout\);

-- Location: LCCOMB_X62_Y25_N0
\inst2|psac_b|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~38_combout\ = (\inst2|psac_b|inv_res_2~q\ & (\inst2|psac_b|Add1~36_combout\)) # (!\inst2|psac_b|inv_res_2~q\ & ((\inst2|psac_b|Res_2\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Add1~36_combout\,
	datac => \inst2|psac_b|inv_res_2~q\,
	datad => \inst2|psac_b|Res_2\(14),
	combout => \inst2|psac_b|Add1~38_combout\);

-- Location: LCCOMB_X56_Y25_N0
\inst2|Add17~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~32_combout\ = (\inst|MIDI\(11) & ((\inst2|Add17~30_combout\))) # (!\inst|MIDI\(11) & (\inst2|AS_B~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(11),
	datac => \inst2|AS_B~10_combout\,
	datad => \inst2|Add17~30_combout\,
	combout => \inst2|Add17~32_combout\);

-- Location: LCCOMB_X49_Y27_N30
\inst2|GS_A~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~11_combout\ = (\inst|MIDI\(8) & (\inst2|psac_g_sharp|Add1~28_combout\ & \inst2|psac_g_sharp|inv_res_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(8),
	datac => \inst2|psac_g_sharp|Add1~28_combout\,
	datad => \inst2|psac_g_sharp|inv_res_2~q\,
	combout => \inst2|GS_A~11_combout\);

-- Location: LCCOMB_X56_Y25_N20
\inst2|Add17~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~35_combout\ = (\inst|MIDI\(11) & ((\inst2|Add17~33_combout\))) # (!\inst|MIDI\(11) & (\inst2|AS_B~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|AS_B~11_combout\,
	datac => \inst|MIDI\(11),
	datad => \inst2|Add17~33_combout\,
	combout => \inst2|Add17~35_combout\);

-- Location: LCCOMB_X56_Y27_N30
\inst2|Add16~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~38_combout\ = (\inst|MIDI\(9) & ((\inst2|Add16~36_combout\))) # (!\inst|MIDI\(9) & (\inst2|GS_A~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|GS_A~11_combout\,
	datac => \inst|MIDI\(9),
	datad => \inst2|Add16~36_combout\,
	combout => \inst2|Add16~38_combout\);

-- Location: LCCOMB_X72_Y26_N20
\inst1|result_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~8_combout\ = (\i_hs5~q\ & (\inst5|RDAC_out[9]~_Duplicate_1_q\)) # (!\i_hs5~q\ & ((\inst|current_panning\(3) & ((\inst1|Mult1|auto_generated|mac_out2~DATAOUT23\))) # (!\inst|current_panning\(3) & (\inst5|RDAC_out[9]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|RDAC_out[9]~_Duplicate_1_q\,
	datac => \inst|current_panning\(3),
	datad => \inst1|Mult1|auto_generated|mac_out2~DATAOUT23\,
	combout => \inst1|result_r~8_combout\);

-- Location: FF_X70_Y26_N17
\inst1|result_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~9_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(22));

-- Location: FF_X69_Y26_N21
\inst4|b2v_inst_right|TXReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~10_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(6));

-- Location: LCCOMB_X69_Y26_N18
\inst4|b2v_inst_right|TXReg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~9_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_r\(22)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_right|TXReg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_right|TXReg\(6),
	datad => \inst1|result_r\(22),
	combout => \inst4|b2v_inst_right|TXReg~9_combout\);

-- Location: LCCOMB_X47_Y25_N2
\inst2|psac_f|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~8_combout\ = (\inst2|psac_f|inv_res_2~q\ & ((\inst2|psac_f|Add1~6_combout\))) # (!\inst2|psac_f|inv_res_2~q\ & (\inst2|psac_f|Res_2\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Res_2\(4),
	datac => \inst2|psac_f|inv_res_2~q\,
	datad => \inst2|psac_f|Add1~6_combout\,
	combout => \inst2|psac_f|Add1~8_combout\);

-- Location: LCCOMB_X48_Y28_N0
\inst2|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~2_combout\ = (\inst|MIDI\(5) & ((\inst2|Add14~0_combout\))) # (!\inst|MIDI\(5) & (\inst2|E_F~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(5),
	datac => \inst2|E_F~0_combout\,
	datad => \inst2|Add14~0_combout\,
	combout => \inst2|Add14~2_combout\);

-- Location: LCCOMB_X48_Y30_N2
\inst2|C_CS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~0_combout\ = (\inst|MIDI\(0) & ((\inst2|psac_c|inv_res_2~q\ & (\inst2|psac_c|Add1~6_combout\)) # (!\inst2|psac_c|inv_res_2~q\ & ((\inst2|psac_c|Res_2\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Add1~6_combout\,
	datab => \inst|MIDI\(0),
	datac => \inst2|psac_c|inv_res_2~q\,
	datad => \inst2|psac_c|Res_2\(4),
	combout => \inst2|C_CS~0_combout\);

-- Location: LCCOMB_X62_Y24_N26
\inst2|psac_d_sharp|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~8_combout\ = (\inst2|psac_d_sharp|inv_res_2~q\ & ((\inst2|psac_d_sharp|Add1~6_combout\))) # (!\inst2|psac_d_sharp|inv_res_2~q\ & (\inst2|psac_d_sharp|Res_2\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Res_2\(4),
	datac => \inst2|psac_d_sharp|Add1~6_combout\,
	datad => \inst2|psac_d_sharp|inv_res_2~q\,
	combout => \inst2|psac_d_sharp|Add1~8_combout\);

-- Location: LCCOMB_X53_Y28_N24
\inst2|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~2_combout\ = (\inst|MIDI\(3) & ((\inst2|Add13~0_combout\))) # (!\inst|MIDI\(3) & (\inst2|D_DS~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|D_DS~0_combout\,
	datac => \inst|MIDI\(3),
	datad => \inst2|Add13~0_combout\,
	combout => \inst2|Add13~2_combout\);

-- Location: LCCOMB_X47_Y25_N8
\inst2|psac_f|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~11_combout\ = (\inst2|psac_f|inv_res_2~q\ & ((\inst2|psac_f|Add1~9_combout\))) # (!\inst2|psac_f|inv_res_2~q\ & (\inst2|psac_f|Res_2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Res_2\(5),
	datab => \inst2|psac_f|Add1~9_combout\,
	datac => \inst2|psac_f|inv_res_2~q\,
	combout => \inst2|psac_f|Add1~11_combout\);

-- Location: LCCOMB_X48_Y28_N2
\inst2|Add14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~5_combout\ = (\inst|MIDI\(5) & (\inst2|Add14~3_combout\)) # (!\inst|MIDI\(5) & ((\inst2|E_F~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(5),
	datac => \inst2|Add14~3_combout\,
	datad => \inst2|E_F~1_combout\,
	combout => \inst2|Add14~5_combout\);

-- Location: LCCOMB_X54_Y26_N24
\inst2|psac_g|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~11_combout\ = (\inst2|psac_g|inv_res_2~q\ & ((\inst2|psac_g|Add1~9_combout\))) # (!\inst2|psac_g|inv_res_2~q\ & (\inst2|psac_g|Res_2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Res_2\(5),
	datac => \inst2|psac_g|inv_res_2~q\,
	datad => \inst2|psac_g|Add1~9_combout\,
	combout => \inst2|psac_g|Add1~11_combout\);

-- Location: LCCOMB_X48_Y30_N0
\inst2|C_CS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~1_combout\ = (\inst|MIDI\(0) & ((\inst2|psac_c|inv_res_2~q\ & (\inst2|psac_c|Add1~8_combout\)) # (!\inst2|psac_c|inv_res_2~q\ & ((\inst2|psac_c|Res_2\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Add1~8_combout\,
	datab => \inst|MIDI\(0),
	datac => \inst2|psac_c|inv_res_2~q\,
	datad => \inst2|psac_c|Res_2\(5),
	combout => \inst2|C_CS~1_combout\);

-- Location: LCCOMB_X52_Y30_N16
\inst2|Add12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~5_combout\ = (\inst|MIDI\(1) & ((\inst2|Add12~3_combout\))) # (!\inst|MIDI\(1) & (\inst2|C_CS~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(1),
	datac => \inst2|C_CS~1_combout\,
	datad => \inst2|Add12~3_combout\,
	combout => \inst2|Add12~5_combout\);

-- Location: LCCOMB_X62_Y24_N24
\inst2|psac_d_sharp|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~11_combout\ = (\inst2|psac_d_sharp|inv_res_2~q\ & ((\inst2|psac_d_sharp|Add1~9_combout\))) # (!\inst2|psac_d_sharp|inv_res_2~q\ & (\inst2|psac_d_sharp|Res_2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Res_2\(5),
	datab => \inst2|psac_d_sharp|Add1~9_combout\,
	datac => \inst2|psac_d_sharp|inv_res_2~q\,
	combout => \inst2|psac_d_sharp|Add1~11_combout\);

-- Location: LCCOMB_X47_Y28_N8
\inst2|E_F~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~2_combout\ = (\inst|MIDI\(4) & ((\inst2|psac_e|inv_res_2~q\ & (\inst2|psac_e|Add1~10_combout\)) # (!\inst2|psac_e|inv_res_2~q\ & ((\inst2|psac_e|Res_2\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(4),
	datab => \inst2|psac_e|inv_res_2~q\,
	datac => \inst2|psac_e|Add1~10_combout\,
	datad => \inst2|psac_e|Res_2\(6),
	combout => \inst2|E_F~2_combout\);

-- Location: LCCOMB_X47_Y28_N18
\inst2|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~8_combout\ = (\inst|MIDI\(5) & ((\inst2|Add14~6_combout\))) # (!\inst|MIDI\(5) & (\inst2|E_F~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(5),
	datab => \inst2|E_F~2_combout\,
	datac => \inst2|Add14~6_combout\,
	combout => \inst2|Add14~8_combout\);

-- Location: LCCOMB_X54_Y26_N4
\inst2|psac_g|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~14_combout\ = (\inst2|psac_g|inv_res_2~q\ & (\inst2|psac_g|Add1~12_combout\)) # (!\inst2|psac_g|inv_res_2~q\ & ((\inst2|psac_g|Res_2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Add1~12_combout\,
	datac => \inst2|psac_g|Res_2\(6),
	datad => \inst2|psac_g|inv_res_2~q\,
	combout => \inst2|psac_g|Add1~14_combout\);

-- Location: LCCOMB_X48_Y29_N20
\inst2|psac_c_sharp|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~14_combout\ = (\inst2|psac_c_sharp|inv_res_2~q\ & (\inst2|psac_c_sharp|Add1~12_combout\)) # (!\inst2|psac_c_sharp|inv_res_2~q\ & ((\inst2|psac_c_sharp|Res_2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|inv_res_2~q\,
	datac => \inst2|psac_c_sharp|Add1~12_combout\,
	datad => \inst2|psac_c_sharp|Res_2\(6),
	combout => \inst2|psac_c_sharp|Add1~14_combout\);

-- Location: LCCOMB_X48_Y30_N6
\inst2|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~8_combout\ = (\inst|MIDI\(1) & (\inst2|Add12~6_combout\)) # (!\inst|MIDI\(1) & ((\inst2|C_CS~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add12~6_combout\,
	datab => \inst2|C_CS~2_combout\,
	datad => \inst|MIDI\(1),
	combout => \inst2|Add12~8_combout\);

-- Location: LCCOMB_X47_Y25_N14
\inst2|psac_f|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~17_combout\ = (\inst2|psac_f|inv_res_2~q\ & (\inst2|psac_f|Add1~15_combout\)) # (!\inst2|psac_f|inv_res_2~q\ & ((\inst2|psac_f|Res_2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|inv_res_2~q\,
	datac => \inst2|psac_f|Add1~15_combout\,
	datad => \inst2|psac_f|Res_2\(7),
	combout => \inst2|psac_f|Add1~17_combout\);

-- Location: LCCOMB_X54_Y26_N6
\inst2|psac_g|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~17_combout\ = (\inst2|psac_g|inv_res_2~q\ & (\inst2|psac_g|Add1~15_combout\)) # (!\inst2|psac_g|inv_res_2~q\ & ((\inst2|psac_g|Res_2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Add1~15_combout\,
	datac => \inst2|psac_g|Res_2\(7),
	datad => \inst2|psac_g|inv_res_2~q\,
	combout => \inst2|psac_g|Add1~17_combout\);

-- Location: LCCOMB_X57_Y30_N30
\inst2|Add15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~11_combout\ = (\inst|MIDI\(7) & (\inst2|Add15~9_combout\)) # (!\inst|MIDI\(7) & ((\inst2|G_FS~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(7),
	datab => \inst2|Add15~9_combout\,
	datad => \inst2|G_FS~3_combout\,
	combout => \inst2|Add15~11_combout\);

-- Location: LCCOMB_X47_Y30_N0
\inst2|C_CS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~3_combout\ = (\inst|MIDI\(0) & ((\inst2|psac_c|inv_res_2~q\ & ((\inst2|psac_c|Add1~12_combout\))) # (!\inst2|psac_c|inv_res_2~q\ & (\inst2|psac_c|Res_2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(7),
	datab => \inst2|psac_c|inv_res_2~q\,
	datac => \inst2|psac_c|Add1~12_combout\,
	datad => \inst|MIDI\(0),
	combout => \inst2|C_CS~3_combout\);

-- Location: LCCOMB_X62_Y24_N14
\inst2|psac_d_sharp|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~17_combout\ = (\inst2|psac_d_sharp|inv_res_2~q\ & (\inst2|psac_d_sharp|Add1~15_combout\)) # (!\inst2|psac_d_sharp|inv_res_2~q\ & ((\inst2|psac_d_sharp|Res_2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|inv_res_2~q\,
	datac => \inst2|psac_d_sharp|Add1~15_combout\,
	datad => \inst2|psac_d_sharp|Res_2\(7),
	combout => \inst2|psac_d_sharp|Add1~17_combout\);

-- Location: LCCOMB_X54_Y28_N0
\inst2|Add13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~11_combout\ = (\inst|MIDI\(3) & ((\inst2|Add13~9_combout\))) # (!\inst|MIDI\(3) & (\inst2|D_DS~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|D_DS~3_combout\,
	datac => \inst|MIDI\(3),
	datad => \inst2|Add13~9_combout\,
	combout => \inst2|Add13~11_combout\);

-- Location: LCCOMB_X58_Y30_N6
\inst2|G_FS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~4_combout\ = (\inst|MIDI\(6) & ((\inst2|psac_f_sharp|inv_res_2~q\ & (\inst2|psac_f_sharp|Add1~14_combout\)) # (!\inst2|psac_f_sharp|inv_res_2~q\ & ((\inst2|psac_f_sharp|Res_2\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(6),
	datab => \inst2|psac_f_sharp|Add1~14_combout\,
	datac => \inst2|psac_f_sharp|Res_2\(8),
	datad => \inst2|psac_f_sharp|inv_res_2~q\,
	combout => \inst2|G_FS~4_combout\);

-- Location: LCCOMB_X58_Y30_N24
\inst2|Add15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~14_combout\ = (\inst|MIDI\(7) & (\inst2|Add15~12_combout\)) # (!\inst|MIDI\(7) & ((\inst2|G_FS~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add15~12_combout\,
	datac => \inst|MIDI\(7),
	datad => \inst2|G_FS~4_combout\,
	combout => \inst2|Add15~14_combout\);

-- Location: LCCOMB_X48_Y29_N16
\inst2|psac_c_sharp|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~20_combout\ = (\inst2|psac_c_sharp|inv_res_2~q\ & (\inst2|psac_c_sharp|Add1~18_combout\)) # (!\inst2|psac_c_sharp|inv_res_2~q\ & ((\inst2|psac_c_sharp|Res_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Add1~18_combout\,
	datac => \inst2|psac_c_sharp|Res_2\(8),
	datad => \inst2|psac_c_sharp|inv_res_2~q\,
	combout => \inst2|psac_c_sharp|Add1~20_combout\);

-- Location: LCCOMB_X48_Y30_N10
\inst2|Add12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~14_combout\ = (\inst|MIDI\(1) & (\inst2|Add12~12_combout\)) # (!\inst|MIDI\(1) & ((\inst2|C_CS~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(1),
	datac => \inst2|Add12~12_combout\,
	datad => \inst2|C_CS~4_combout\,
	combout => \inst2|Add12~14_combout\);

-- Location: LCCOMB_X62_Y24_N0
\inst2|psac_d_sharp|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~20_combout\ = (\inst2|psac_d_sharp|inv_res_2~q\ & ((\inst2|psac_d_sharp|Add1~18_combout\))) # (!\inst2|psac_d_sharp|inv_res_2~q\ & (\inst2|psac_d_sharp|Res_2\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|inv_res_2~q\,
	datac => \inst2|psac_d_sharp|Res_2\(8),
	datad => \inst2|psac_d_sharp|Add1~18_combout\,
	combout => \inst2|psac_d_sharp|Add1~20_combout\);

-- Location: LCCOMB_X47_Y25_N10
\inst2|psac_f|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~23_combout\ = (\inst2|psac_f|inv_res_2~q\ & ((\inst2|psac_f|Add1~21_combout\))) # (!\inst2|psac_f|inv_res_2~q\ & (\inst2|psac_f|Res_2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Res_2\(9),
	datac => \inst2|psac_f|inv_res_2~q\,
	datad => \inst2|psac_f|Add1~21_combout\,
	combout => \inst2|psac_f|Add1~23_combout\);

-- Location: LCCOMB_X58_Y30_N2
\inst2|G_FS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~5_combout\ = (\inst|MIDI\(6) & ((\inst2|psac_f_sharp|inv_res_2~q\ & ((\inst2|psac_f_sharp|Add1~16_combout\))) # (!\inst2|psac_f_sharp|inv_res_2~q\ & (\inst2|psac_f_sharp|Res_2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Res_2\(9),
	datab => \inst2|psac_f_sharp|inv_res_2~q\,
	datac => \inst2|psac_f_sharp|Add1~16_combout\,
	datad => \inst|MIDI\(6),
	combout => \inst2|G_FS~5_combout\);

-- Location: LCCOMB_X56_Y30_N2
\inst2|Add15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~17_combout\ = (\inst|MIDI\(7) & (\inst2|Add15~15_combout\)) # (!\inst|MIDI\(7) & ((\inst2|G_FS~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(7),
	datac => \inst2|Add15~15_combout\,
	datad => \inst2|G_FS~5_combout\,
	combout => \inst2|Add15~17_combout\);

-- Location: LCCOMB_X62_Y24_N18
\inst2|psac_d_sharp|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~23_combout\ = (\inst2|psac_d_sharp|inv_res_2~q\ & ((\inst2|psac_d_sharp|Add1~21_combout\))) # (!\inst2|psac_d_sharp|inv_res_2~q\ & (\inst2|psac_d_sharp|Res_2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|inv_res_2~q\,
	datac => \inst2|psac_d_sharp|Res_2\(9),
	datad => \inst2|psac_d_sharp|Add1~21_combout\,
	combout => \inst2|psac_d_sharp|Add1~23_combout\);

-- Location: LCCOMB_X53_Y28_N10
\inst2|Add13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~17_combout\ = (\inst|MIDI\(3) & (\inst2|Add13~15_combout\)) # (!\inst|MIDI\(3) & ((\inst2|D_DS~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(3),
	datac => \inst2|Add13~15_combout\,
	datad => \inst2|D_DS~5_combout\,
	combout => \inst2|Add13~17_combout\);

-- Location: LCCOMB_X47_Y25_N20
\inst2|psac_f|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~26_combout\ = (\inst2|psac_f|inv_res_2~q\ & ((\inst2|psac_f|Add1~24_combout\))) # (!\inst2|psac_f|inv_res_2~q\ & (\inst2|psac_f|Res_2\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Res_2\(10),
	datac => \inst2|psac_f|inv_res_2~q\,
	datad => \inst2|psac_f|Add1~24_combout\,
	combout => \inst2|psac_f|Add1~26_combout\);

-- Location: LCCOMB_X58_Y30_N4
\inst2|G_FS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~6_combout\ = (\inst|MIDI\(6) & ((\inst2|psac_f_sharp|inv_res_2~q\ & (\inst2|psac_f_sharp|Add1~18_combout\)) # (!\inst2|psac_f_sharp|inv_res_2~q\ & ((\inst2|psac_f_sharp|Res_2\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Add1~18_combout\,
	datab => \inst2|psac_f_sharp|inv_res_2~q\,
	datac => \inst2|psac_f_sharp|Res_2\(10),
	datad => \inst|MIDI\(6),
	combout => \inst2|G_FS~6_combout\);

-- Location: LCCOMB_X56_Y30_N4
\inst2|Add15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~20_combout\ = (\inst|MIDI\(7) & (\inst2|Add15~18_combout\)) # (!\inst|MIDI\(7) & ((\inst2|G_FS~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(7),
	datac => \inst2|Add15~18_combout\,
	datad => \inst2|G_FS~6_combout\,
	combout => \inst2|Add15~20_combout\);

-- Location: LCCOMB_X62_Y24_N4
\inst2|psac_d_sharp|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~26_combout\ = (\inst2|psac_d_sharp|inv_res_2~q\ & ((\inst2|psac_d_sharp|Add1~24_combout\))) # (!\inst2|psac_d_sharp|inv_res_2~q\ & (\inst2|psac_d_sharp|Res_2\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Res_2\(10),
	datac => \inst2|psac_d_sharp|Add1~24_combout\,
	datad => \inst2|psac_d_sharp|inv_res_2~q\,
	combout => \inst2|psac_d_sharp|Add1~26_combout\);

-- Location: LCCOMB_X53_Y28_N12
\inst2|Add13~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~20_combout\ = (\inst|MIDI\(3) & (\inst2|Add13~18_combout\)) # (!\inst|MIDI\(3) & ((\inst2|D_DS~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(3),
	datab => \inst2|Add13~18_combout\,
	datad => \inst2|D_DS~6_combout\,
	combout => \inst2|Add13~20_combout\);

-- Location: LCCOMB_X54_Y26_N22
\inst2|psac_g|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~29_combout\ = (\inst2|psac_g|inv_res_2~q\ & (\inst2|psac_g|Add1~27_combout\)) # (!\inst2|psac_g|inv_res_2~q\ & ((\inst2|psac_g|Res_2\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Add1~27_combout\,
	datac => \inst2|psac_g|Res_2\(11),
	datad => \inst2|psac_g|inv_res_2~q\,
	combout => \inst2|psac_g|Add1~29_combout\);

-- Location: LCCOMB_X56_Y30_N6
\inst2|Add15~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~23_combout\ = (\inst|MIDI\(7) & ((\inst2|Add15~21_combout\))) # (!\inst|MIDI\(7) & (\inst2|G_FS~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(7),
	datac => \inst2|G_FS~7_combout\,
	datad => \inst2|Add15~21_combout\,
	combout => \inst2|Add15~23_combout\);

-- Location: LCCOMB_X48_Y29_N14
\inst2|psac_c_sharp|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~29_combout\ = (\inst2|psac_c_sharp|inv_res_2~q\ & (\inst2|psac_c_sharp|Add1~27_combout\)) # (!\inst2|psac_c_sharp|inv_res_2~q\ & ((\inst2|psac_c_sharp|Res_2\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|inv_res_2~q\,
	datac => \inst2|psac_c_sharp|Add1~27_combout\,
	datad => \inst2|psac_c_sharp|Res_2\(11),
	combout => \inst2|psac_c_sharp|Add1~29_combout\);

-- Location: LCCOMB_X62_Y24_N22
\inst2|psac_d_sharp|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~29_combout\ = (\inst2|psac_d_sharp|inv_res_2~q\ & ((\inst2|psac_d_sharp|Add1~27_combout\))) # (!\inst2|psac_d_sharp|inv_res_2~q\ & (\inst2|psac_d_sharp|Res_2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Res_2\(11),
	datab => \inst2|psac_d_sharp|inv_res_2~q\,
	datad => \inst2|psac_d_sharp|Add1~27_combout\,
	combout => \inst2|psac_d_sharp|Add1~29_combout\);

-- Location: LCCOMB_X55_Y28_N2
\inst2|Add13~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~23_combout\ = (\inst|MIDI\(3) & (\inst2|Add13~21_combout\)) # (!\inst|MIDI\(3) & ((\inst2|D_DS~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add13~21_combout\,
	datac => \inst|MIDI\(3),
	datad => \inst2|D_DS~7_combout\,
	combout => \inst2|Add13~23_combout\);

-- Location: LCCOMB_X48_Y25_N30
\inst2|psac_f|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~32_combout\ = (\inst2|psac_f|inv_res_2~q\ & (\inst2|psac_f|Add1~30_combout\)) # (!\inst2|psac_f|inv_res_2~q\ & ((\inst2|psac_f|Res_2\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|inv_res_2~q\,
	datac => \inst2|psac_f|Add1~30_combout\,
	datad => \inst2|psac_f|Res_2\(12),
	combout => \inst2|psac_f|Add1~32_combout\);

-- Location: LCCOMB_X47_Y28_N2
\inst2|Add14~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~26_combout\ = (\inst|MIDI\(5) & ((\inst2|Add14~24_combout\))) # (!\inst|MIDI\(5) & (\inst2|E_F~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|E_F~8_combout\,
	datac => \inst|MIDI\(5),
	datad => \inst2|Add14~24_combout\,
	combout => \inst2|Add14~26_combout\);

-- Location: LCCOMB_X53_Y26_N30
\inst2|psac_g|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~32_combout\ = (\inst2|psac_g|inv_res_2~q\ & ((\inst2|psac_g|Add1~30_combout\))) # (!\inst2|psac_g|inv_res_2~q\ & (\inst2|psac_g|Res_2\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Res_2\(12),
	datac => \inst2|psac_g|Add1~30_combout\,
	datad => \inst2|psac_g|inv_res_2~q\,
	combout => \inst2|psac_g|Add1~32_combout\);

-- Location: LCCOMB_X48_Y30_N14
\inst2|C_CS~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~8_combout\ = (\inst|MIDI\(0) & ((\inst2|psac_c|inv_res_2~q\ & ((\inst2|psac_c|Add1~22_combout\))) # (!\inst2|psac_c|inv_res_2~q\ & (\inst2|psac_c|Res_2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(12),
	datab => \inst2|psac_c|Add1~22_combout\,
	datac => \inst2|psac_c|inv_res_2~q\,
	datad => \inst|MIDI\(0),
	combout => \inst2|C_CS~8_combout\);

-- Location: LCCOMB_X55_Y28_N4
\inst2|D_DS~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~8_combout\ = (\inst|MIDI\(2) & ((\inst2|psac_d|inv_res_2~q\ & ((\inst2|psac_d|Add1~22_combout\))) # (!\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Res_2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|inv_res_2~q\,
	datab => \inst|MIDI\(2),
	datac => \inst2|psac_d|Res_2\(12),
	datad => \inst2|psac_d|Add1~22_combout\,
	combout => \inst2|D_DS~8_combout\);

-- Location: LCCOMB_X55_Y28_N14
\inst2|Add13~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~26_combout\ = (\inst|MIDI\(3) & (\inst2|Add13~24_combout\)) # (!\inst|MIDI\(3) & ((\inst2|D_DS~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add13~24_combout\,
	datac => \inst2|D_DS~8_combout\,
	datad => \inst|MIDI\(3),
	combout => \inst2|Add13~26_combout\);

-- Location: LCCOMB_X47_Y25_N24
\inst2|psac_f|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~35_combout\ = (\inst2|psac_f|inv_res_2~q\ & ((\inst2|psac_f|Add1~33_combout\))) # (!\inst2|psac_f|inv_res_2~q\ & (\inst2|psac_f|Res_2\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Res_2\(13),
	datac => \inst2|psac_f|inv_res_2~q\,
	datad => \inst2|psac_f|Add1~33_combout\,
	combout => \inst2|psac_f|Add1~35_combout\);

-- Location: LCCOMB_X42_Y28_N20
\inst2|Add14~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~29_combout\ = (\inst|MIDI\(5) & ((\inst2|Add14~27_combout\))) # (!\inst|MIDI\(5) & (\inst2|E_F~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|E_F~9_combout\,
	datac => \inst|MIDI\(5),
	datad => \inst2|Add14~27_combout\,
	combout => \inst2|Add14~29_combout\);

-- Location: LCCOMB_X54_Y26_N16
\inst2|psac_g|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~35_combout\ = (\inst2|psac_g|inv_res_2~q\ & (\inst2|psac_g|Add1~33_combout\)) # (!\inst2|psac_g|inv_res_2~q\ & ((\inst2|psac_g|Res_2\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Add1~33_combout\,
	datac => \inst2|psac_g|Res_2\(13),
	datad => \inst2|psac_g|inv_res_2~q\,
	combout => \inst2|psac_g|Add1~35_combout\);

-- Location: LCCOMB_X48_Y29_N0
\inst2|psac_c_sharp|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~35_combout\ = (\inst2|psac_c_sharp|inv_res_2~q\ & (\inst2|psac_c_sharp|Add1~33_combout\)) # (!\inst2|psac_c_sharp|inv_res_2~q\ & ((\inst2|psac_c_sharp|Res_2\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|inv_res_2~q\,
	datac => \inst2|psac_c_sharp|Add1~33_combout\,
	datad => \inst2|psac_c_sharp|Res_2\(13),
	combout => \inst2|psac_c_sharp|Add1~35_combout\);

-- Location: LCCOMB_X48_Y30_N26
\inst2|Add12~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~29_combout\ = (\inst|MIDI\(1) & ((\inst2|Add12~27_combout\))) # (!\inst|MIDI\(1) & (\inst2|C_CS~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(1),
	datac => \inst2|C_CS~9_combout\,
	datad => \inst2|Add12~27_combout\,
	combout => \inst2|Add12~29_combout\);

-- Location: LCCOMB_X63_Y24_N0
\inst2|psac_d_sharp|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~35_combout\ = (\inst2|psac_d_sharp|inv_res_2~q\ & (\inst2|psac_d_sharp|Add1~33_combout\)) # (!\inst2|psac_d_sharp|inv_res_2~q\ & ((\inst2|psac_d_sharp|Res_2\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|inv_res_2~q\,
	datac => \inst2|psac_d_sharp|Add1~33_combout\,
	datad => \inst2|psac_d_sharp|Res_2\(13),
	combout => \inst2|psac_d_sharp|Add1~35_combout\);

-- Location: LCCOMB_X47_Y28_N12
\inst2|E_F~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~10_combout\ = (\inst|MIDI\(4) & ((\inst2|psac_e|inv_res_2~q\ & ((\inst2|psac_e|Add1~26_combout\))) # (!\inst2|psac_e|inv_res_2~q\ & (\inst2|psac_e|Res_2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Res_2\(14),
	datab => \inst2|psac_e|Add1~26_combout\,
	datac => \inst|MIDI\(4),
	datad => \inst2|psac_e|inv_res_2~q\,
	combout => \inst2|E_F~10_combout\);

-- Location: LCCOMB_X48_Y28_N4
\inst2|Add14~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~32_combout\ = (\inst|MIDI\(5) & (\inst2|Add14~30_combout\)) # (!\inst|MIDI\(5) & ((\inst2|E_F~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(5),
	datac => \inst2|Add14~30_combout\,
	datad => \inst2|E_F~10_combout\,
	combout => \inst2|Add14~32_combout\);

-- Location: LCCOMB_X54_Y26_N26
\inst2|psac_g|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~38_combout\ = (\inst2|psac_g|inv_res_2~q\ & ((\inst2|psac_g|Add1~36_combout\))) # (!\inst2|psac_g|inv_res_2~q\ & (\inst2|psac_g|Res_2\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Res_2\(14),
	datac => \inst2|psac_g|Add1~36_combout\,
	datad => \inst2|psac_g|inv_res_2~q\,
	combout => \inst2|psac_g|Add1~38_combout\);

-- Location: LCCOMB_X48_Y29_N10
\inst2|psac_c_sharp|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~38_combout\ = (\inst2|psac_c_sharp|inv_res_2~q\ & ((\inst2|psac_c_sharp|Add1~36_combout\))) # (!\inst2|psac_c_sharp|inv_res_2~q\ & (\inst2|psac_c_sharp|Res_2\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|inv_res_2~q\,
	datac => \inst2|psac_c_sharp|Res_2\(14),
	datad => \inst2|psac_c_sharp|Add1~36_combout\,
	combout => \inst2|psac_c_sharp|Add1~38_combout\);

-- Location: LCCOMB_X62_Y24_N10
\inst2|psac_d_sharp|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~38_combout\ = (\inst2|psac_d_sharp|inv_res_2~q\ & ((\inst2|psac_d_sharp|Add1~36_combout\))) # (!\inst2|psac_d_sharp|inv_res_2~q\ & (\inst2|psac_d_sharp|Res_2\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|inv_res_2~q\,
	datac => \inst2|psac_d_sharp|Res_2\(14),
	datad => \inst2|psac_d_sharp|Add1~36_combout\,
	combout => \inst2|psac_d_sharp|Add1~38_combout\);

-- Location: LCCOMB_X54_Y28_N30
\inst2|Add13~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~32_combout\ = (\inst|MIDI\(3) & ((\inst2|Add13~30_combout\))) # (!\inst|MIDI\(3) & (\inst2|D_DS~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(3),
	datac => \inst2|D_DS~10_combout\,
	datad => \inst2|Add13~30_combout\,
	combout => \inst2|Add13~32_combout\);

-- Location: LCCOMB_X47_Y25_N28
\inst2|psac_f|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~41_combout\ = (\inst2|psac_f|inv_res_2~q\ & \inst2|psac_f|Add1~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|psac_f|inv_res_2~q\,
	datad => \inst2|psac_f|Add1~39_combout\,
	combout => \inst2|psac_f|Add1~41_combout\);

-- Location: LCCOMB_X58_Y30_N20
\inst2|Add15~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~35_combout\ = (\inst|MIDI\(7) & (\inst2|Add15~33_combout\)) # (!\inst|MIDI\(7) & ((\inst2|G_FS~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add15~33_combout\,
	datac => \inst|MIDI\(7),
	datad => \inst2|G_FS~11_combout\,
	combout => \inst2|Add15~35_combout\);

-- Location: LCCOMB_X48_Y29_N4
\inst2|psac_c_sharp|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~41_combout\ = (\inst2|psac_c_sharp|Add1~39_combout\ & \inst2|psac_c_sharp|inv_res_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|psac_c_sharp|Add1~39_combout\,
	datad => \inst2|psac_c_sharp|inv_res_2~q\,
	combout => \inst2|psac_c_sharp|Add1~41_combout\);

-- Location: LCCOMB_X53_Y28_N26
\inst2|Add13~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~35_combout\ = (\inst|MIDI\(3) & ((\inst2|Add13~33_combout\))) # (!\inst|MIDI\(3) & (\inst2|D_DS~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(3),
	datac => \inst2|D_DS~11_combout\,
	datad => \inst2|Add13~33_combout\,
	combout => \inst2|Add13~35_combout\);

-- Location: LCCOMB_X55_Y30_N30
\inst2|Add14~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~38_combout\ = (\inst|MIDI\(5) & (\inst2|Add14~36_combout\)) # (!\inst|MIDI\(5) & ((\inst2|E_F~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(5),
	datab => \inst2|Add14~36_combout\,
	datac => \inst2|E_F~11_combout\,
	combout => \inst2|Add14~38_combout\);

-- Location: LCCOMB_X53_Y30_N30
\inst2|Add12~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~38_combout\ = (\inst|MIDI\(1) & ((\inst2|Add12~36_combout\))) # (!\inst|MIDI\(1) & (\inst2|C_CS~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(1),
	datac => \inst2|C_CS~11_combout\,
	datad => \inst2|Add12~36_combout\,
	combout => \inst2|Add12~38_combout\);

-- Location: LCCOMB_X70_Y26_N16
\inst1|result_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~9_combout\ = (\inst|current_panning\(3) & ((\i_hs5~q\ & ((\inst5|RDAC_out[8]~_Duplicate_1_q\))) # (!\i_hs5~q\ & (\inst1|Mult1|auto_generated|mac_out2~DATAOUT22\)))) # (!\inst|current_panning\(3) & (((\inst5|RDAC_out[8]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst1|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datac => \inst5|RDAC_out[8]~_Duplicate_1_q\,
	datad => \i_hs5~q\,
	combout => \inst1|result_r~9_combout\);

-- Location: FF_X70_Y26_N3
\inst1|result_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~10_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(21));

-- Location: FF_X69_Y26_N23
\inst4|b2v_inst_right|TXReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~11_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(5));

-- Location: LCCOMB_X69_Y26_N20
\inst4|b2v_inst_right|TXReg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~10_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_r\(21)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_right|TXReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_right|TXReg\(5),
	datad => \inst1|result_r\(21),
	combout => \inst4|b2v_inst_right|TXReg~10_combout\);

-- Location: LCCOMB_X70_Y26_N2
\inst1|result_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~10_combout\ = (\i_hs5~q\ & (\inst5|RDAC_out[7]~_Duplicate_1_q\)) # (!\i_hs5~q\ & ((\inst|current_panning\(3) & ((\inst1|Mult1|auto_generated|mac_out2~DATAOUT21\))) # (!\inst|current_panning\(3) & (\inst5|RDAC_out[7]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|RDAC_out[7]~_Duplicate_1_q\,
	datac => \inst|current_panning\(3),
	datad => \inst1|Mult1|auto_generated|mac_out2~DATAOUT21\,
	combout => \inst1|result_r~10_combout\);

-- Location: FF_X70_Y26_N5
\inst1|result_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~11_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(20));

-- Location: FF_X69_Y26_N9
\inst4|b2v_inst_right|TXReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~12_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(4));

-- Location: LCCOMB_X69_Y26_N22
\inst4|b2v_inst_right|TXReg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~11_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_r\(20)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_right|TXReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_right|TXReg\(4),
	datad => \inst1|result_r\(20),
	combout => \inst4|b2v_inst_right|TXReg~11_combout\);

-- Location: LCCOMB_X70_Y26_N4
\inst1|result_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~11_combout\ = (\i_hs5~q\ & (\inst5|RDAC_out[6]~_Duplicate_1_q\)) # (!\i_hs5~q\ & ((\inst|current_panning\(3) & ((\inst1|Mult1|auto_generated|mac_out2~DATAOUT20\))) # (!\inst|current_panning\(3) & (\inst5|RDAC_out[6]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|RDAC_out[6]~_Duplicate_1_q\,
	datab => \i_hs5~q\,
	datac => \inst|current_panning\(3),
	datad => \inst1|Mult1|auto_generated|mac_out2~DATAOUT20\,
	combout => \inst1|result_r~11_combout\);

-- Location: FF_X70_Y26_N7
\inst1|result_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~12_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(19));

-- Location: FF_X69_Y26_N11
\inst4|b2v_inst_right|TXReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~13_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(3));

-- Location: LCCOMB_X69_Y26_N8
\inst4|b2v_inst_right|TXReg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~12_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_r\(19)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_right|TXReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|TXReg\(3),
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datad => \inst1|result_r\(19),
	combout => \inst4|b2v_inst_right|TXReg~12_combout\);

-- Location: LCCOMB_X70_Y26_N6
\inst1|result_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~12_combout\ = (\i_hs5~q\ & (\inst5|RDAC_out[5]~_Duplicate_1_q\)) # (!\i_hs5~q\ & ((\inst|current_panning\(3) & ((\inst1|Mult1|auto_generated|mac_out2~DATAOUT19\))) # (!\inst|current_panning\(3) & (\inst5|RDAC_out[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|RDAC_out[5]~_Duplicate_1_q\,
	datac => \inst|current_panning\(3),
	datad => \inst1|Mult1|auto_generated|mac_out2~DATAOUT19\,
	combout => \inst1|result_r~12_combout\);

-- Location: FF_X70_Y26_N1
\inst1|result_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~13_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(18));

-- Location: FF_X69_Y26_N29
\inst4|b2v_inst_right|TXReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~14_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(2));

-- Location: LCCOMB_X69_Y26_N10
\inst4|b2v_inst_right|TXReg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~13_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst1|result_r\(18))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst4|b2v_inst_right|TXReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst1|result_r\(18),
	datad => \inst4|b2v_inst_right|TXReg\(2),
	combout => \inst4|b2v_inst_right|TXReg~13_combout\);

-- Location: LCCOMB_X70_Y26_N0
\inst1|result_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~13_combout\ = (\i_hs5~q\ & (\inst5|RDAC_out[4]~_Duplicate_1_q\)) # (!\i_hs5~q\ & ((\inst|current_panning\(3) & ((\inst1|Mult1|auto_generated|mac_out2~DATAOUT18\))) # (!\inst|current_panning\(3) & (\inst5|RDAC_out[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|RDAC_out[4]~_Duplicate_1_q\,
	datac => \inst|current_panning\(3),
	datad => \inst1|Mult1|auto_generated|mac_out2~DATAOUT18\,
	combout => \inst1|result_r~13_combout\);

-- Location: FF_X70_Y26_N19
\inst1|result_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~14_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(17));

-- Location: FF_X67_Y26_N17
\inst4|b2v_inst_right|TXReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~15_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(1));

-- Location: LCCOMB_X69_Y26_N28
\inst4|b2v_inst_right|TXReg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~14_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_r\(17)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_right|TXReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_right|TXReg\(1),
	datad => \inst1|result_r\(17),
	combout => \inst4|b2v_inst_right|TXReg~14_combout\);

-- Location: FF_X67_Y26_N19
\inst4|b2v_inst_left|TXReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg[0]~17_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(0));

-- Location: LCCOMB_X70_Y26_N18
\inst1|result_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~14_combout\ = (\i_hs5~q\ & (\inst5|RDAC_out[3]~_Duplicate_1_q\)) # (!\i_hs5~q\ & ((\inst|current_panning\(3) & ((\inst1|Mult1|auto_generated|mac_out2~DATAOUT17\))) # (!\inst|current_panning\(3) & (\inst5|RDAC_out[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|RDAC_out[3]~_Duplicate_1_q\,
	datac => \inst|current_panning\(3),
	datad => \inst1|Mult1|auto_generated|mac_out2~DATAOUT17\,
	combout => \inst1|result_r~14_combout\);

-- Location: FF_X70_Y26_N13
\inst1|result_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~15_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(16));

-- Location: FF_X67_Y26_N21
\inst4|b2v_inst_right|TXReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg[0]~17_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(0));

-- Location: LCCOMB_X67_Y26_N16
\inst4|b2v_inst_right|TXReg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~15_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_r\(16)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_right|TXReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_right|TXReg\(0),
	datac => \inst4|b2v_inst_ctrl|cntr\(9),
	datad => \inst1|result_r\(16),
	combout => \inst4|b2v_inst_right|TXReg~15_combout\);

-- Location: FF_X70_Y22_N7
\inst1|result_l[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~16_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(15));

-- Location: LCCOMB_X67_Y26_N24
\inst4|b2v_inst_left|TXReg[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg[0]~16_combout\ = (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\i_hs7~q\ & ((\inst1|result_l\(15)))) # (!\i_hs7~q\ & (\inst4|b2v_inst_left|TXReg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datab => \inst4|b2v_inst_left|TXReg\(0),
	datac => \i_hs7~q\,
	datad => \inst1|result_l\(15),
	combout => \inst4|b2v_inst_left|TXReg[0]~16_combout\);

-- Location: LCCOMB_X67_Y26_N18
\inst4|b2v_inst_left|TXReg[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg[0]~17_combout\ = (\inst4|b2v_inst_left|TXReg[0]~16_combout\) # ((\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(0) & !\inst4|b2v_inst_right|tx~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datab => \inst4|b2v_inst_left|TXReg[0]~16_combout\,
	datac => \inst4|b2v_inst_left|TXReg\(0),
	datad => \inst4|b2v_inst_right|tx~0_combout\,
	combout => \inst4|b2v_inst_left|TXReg[0]~17_combout\);

-- Location: LCCOMB_X70_Y26_N12
\inst1|result_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~15_combout\ = (\inst|current_panning\(3) & ((\i_hs5~q\ & (\inst5|RDAC_out[2]~_Duplicate_1_q\)) # (!\i_hs5~q\ & ((\inst1|Mult1|auto_generated|mac_out2~DATAOUT16\))))) # (!\inst|current_panning\(3) & (((\inst5|RDAC_out[2]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \i_hs5~q\,
	datac => \inst5|RDAC_out[2]~_Duplicate_1_q\,
	datad => \inst1|Mult1|auto_generated|mac_out2~DATAOUT16\,
	combout => \inst1|result_r~15_combout\);

-- Location: LCCOMB_X67_Y26_N14
\inst4|b2v_inst_right|TXReg[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg[15]~16_combout\ = (\i_hs7~q\ & \inst4|b2v_inst_ctrl|cntr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs7~q\,
	datac => \inst4|b2v_inst_ctrl|cntr\(9),
	combout => \inst4|b2v_inst_right|TXReg[15]~16_combout\);

-- Location: FF_X72_Y26_N23
\inst1|result_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~16_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(15));

-- Location: LCCOMB_X67_Y26_N20
\inst4|b2v_inst_right|TXReg[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg[0]~17_combout\ = (\inst4|b2v_inst_right|TXReg[15]~16_combout\ & ((\inst1|result_r\(15)) # ((!\inst4|b2v_inst_right|TXReg[15]~1_combout\ & \inst4|b2v_inst_right|TXReg\(0))))) # (!\inst4|b2v_inst_right|TXReg[15]~16_combout\ & 
-- (!\inst4|b2v_inst_right|TXReg[15]~1_combout\ & (\inst4|b2v_inst_right|TXReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|TXReg[15]~16_combout\,
	datab => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	datac => \inst4|b2v_inst_right|TXReg\(0),
	datad => \inst1|result_r\(15),
	combout => \inst4|b2v_inst_right|TXReg[0]~17_combout\);

-- Location: LCCOMB_X70_Y22_N6
\inst1|result_l~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~16_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT15\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[1]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & 
-- (((\inst5|LDAC_out[1]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst1|process_0~0_combout\,
	datac => \inst5|LDAC_out[1]~_Duplicate_1_q\,
	datad => \inst1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	combout => \inst1|result_l~16_combout\);

-- Location: LCCOMB_X72_Y26_N22
\inst1|result_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~16_combout\ = (\inst|current_panning\(3) & ((\i_hs5~q\ & (\inst5|RDAC_out[1]~_Duplicate_1_q\)) # (!\i_hs5~q\ & ((\inst1|Mult1|auto_generated|mac_out2~DATAOUT15\))))) # (!\inst|current_panning\(3) & (\inst5|RDAC_out[1]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst5|RDAC_out[1]~_Duplicate_1_q\,
	datac => \inst1|Mult1|auto_generated|mac_out2~DATAOUT15\,
	datad => \i_hs5~q\,
	combout => \inst1|result_r~16_combout\);

-- Location: LCCOMB_X49_Y25_N6
\inst|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector13~5_combout\ = ((\inst|Equal26~0_combout\) # (\inst|Equal28~0_combout\)) # (!\inst|Equal30~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal30~2_combout\,
	datac => \inst|Equal26~0_combout\,
	datad => \inst|Equal28~0_combout\,
	combout => \inst|Selector13~5_combout\);

-- Location: LCCOMB_X49_Y25_N12
\inst|Selector12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector12~8_combout\ = (\inst|scancode\(0) & ((\inst|Equal26~0_combout\ & (\inst|scancode\(9))) # (!\inst|Equal26~0_combout\ & ((\inst|set\(3)))))) # (!\inst|scancode\(0) & (((\inst|set\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|scancode\(0),
	datac => \inst|Equal26~0_combout\,
	datad => \inst|set\(3),
	combout => \inst|Selector12~8_combout\);

-- Location: LCCOMB_X49_Y25_N10
\inst|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector15~0_combout\ = (\inst|scancode\(0) & (((\inst|set\(0))))) # (!\inst|scancode\(0) & ((\inst|Equal26~0_combout\ & (\inst|scancode\(9))) # (!\inst|Equal26~0_combout\ & ((\inst|set\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|scancode\(0),
	datac => \inst|set\(0),
	datad => \inst|Equal26~0_combout\,
	combout => \inst|Selector15~0_combout\);

-- Location: IOIBUF_X3_Y0_N22
\sram_data[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(13),
	o => \sram_data[13]~input_o\);

-- Location: IOIBUF_X11_Y0_N22
\sram_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(5),
	o => \sram_data[5]~input_o\);

-- Location: IOIBUF_X0_Y21_N15
\sram_data[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(8),
	o => \sram_data[8]~input_o\);

-- Location: IOIBUF_X5_Y0_N8
\sram_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(0),
	o => \sram_data[0]~input_o\);

-- Location: IOIBUF_X0_Y16_N15
\sram_data[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(11),
	o => \sram_data[11]~input_o\);

-- Location: IOIBUF_X9_Y0_N15
\sram_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(3),
	o => \sram_data[3]~input_o\);

-- Location: LCCOMB_X70_Y22_N4
\inst5|LDAC_out[1]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|LDAC_out[1]~_Duplicate_1feeder_combout\ = \inst5|result_l\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_l\(16),
	combout => \inst5|LDAC_out[1]~_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X72_Y27_N8
\inst5|RDAC_out[1]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|RDAC_out[1]~_Duplicate_1feeder_combout\ = \inst5|result_r\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_r\(16),
	combout => \inst5|RDAC_out[1]~_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X70_Y26_N26
\inst5|RDAC_out[2]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|RDAC_out[2]~_Duplicate_1feeder_combout\ = \inst5|result_r\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_r\(17),
	combout => \inst5|RDAC_out[2]~_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X70_Y26_N14
\inst5|RDAC_out[4]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|RDAC_out[4]~_Duplicate_1feeder_combout\ = \inst5|result_r\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_r\(19),
	combout => \inst5|RDAC_out[4]~_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X70_Y26_N10
\inst5|RDAC_out[6]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|RDAC_out[6]~_Duplicate_1feeder_combout\ = \inst5|result_r\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_r\(21),
	combout => \inst5|RDAC_out[6]~_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X70_Y26_N20
\inst5|RDAC_out[7]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|RDAC_out[7]~_Duplicate_1feeder_combout\ = \inst5|result_r\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_r\(22),
	combout => \inst5|RDAC_out[7]~_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X72_Y26_N12
\inst5|RDAC_out[11]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|RDAC_out[11]~_Duplicate_1feeder_combout\ = \inst5|result_r\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_r\(26),
	combout => \inst5|RDAC_out[11]~_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X72_Y26_N6
\inst5|RDAC_out[12]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|RDAC_out[12]~_Duplicate_1feeder_combout\ = \inst5|result_r\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_r\(27),
	combout => \inst5|RDAC_out[12]~_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X72_Y26_N16
\inst5|RDAC_out[13]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|RDAC_out[13]~_Duplicate_1feeder_combout\ = \inst5|result_r\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_r\(28),
	combout => \inst5|RDAC_out[13]~_Duplicate_1feeder_combout\);

-- Location: IOOBUF_X0_Y67_N16
\PS2_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \PS2_CLK~output_o\);

-- Location: IOOBUF_X0_Y59_N23
\PS2_DAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \PS2_DAT~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\hsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_hs4~q\,
	devoe => ww_devoe,
	o => \hsync~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\vsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_vs4~q\,
	devoe => ww_devoe,
	o => \vsync~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\sram_ce~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_ce~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\sram_oe~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_oe~output_o\);

-- Location: IOOBUF_X1_Y0_N9
\sram_lb~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_lb~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\sram_ub~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_ub~output_o\);

-- Location: IOOBUF_X23_Y0_N23
\sram_we~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sram_we~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\vga_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|b2v_inst_ctrl|cntr\(0),
	devoe => ww_devoe,
	o => \vga_clk~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\vga_blank~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_blank3~q\,
	devoe => ww_devoe,
	o => \vga_blank~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\vga_sync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_sync~output_o\);

-- Location: IOOBUF_X0_Y68_N9
\dacdat~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|b2v_inst1|dacdatout~0_combout\,
	devoe => ww_devoe,
	o => \dacdat~output_o\);

-- Location: IOOBUF_X0_Y61_N23
\mclk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|b2v_inst_ctrl|ALT_INV_cntr\(1),
	devoe => ww_devoe,
	o => \mclk~output_o\);

-- Location: IOOBUF_X0_Y60_N16
\bclk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|b2v_inst_ctrl|cntr\(3),
	devoe => ww_devoe,
	o => \bclk~output_o\);

-- Location: IOOBUF_X0_Y69_N9
\adclrc~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|b2v_inst_ctrl|cntr\(9),
	devoe => ww_devoe,
	o => \adclrc~output_o\);

-- Location: IOOBUF_X0_Y66_N16
\daclrc~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|b2v_inst_ctrl|cntr\(9),
	devoe => ww_devoe,
	o => \daclrc~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X0_Y20_N16
\sram_addr[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sram_addr[19]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\sram_addr[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~24_combout\,
	devoe => ww_devoe,
	o => \sram_addr[18]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\sram_addr[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~22_combout\,
	devoe => ww_devoe,
	o => \sram_addr[17]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\sram_addr[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~20_combout\,
	devoe => ww_devoe,
	o => \sram_addr[16]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\sram_addr[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~18_combout\,
	devoe => ww_devoe,
	o => \sram_addr[15]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\sram_addr[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~16_combout\,
	devoe => ww_devoe,
	o => \sram_addr[14]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\sram_addr[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~14_combout\,
	devoe => ww_devoe,
	o => \sram_addr[13]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\sram_addr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~12_combout\,
	devoe => ww_devoe,
	o => \sram_addr[12]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\sram_addr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~10_combout\,
	devoe => ww_devoe,
	o => \sram_addr[11]~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\sram_addr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~8_combout\,
	devoe => ww_devoe,
	o => \sram_addr[10]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\sram_addr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~6_combout\,
	devoe => ww_devoe,
	o => \sram_addr[9]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\sram_addr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~4_combout\,
	devoe => ww_devoe,
	o => \sram_addr[8]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\sram_addr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~2_combout\,
	devoe => ww_devoe,
	o => \sram_addr[7]~output_o\);

-- Location: IOOBUF_X0_Y4_N23
\sram_addr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iRAMcontrol|Add1~0_combout\,
	devoe => ww_devoe,
	o => \sram_addr[6]~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\sram_addr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_pixcounter|hcnti\(6),
	devoe => ww_devoe,
	o => \sram_addr[5]~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\sram_addr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_pixcounter|hcnti\(5),
	devoe => ww_devoe,
	o => \sram_addr[4]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\sram_addr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_pixcounter|hcnti\(4),
	devoe => ww_devoe,
	o => \sram_addr[3]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\sram_addr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_pixcounter|hcnti\(3),
	devoe => ww_devoe,
	o => \sram_addr[2]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\sram_addr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_pixcounter|hcnti\(2),
	devoe => ww_devoe,
	o => \sram_addr[1]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\sram_addr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_pixcounter|hcnti\(1),
	devoe => ww_devoe,
	o => \sram_addr[0]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\vga_b[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_b\(7),
	devoe => ww_devoe,
	o => \vga_b[7]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\vga_b[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_b\(6),
	devoe => ww_devoe,
	o => \vga_b[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\vga_b[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_b\(5),
	devoe => ww_devoe,
	o => \vga_b[5]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\vga_b[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_b\(4),
	devoe => ww_devoe,
	o => \vga_b[4]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\vga_b[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_b\(3),
	devoe => ww_devoe,
	o => \vga_b[3]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\vga_b[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_b\(2),
	devoe => ww_devoe,
	o => \vga_b[2]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\vga_b[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_b\(1),
	devoe => ww_devoe,
	o => \vga_b[1]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\vga_b[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_b\(0),
	devoe => ww_devoe,
	o => \vga_b[0]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\vga_g[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_g\(7),
	devoe => ww_devoe,
	o => \vga_g[7]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\vga_g[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_g\(6),
	devoe => ww_devoe,
	o => \vga_g[6]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\vga_g[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_g\(5),
	devoe => ww_devoe,
	o => \vga_g[5]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\vga_g[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_g\(4),
	devoe => ww_devoe,
	o => \vga_g[4]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\vga_g[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_g\(3),
	devoe => ww_devoe,
	o => \vga_g[3]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\vga_g[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_g\(2),
	devoe => ww_devoe,
	o => \vga_g[2]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\vga_g[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_g\(1),
	devoe => ww_devoe,
	o => \vga_g[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\vga_g[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_g\(0),
	devoe => ww_devoe,
	o => \vga_g[0]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\vga_r[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_r\(7),
	devoe => ww_devoe,
	o => \vga_r[7]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\vga_r[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_r\(6),
	devoe => ww_devoe,
	o => \vga_r[6]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\vga_r[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_r\(5),
	devoe => ww_devoe,
	o => \vga_r[5]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\vga_r[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_r\(4),
	devoe => ww_devoe,
	o => \vga_r[4]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\vga_r[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_r\(3),
	devoe => ww_devoe,
	o => \vga_r[3]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\vga_r[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_r\(2),
	devoe => ww_devoe,
	o => \vga_r[2]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\vga_r[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_r\(1),
	devoe => ww_devoe,
	o => \vga_r[1]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\vga_r[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \i_RGB_gen|vga_r\(0),
	devoe => ww_devoe,
	o => \vga_r[0]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\fpga_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fpga_clk,
	o => \fpga_clk~input_o\);

-- Location: CLKCTRL_G4
\fpga_clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \fpga_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \fpga_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X24_Y21_N6
\i_pixcounter|hcnti[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|hcnti[0]~10_combout\ = \i_pixcounter|hcnti\(0) $ (VCC)
-- \i_pixcounter|hcnti[0]~11\ = CARRY(\i_pixcounter|hcnti\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(0),
	datad => VCC,
	combout => \i_pixcounter|hcnti[0]~10_combout\,
	cout => \i_pixcounter|hcnti[0]~11\);

-- Location: IOIBUF_X115_Y40_N8
\KEY0~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY0,
	o => \KEY0~input_o\);

-- Location: LCCOMB_X24_Y21_N8
\i_pixcounter|hcnti[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|hcnti[1]~12_combout\ = (\i_pixcounter|hcnti\(1) & (!\i_pixcounter|hcnti[0]~11\)) # (!\i_pixcounter|hcnti\(1) & ((\i_pixcounter|hcnti[0]~11\) # (GND)))
-- \i_pixcounter|hcnti[1]~13\ = CARRY((!\i_pixcounter|hcnti[0]~11\) # (!\i_pixcounter|hcnti\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(1),
	datad => VCC,
	cin => \i_pixcounter|hcnti[0]~11\,
	combout => \i_pixcounter|hcnti[1]~12_combout\,
	cout => \i_pixcounter|hcnti[1]~13\);

-- Location: LCCOMB_X25_Y23_N20
\inst4|b2v_inst_ctrl|cntr[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|cntr[0]~27_combout\ = !\inst4|b2v_inst_ctrl|cntr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|b2v_inst_ctrl|cntr\(0),
	combout => \inst4|b2v_inst_ctrl|cntr[0]~27_combout\);

-- Location: FF_X25_Y23_N21
\inst4|b2v_inst_ctrl|cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_ctrl|cntr[0]~27_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_ctrl|cntr\(0));

-- Location: FF_X24_Y21_N9
\i_pixcounter|hcnti[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixcounter|hcnti[1]~12_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_pixcounter|LessThan0~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixcounter|hcnti\(1));

-- Location: LCCOMB_X24_Y21_N10
\i_pixcounter|hcnti[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|hcnti[2]~14_combout\ = (\i_pixcounter|hcnti\(2) & (\i_pixcounter|hcnti[1]~13\ $ (GND))) # (!\i_pixcounter|hcnti\(2) & (!\i_pixcounter|hcnti[1]~13\ & VCC))
-- \i_pixcounter|hcnti[2]~15\ = CARRY((\i_pixcounter|hcnti\(2) & !\i_pixcounter|hcnti[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(2),
	datad => VCC,
	cin => \i_pixcounter|hcnti[1]~13\,
	combout => \i_pixcounter|hcnti[2]~14_combout\,
	cout => \i_pixcounter|hcnti[2]~15\);

-- Location: LCCOMB_X24_Y21_N12
\i_pixcounter|hcnti[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|hcnti[3]~16_combout\ = (\i_pixcounter|hcnti\(3) & (!\i_pixcounter|hcnti[2]~15\)) # (!\i_pixcounter|hcnti\(3) & ((\i_pixcounter|hcnti[2]~15\) # (GND)))
-- \i_pixcounter|hcnti[3]~17\ = CARRY((!\i_pixcounter|hcnti[2]~15\) # (!\i_pixcounter|hcnti\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(3),
	datad => VCC,
	cin => \i_pixcounter|hcnti[2]~15\,
	combout => \i_pixcounter|hcnti[3]~16_combout\,
	cout => \i_pixcounter|hcnti[3]~17\);

-- Location: LCCOMB_X24_Y21_N14
\i_pixcounter|hcnti[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|hcnti[4]~18_combout\ = (\i_pixcounter|hcnti\(4) & (\i_pixcounter|hcnti[3]~17\ $ (GND))) # (!\i_pixcounter|hcnti\(4) & (!\i_pixcounter|hcnti[3]~17\ & VCC))
-- \i_pixcounter|hcnti[4]~19\ = CARRY((\i_pixcounter|hcnti\(4) & !\i_pixcounter|hcnti[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(4),
	datad => VCC,
	cin => \i_pixcounter|hcnti[3]~17\,
	combout => \i_pixcounter|hcnti[4]~18_combout\,
	cout => \i_pixcounter|hcnti[4]~19\);

-- Location: FF_X24_Y21_N15
\i_pixcounter|hcnti[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixcounter|hcnti[4]~18_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_pixcounter|LessThan0~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixcounter|hcnti\(4));

-- Location: LCCOMB_X24_Y21_N16
\i_pixcounter|hcnti[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|hcnti[5]~20_combout\ = (\i_pixcounter|hcnti\(5) & (!\i_pixcounter|hcnti[4]~19\)) # (!\i_pixcounter|hcnti\(5) & ((\i_pixcounter|hcnti[4]~19\) # (GND)))
-- \i_pixcounter|hcnti[5]~21\ = CARRY((!\i_pixcounter|hcnti[4]~19\) # (!\i_pixcounter|hcnti\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(5),
	datad => VCC,
	cin => \i_pixcounter|hcnti[4]~19\,
	combout => \i_pixcounter|hcnti[5]~20_combout\,
	cout => \i_pixcounter|hcnti[5]~21\);

-- Location: FF_X24_Y21_N17
\i_pixcounter|hcnti[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixcounter|hcnti[5]~20_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_pixcounter|LessThan0~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixcounter|hcnti\(5));

-- Location: LCCOMB_X24_Y21_N18
\i_pixcounter|hcnti[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|hcnti[6]~22_combout\ = (\i_pixcounter|hcnti\(6) & (\i_pixcounter|hcnti[5]~21\ $ (GND))) # (!\i_pixcounter|hcnti\(6) & (!\i_pixcounter|hcnti[5]~21\ & VCC))
-- \i_pixcounter|hcnti[6]~23\ = CARRY((\i_pixcounter|hcnti\(6) & !\i_pixcounter|hcnti[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(6),
	datad => VCC,
	cin => \i_pixcounter|hcnti[5]~21\,
	combout => \i_pixcounter|hcnti[6]~22_combout\,
	cout => \i_pixcounter|hcnti[6]~23\);

-- Location: FF_X24_Y21_N19
\i_pixcounter|hcnti[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixcounter|hcnti[6]~22_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_pixcounter|LessThan0~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixcounter|hcnti\(6));

-- Location: LCCOMB_X24_Y21_N20
\i_pixcounter|hcnti[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|hcnti[7]~24_combout\ = (\i_pixcounter|hcnti\(7) & (!\i_pixcounter|hcnti[6]~23\)) # (!\i_pixcounter|hcnti\(7) & ((\i_pixcounter|hcnti[6]~23\) # (GND)))
-- \i_pixcounter|hcnti[7]~25\ = CARRY((!\i_pixcounter|hcnti[6]~23\) # (!\i_pixcounter|hcnti\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(7),
	datad => VCC,
	cin => \i_pixcounter|hcnti[6]~23\,
	combout => \i_pixcounter|hcnti[7]~24_combout\,
	cout => \i_pixcounter|hcnti[7]~25\);

-- Location: FF_X24_Y21_N21
\i_pixcounter|hcnti[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixcounter|hcnti[7]~24_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_pixcounter|LessThan0~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixcounter|hcnti\(7));

-- Location: LCCOMB_X24_Y21_N22
\i_pixcounter|hcnti[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|hcnti[8]~26_combout\ = (\i_pixcounter|hcnti\(8) & (\i_pixcounter|hcnti[7]~25\ $ (GND))) # (!\i_pixcounter|hcnti\(8) & (!\i_pixcounter|hcnti[7]~25\ & VCC))
-- \i_pixcounter|hcnti[8]~27\ = CARRY((\i_pixcounter|hcnti\(8) & !\i_pixcounter|hcnti[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(8),
	datad => VCC,
	cin => \i_pixcounter|hcnti[7]~25\,
	combout => \i_pixcounter|hcnti[8]~26_combout\,
	cout => \i_pixcounter|hcnti[8]~27\);

-- Location: FF_X24_Y21_N23
\i_pixcounter|hcnti[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixcounter|hcnti[8]~26_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_pixcounter|LessThan0~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixcounter|hcnti\(8));

-- Location: LCCOMB_X24_Y21_N24
\i_pixcounter|hcnti[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|hcnti[9]~28_combout\ = \i_pixcounter|hcnti[8]~27\ $ (\i_pixcounter|hcnti\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \i_pixcounter|hcnti\(9),
	cin => \i_pixcounter|hcnti[8]~27\,
	combout => \i_pixcounter|hcnti[9]~28_combout\);

-- Location: FF_X24_Y21_N25
\i_pixcounter|hcnti[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixcounter|hcnti[9]~28_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_pixcounter|LessThan0~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixcounter|hcnti\(9));

-- Location: LCCOMB_X24_Y21_N2
\inst3|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan1~0_combout\ = (\i_pixcounter|hcnti\(8) & \i_pixcounter|hcnti\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_pixcounter|hcnti\(8),
	datad => \i_pixcounter|hcnti\(9),
	combout => \inst3|LessThan1~0_combout\);

-- Location: FF_X24_Y21_N13
\i_pixcounter|hcnti[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixcounter|hcnti[3]~16_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_pixcounter|LessThan0~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixcounter|hcnti\(3));

-- Location: LCCOMB_X26_Y23_N8
\inst3|process_3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~4_combout\ = (\i_pixcounter|hcnti\(3) & \i_pixcounter|hcnti\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_pixcounter|hcnti\(3),
	datad => \i_pixcounter|hcnti\(4),
	combout => \inst3|process_3~4_combout\);

-- Location: LCCOMB_X24_Y21_N28
\i_pixcounter|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|LessThan0~0_combout\ = (((!\i_pixcounter|hcnti\(0) & !\i_pixcounter|hcnti\(1))) # (!\inst3|process_3~4_combout\)) # (!\i_pixcounter|hcnti\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(2),
	datab => \i_pixcounter|hcnti\(0),
	datac => \i_pixcounter|hcnti\(1),
	datad => \inst3|process_3~4_combout\,
	combout => \i_pixcounter|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y21_N4
\i_pixcounter|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixcounter|LessThan0~1_combout\ = (\inst3|LessThan1~0_combout\ & (((\i_pixcounter|hcnti\(7)) # (!\i_pixcounter|LessThan0~0_combout\)) # (!\i_hs_gen|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs_gen|Equal0~2_combout\,
	datab => \inst3|LessThan1~0_combout\,
	datac => \i_pixcounter|LessThan0~0_combout\,
	datad => \i_pixcounter|hcnti\(7),
	combout => \i_pixcounter|LessThan0~1_combout\);

-- Location: FF_X24_Y21_N7
\i_pixcounter|hcnti[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixcounter|hcnti[0]~10_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_pixcounter|LessThan0~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixcounter|hcnti\(0));

-- Location: LCCOMB_X24_Y20_N22
\inst3|process_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~5_combout\ = (\i_pixcounter|hcnti\(5) & \i_pixcounter|hcnti\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(5),
	datad => \i_pixcounter|hcnti\(6),
	combout => \inst3|process_3~5_combout\);

-- Location: LCCOMB_X24_Y20_N4
\i_hs_gen|hsync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_hs_gen|hsync~0_combout\ = ((\i_hs_gen|Equal0~1_combout\ & (\inst3|process_3~5_combout\ & !\i_pixcounter|hcnti\(0)))) # (!\i_hs_gen|hsync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs_gen|Equal0~1_combout\,
	datab => \i_hs_gen|hsync~q\,
	datac => \inst3|process_3~5_combout\,
	datad => \i_pixcounter|hcnti\(0),
	combout => \i_hs_gen|hsync~0_combout\);

-- Location: LCCOMB_X24_Y21_N0
\i_hs_gen|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_hs_gen|Equal0~0_combout\ = (\i_pixcounter|hcnti\(2) & (\i_pixcounter|hcnti\(9) & (!\i_pixcounter|hcnti\(4) & \i_pixcounter|hcnti\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(2),
	datab => \i_pixcounter|hcnti\(9),
	datac => \i_pixcounter|hcnti\(4),
	datad => \i_pixcounter|hcnti\(7),
	combout => \i_hs_gen|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y21_N26
\i_hs_gen|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_hs_gen|Equal0~1_combout\ = (!\i_pixcounter|hcnti\(8) & (\i_hs_gen|Equal0~0_combout\ & (\i_pixcounter|hcnti\(1) & \i_pixcounter|hcnti\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(8),
	datab => \i_hs_gen|Equal0~0_combout\,
	datac => \i_pixcounter|hcnti\(1),
	datad => \i_pixcounter|hcnti\(3),
	combout => \i_hs_gen|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y20_N2
\i_hs_gen|hsync~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_hs_gen|hsync~1_combout\ = ((\i_hs_gen|Equal0~2_combout\ & (\i_pixcounter|hcnti\(0) & \i_hs_gen|Equal0~1_combout\))) # (!\i_hs_gen|hsync~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs_gen|Equal0~2_combout\,
	datab => \i_pixcounter|hcnti\(0),
	datac => \i_hs_gen|hsync~0_combout\,
	datad => \i_hs_gen|Equal0~1_combout\,
	combout => \i_hs_gen|hsync~1_combout\);

-- Location: FF_X24_Y20_N3
\i_hs_gen|hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_hs_gen|hsync~1_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_hs_gen|hsync~q\);

-- Location: LCCOMB_X24_Y20_N30
\i_hs3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_hs3~0_combout\ = !\i_hs_gen|hsync~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_hs_gen|hsync~q\,
	combout => \i_hs3~0_combout\);

-- Location: FF_X24_Y20_N31
i_hs3 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_hs3~0_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_hs3~q\);

-- Location: LCCOMB_X24_Y20_N18
\i_hs4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_hs4~feeder_combout\ = \i_hs3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_hs3~q\,
	combout => \i_hs4~feeder_combout\);

-- Location: FF_X24_Y20_N19
i_hs4 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_hs4~feeder_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_hs4~q\);

-- Location: LCCOMB_X25_Y19_N10
\i_linecounter|vcnti[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|vcnti[0]~10_combout\ = \i_linecounter|vcnti\(0) $ (VCC)
-- \i_linecounter|vcnti[0]~11\ = CARRY(\i_linecounter|vcnti\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(0),
	datad => VCC,
	combout => \i_linecounter|vcnti[0]~10_combout\,
	cout => \i_linecounter|vcnti[0]~11\);

-- Location: LCCOMB_X25_Y19_N12
\i_linecounter|vcnti[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|vcnti[1]~12_combout\ = (\i_linecounter|vcnti\(1) & (!\i_linecounter|vcnti[0]~11\)) # (!\i_linecounter|vcnti\(1) & ((\i_linecounter|vcnti[0]~11\) # (GND)))
-- \i_linecounter|vcnti[1]~13\ = CARRY((!\i_linecounter|vcnti[0]~11\) # (!\i_linecounter|vcnti\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(1),
	datad => VCC,
	cin => \i_linecounter|vcnti[0]~11\,
	combout => \i_linecounter|vcnti[1]~12_combout\,
	cout => \i_linecounter|vcnti[1]~13\);

-- Location: LCCOMB_X25_Y19_N14
\i_linecounter|vcnti[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|vcnti[2]~14_combout\ = (\i_linecounter|vcnti\(2) & (\i_linecounter|vcnti[1]~13\ $ (GND))) # (!\i_linecounter|vcnti\(2) & (!\i_linecounter|vcnti[1]~13\ & VCC))
-- \i_linecounter|vcnti[2]~15\ = CARRY((\i_linecounter|vcnti\(2) & !\i_linecounter|vcnti[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_linecounter|vcnti\(2),
	datad => VCC,
	cin => \i_linecounter|vcnti[1]~13\,
	combout => \i_linecounter|vcnti[2]~14_combout\,
	cout => \i_linecounter|vcnti[2]~15\);

-- Location: LCCOMB_X25_Y19_N8
\i_linecounter|vcnti[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|vcnti[2]~feeder_combout\ = \i_linecounter|vcnti[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_linecounter|vcnti[2]~14_combout\,
	combout => \i_linecounter|vcnti[2]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N12
\i_linecounter|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|process_0~0_combout\ = (\i_hs_gen|Equal0~2_combout\ & (!\i_pixcounter|hcnti\(0) & (\inst4|b2v_inst_ctrl|cntr\(0) & \i_hs_gen|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs_gen|Equal0~2_combout\,
	datab => \i_pixcounter|hcnti\(0),
	datac => \inst4|b2v_inst_ctrl|cntr\(0),
	datad => \i_hs_gen|Equal0~1_combout\,
	combout => \i_linecounter|process_0~0_combout\);

-- Location: FF_X25_Y19_N9
\i_linecounter|vcnti[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_linecounter|vcnti[2]~feeder_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_linecounter|LessThan0~1_combout\,
	ena => \i_linecounter|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_linecounter|vcnti\(2));

-- Location: LCCOMB_X25_Y19_N16
\i_linecounter|vcnti[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|vcnti[3]~16_combout\ = (\i_linecounter|vcnti\(3) & (!\i_linecounter|vcnti[2]~15\)) # (!\i_linecounter|vcnti\(3) & ((\i_linecounter|vcnti[2]~15\) # (GND)))
-- \i_linecounter|vcnti[3]~17\ = CARRY((!\i_linecounter|vcnti[2]~15\) # (!\i_linecounter|vcnti\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_linecounter|vcnti\(3),
	datad => VCC,
	cin => \i_linecounter|vcnti[2]~15\,
	combout => \i_linecounter|vcnti[3]~16_combout\,
	cout => \i_linecounter|vcnti[3]~17\);

-- Location: FF_X25_Y19_N17
\i_linecounter|vcnti[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_linecounter|vcnti[3]~16_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_linecounter|LessThan0~1_combout\,
	ena => \i_linecounter|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_linecounter|vcnti\(3));

-- Location: LCCOMB_X25_Y19_N18
\i_linecounter|vcnti[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|vcnti[4]~18_combout\ = (\i_linecounter|vcnti\(4) & (\i_linecounter|vcnti[3]~17\ $ (GND))) # (!\i_linecounter|vcnti\(4) & (!\i_linecounter|vcnti[3]~17\ & VCC))
-- \i_linecounter|vcnti[4]~19\ = CARRY((\i_linecounter|vcnti\(4) & !\i_linecounter|vcnti[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_linecounter|vcnti\(4),
	datad => VCC,
	cin => \i_linecounter|vcnti[3]~17\,
	combout => \i_linecounter|vcnti[4]~18_combout\,
	cout => \i_linecounter|vcnti[4]~19\);

-- Location: FF_X25_Y19_N19
\i_linecounter|vcnti[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_linecounter|vcnti[4]~18_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_linecounter|LessThan0~1_combout\,
	ena => \i_linecounter|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_linecounter|vcnti\(4));

-- Location: LCCOMB_X25_Y19_N20
\i_linecounter|vcnti[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|vcnti[5]~20_combout\ = (\i_linecounter|vcnti\(5) & (!\i_linecounter|vcnti[4]~19\)) # (!\i_linecounter|vcnti\(5) & ((\i_linecounter|vcnti[4]~19\) # (GND)))
-- \i_linecounter|vcnti[5]~21\ = CARRY((!\i_linecounter|vcnti[4]~19\) # (!\i_linecounter|vcnti\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_linecounter|vcnti\(5),
	datad => VCC,
	cin => \i_linecounter|vcnti[4]~19\,
	combout => \i_linecounter|vcnti[5]~20_combout\,
	cout => \i_linecounter|vcnti[5]~21\);

-- Location: FF_X25_Y19_N21
\i_linecounter|vcnti[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_linecounter|vcnti[5]~20_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_linecounter|LessThan0~1_combout\,
	ena => \i_linecounter|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_linecounter|vcnti\(5));

-- Location: LCCOMB_X25_Y19_N22
\i_linecounter|vcnti[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|vcnti[6]~22_combout\ = (\i_linecounter|vcnti\(6) & (\i_linecounter|vcnti[5]~21\ $ (GND))) # (!\i_linecounter|vcnti\(6) & (!\i_linecounter|vcnti[5]~21\ & VCC))
-- \i_linecounter|vcnti[6]~23\ = CARRY((\i_linecounter|vcnti\(6) & !\i_linecounter|vcnti[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(6),
	datad => VCC,
	cin => \i_linecounter|vcnti[5]~21\,
	combout => \i_linecounter|vcnti[6]~22_combout\,
	cout => \i_linecounter|vcnti[6]~23\);

-- Location: LCCOMB_X25_Y19_N24
\i_linecounter|vcnti[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|vcnti[7]~24_combout\ = (\i_linecounter|vcnti\(7) & (!\i_linecounter|vcnti[6]~23\)) # (!\i_linecounter|vcnti\(7) & ((\i_linecounter|vcnti[6]~23\) # (GND)))
-- \i_linecounter|vcnti[7]~25\ = CARRY((!\i_linecounter|vcnti[6]~23\) # (!\i_linecounter|vcnti\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_linecounter|vcnti\(7),
	datad => VCC,
	cin => \i_linecounter|vcnti[6]~23\,
	combout => \i_linecounter|vcnti[7]~24_combout\,
	cout => \i_linecounter|vcnti[7]~25\);

-- Location: FF_X25_Y19_N25
\i_linecounter|vcnti[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_linecounter|vcnti[7]~24_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_linecounter|LessThan0~1_combout\,
	ena => \i_linecounter|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_linecounter|vcnti\(7));

-- Location: LCCOMB_X25_Y19_N26
\i_linecounter|vcnti[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|vcnti[8]~26_combout\ = (\i_linecounter|vcnti\(8) & (\i_linecounter|vcnti[7]~25\ $ (GND))) # (!\i_linecounter|vcnti\(8) & (!\i_linecounter|vcnti[7]~25\ & VCC))
-- \i_linecounter|vcnti[8]~27\ = CARRY((\i_linecounter|vcnti\(8) & !\i_linecounter|vcnti[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(8),
	datad => VCC,
	cin => \i_linecounter|vcnti[7]~25\,
	combout => \i_linecounter|vcnti[8]~26_combout\,
	cout => \i_linecounter|vcnti[8]~27\);

-- Location: FF_X25_Y19_N27
\i_linecounter|vcnti[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_linecounter|vcnti[8]~26_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_linecounter|LessThan0~1_combout\,
	ena => \i_linecounter|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_linecounter|vcnti\(8));

-- Location: LCCOMB_X25_Y19_N2
\i_linecounter|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|LessThan0~0_combout\ = (!\i_linecounter|vcnti\(6) & (!\i_linecounter|vcnti\(5) & (!\i_linecounter|vcnti\(8) & !\i_linecounter|vcnti\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(6),
	datab => \i_linecounter|vcnti\(5),
	datac => \i_linecounter|vcnti\(8),
	datad => \i_linecounter|vcnti\(7),
	combout => \i_linecounter|LessThan0~0_combout\);

-- Location: LCCOMB_X25_Y19_N4
\inst3|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_0~0_combout\ = (\i_linecounter|vcnti\(3) & \i_linecounter|vcnti\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_linecounter|vcnti\(3),
	datac => \i_linecounter|vcnti\(2),
	combout => \inst3|process_0~0_combout\);

-- Location: LCCOMB_X25_Y19_N28
\i_linecounter|vcnti[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|vcnti[9]~28_combout\ = \i_linecounter|vcnti[8]~27\ $ (\i_linecounter|vcnti\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \i_linecounter|vcnti\(9),
	cin => \i_linecounter|vcnti[8]~27\,
	combout => \i_linecounter|vcnti[9]~28_combout\);

-- Location: FF_X25_Y19_N29
\i_linecounter|vcnti[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_linecounter|vcnti[9]~28_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_linecounter|LessThan0~1_combout\,
	ena => \i_linecounter|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_linecounter|vcnti\(9));

-- Location: LCCOMB_X25_Y19_N6
\i_linecounter|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_linecounter|LessThan0~1_combout\ = (\i_linecounter|vcnti\(9) & ((\i_linecounter|vcnti\(4)) # ((\inst3|process_0~0_combout\) # (!\i_linecounter|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(4),
	datab => \i_linecounter|LessThan0~0_combout\,
	datac => \inst3|process_0~0_combout\,
	datad => \i_linecounter|vcnti\(9),
	combout => \i_linecounter|LessThan0~1_combout\);

-- Location: FF_X25_Y19_N13
\i_linecounter|vcnti[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_linecounter|vcnti[1]~12_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_linecounter|LessThan0~1_combout\,
	ena => \i_linecounter|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_linecounter|vcnti\(1));

-- Location: FF_X25_Y19_N23
\i_linecounter|vcnti[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_linecounter|vcnti[6]~22_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_linecounter|LessThan0~1_combout\,
	ena => \i_linecounter|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_linecounter|vcnti\(6));

-- Location: LCCOMB_X26_Y21_N20
\iBlank_gen|blank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \iBlank_gen|blank~0_combout\ = (\i_linecounter|vcnti\(7) & (\i_linecounter|vcnti\(5) & (\i_linecounter|vcnti\(8) & \i_linecounter|vcnti\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(7),
	datab => \i_linecounter|vcnti\(5),
	datac => \i_linecounter|vcnti\(8),
	datad => \i_linecounter|vcnti\(6),
	combout => \iBlank_gen|blank~0_combout\);

-- Location: LCCOMB_X28_Y21_N18
\i_vs_gen|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_vs_gen|Equal0~0_combout\ = (!\i_linecounter|vcnti\(0) & (!\i_linecounter|vcnti\(4) & (\i_linecounter|vcnti\(3) & !\i_linecounter|vcnti\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(0),
	datab => \i_linecounter|vcnti\(4),
	datac => \i_linecounter|vcnti\(3),
	datad => \i_linecounter|vcnti\(9),
	combout => \i_vs_gen|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y21_N12
\i_vs_gen|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_vs_gen|Equal0~1_combout\ = (\iBlank_gen|blank~0_combout\ & \i_vs_gen|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iBlank_gen|blank~0_combout\,
	datad => \i_vs_gen|Equal0~0_combout\,
	combout => \i_vs_gen|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y21_N8
\i_vs_gen|vsync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_vs_gen|vsync~0_combout\ = (\i_linecounter|vcnti\(2) & (\i_vs_gen|vsync~q\ & ((\i_linecounter|vcnti\(1)) # (!\i_vs_gen|Equal0~1_combout\)))) # (!\i_linecounter|vcnti\(2) & ((\i_vs_gen|vsync~q\) # ((\i_linecounter|vcnti\(1) & 
-- \i_vs_gen|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(2),
	datab => \i_linecounter|vcnti\(1),
	datac => \i_vs_gen|vsync~q\,
	datad => \i_vs_gen|Equal0~1_combout\,
	combout => \i_vs_gen|vsync~0_combout\);

-- Location: FF_X28_Y21_N9
\i_vs_gen|vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_vs_gen|vsync~0_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_vs_gen|vsync~q\);

-- Location: LCCOMB_X24_Y20_N0
\i_vs3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_vs3~0_combout\ = !\i_vs_gen|vsync~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_vs_gen|vsync~q\,
	combout => \i_vs3~0_combout\);

-- Location: FF_X24_Y20_N1
i_vs3 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_vs3~0_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_vs3~q\);

-- Location: LCCOMB_X24_Y20_N28
\i_vs4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_vs4~feeder_combout\ = \i_vs3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_vs3~q\,
	combout => \i_vs4~feeder_combout\);

-- Location: FF_X24_Y20_N29
i_vs4 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_vs4~feeder_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_vs4~q\);

-- Location: LCCOMB_X26_Y20_N0
\inst3|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_2~0_combout\ = (\i_pixcounter|hcnti\(9) & ((\i_pixcounter|hcnti\(8)) # (\i_pixcounter|hcnti\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(8),
	datac => \i_pixcounter|hcnti\(9),
	datad => \i_pixcounter|hcnti\(7),
	combout => \inst3|process_2~0_combout\);

-- Location: LCCOMB_X28_Y21_N2
\iBlank_gen|blank~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \iBlank_gen|blank~1_combout\ = (!\i_linecounter|vcnti\(9) & (!\inst3|process_2~0_combout\ & !\iBlank_gen|blank~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(9),
	datab => \inst3|process_2~0_combout\,
	datad => \iBlank_gen|blank~0_combout\,
	combout => \iBlank_gen|blank~1_combout\);

-- Location: FF_X28_Y21_N3
i_blank2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \iBlank_gen|blank~1_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_blank2~q\);

-- Location: LCCOMB_X28_Y21_N0
\i_blank3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_blank3~feeder_combout\ = \i_blank2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_blank2~q\,
	combout => \i_blank3~feeder_combout\);

-- Location: FF_X28_Y21_N1
i_blank3 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_blank3~feeder_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_blank3~q\);

-- Location: IOIBUF_X0_Y67_N15
\PS2_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: LCCOMB_X48_Y27_N14
\inst|PS2_CLK2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PS2_CLK2~feeder_combout\ = \PS2_CLK~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PS2_CLK~input_o\,
	combout => \inst|PS2_CLK2~feeder_combout\);

-- Location: FF_X48_Y27_N15
\inst|PS2_CLK2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|PS2_CLK2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PS2_CLK2~q\);

-- Location: FF_X48_Y27_N1
\inst|PS2_CLK2_old\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|PS2_CLK2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PS2_CLK2_old~q\);

-- Location: LCCOMB_X48_Y27_N28
\inst|shiftreg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|shiftreg~6_combout\ = (\inst|shiftreg\(3) & (\inst|PS2_CLK2_old~q\ & !\inst|PS2_CLK2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|shiftreg\(3),
	datac => \inst|PS2_CLK2_old~q\,
	datad => \inst|PS2_CLK2~q\,
	combout => \inst|shiftreg~6_combout\);

-- Location: LCCOMB_X48_Y27_N30
\inst|shiftreg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|shiftreg~7_combout\ = (\inst|PS2_CLK2_old~q\ & (!\inst|PS2_CLK2~q\ & \inst|shiftreg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PS2_CLK2_old~q\,
	datac => \inst|PS2_CLK2~q\,
	datad => \inst|shiftreg\(2),
	combout => \inst|shiftreg~7_combout\);

-- Location: FF_X48_Y27_N31
\inst|shiftreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|shiftreg~7_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst|shiftreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|shiftreg\(1));

-- Location: LCCOMB_X48_Y27_N10
\inst|shiftreg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|shiftreg~8_combout\ = (\inst|PS2_CLK2_old~q\ & (!\inst|PS2_CLK2~q\ & \inst|shiftreg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PS2_CLK2_old~q\,
	datac => \inst|PS2_CLK2~q\,
	datad => \inst|shiftreg\(1),
	combout => \inst|shiftreg~8_combout\);

-- Location: FF_X48_Y27_N11
\inst|shiftreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|shiftreg~8_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|shiftreg\(0));

-- Location: LCCOMB_X48_Y27_N0
\inst|shiftreg[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|shiftreg[5]~1_combout\ = (\inst|shiftreg\(0)) # ((!\inst|PS2_CLK2~q\ & \inst|PS2_CLK2_old~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|PS2_CLK2~q\,
	datac => \inst|PS2_CLK2_old~q\,
	datad => \inst|shiftreg\(0),
	combout => \inst|shiftreg[5]~1_combout\);

-- Location: FF_X48_Y27_N29
\inst|shiftreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|shiftreg~6_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst|shiftreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|shiftreg\(2));

-- Location: LCCOMB_X48_Y27_N20
\inst|shiftreg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|shiftreg~9_combout\ = (\inst|shiftreg\(6) & (!\inst|PS2_CLK2~q\ & \inst|PS2_CLK2_old~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|shiftreg\(6),
	datab => \inst|PS2_CLK2~q\,
	datac => \inst|PS2_CLK2_old~q\,
	combout => \inst|shiftreg~9_combout\);

-- Location: FF_X48_Y27_N21
\inst|shiftreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|shiftreg~9_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst|shiftreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|shiftreg\(5));

-- Location: LCCOMB_X48_Y27_N24
\inst|shiftreg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|shiftreg~0_combout\ = (\inst|PS2_CLK2_old~q\ & (\inst|shiftreg\(5) & !\inst|PS2_CLK2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PS2_CLK2_old~q\,
	datab => \inst|shiftreg\(5),
	datac => \inst|PS2_CLK2~q\,
	combout => \inst|shiftreg~0_combout\);

-- Location: FF_X48_Y27_N25
\inst|shiftreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|shiftreg~0_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst|shiftreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|shiftreg\(4));

-- Location: LCCOMB_X48_Y27_N22
\inst|shiftreg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|shiftreg~4_combout\ = (\inst|shiftreg\(7) & (!\inst|PS2_CLK2~q\ & \inst|PS2_CLK2_old~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|shiftreg\(7),
	datab => \inst|PS2_CLK2~q\,
	datac => \inst|PS2_CLK2_old~q\,
	combout => \inst|shiftreg~4_combout\);

-- Location: FF_X48_Y27_N23
\inst|shiftreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|shiftreg~4_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst|shiftreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|shiftreg\(6));

-- Location: IOIBUF_X0_Y59_N22
\PS2_DAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: LCCOMB_X48_Y27_N4
\inst|PS2_bit~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|PS2_bit~feeder_combout\ = \PS2_DAT~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PS2_DAT~input_o\,
	combout => \inst|PS2_bit~feeder_combout\);

-- Location: FF_X48_Y27_N5
\inst|PS2_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|PS2_bit~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PS2_bit~q\);

-- Location: LCCOMB_X48_Y27_N2
\inst|shiftreg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|shiftreg~10_combout\ = (!\inst|PS2_CLK2~q\ & (\inst|PS2_CLK2_old~q\ & !\inst|PS2_bit~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|PS2_CLK2~q\,
	datac => \inst|PS2_CLK2_old~q\,
	datad => \inst|PS2_bit~q\,
	combout => \inst|shiftreg~10_combout\);

-- Location: FF_X48_Y27_N3
\inst|shiftreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|shiftreg~10_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst|shiftreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|shiftreg\(9));

-- Location: LCCOMB_X48_Y27_N26
\inst|shiftreg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|shiftreg~2_combout\ = (\inst|PS2_CLK2_old~q\ & (!\inst|PS2_CLK2~q\ & \inst|shiftreg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PS2_CLK2_old~q\,
	datac => \inst|PS2_CLK2~q\,
	datad => \inst|shiftreg\(9),
	combout => \inst|shiftreg~2_combout\);

-- Location: FF_X48_Y27_N27
\inst|shiftreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|shiftreg~2_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst|shiftreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|shiftreg\(8));

-- Location: LCCOMB_X48_Y27_N8
\inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal0~0_combout\ = (!\inst|shiftreg\(7) & (\inst|shiftreg\(4) & (!\inst|shiftreg\(6) & !\inst|shiftreg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|shiftreg\(7),
	datab => \inst|shiftreg\(4),
	datac => \inst|shiftreg\(6),
	datad => \inst|shiftreg\(8),
	combout => \inst|Equal0~0_combout\);

-- Location: LCCOMB_X48_Y27_N18
\inst|shiftreg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|shiftreg~5_combout\ = (\inst|PS2_CLK2_old~q\ & (!\inst|PS2_CLK2~q\ & \inst|shiftreg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PS2_CLK2_old~q\,
	datac => \inst|PS2_CLK2~q\,
	datad => \inst|shiftreg\(4),
	combout => \inst|shiftreg~5_combout\);

-- Location: FF_X48_Y27_N19
\inst|shiftreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|shiftreg~5_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst|shiftreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|shiftreg\(3));

-- Location: LCCOMB_X48_Y27_N16
\inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal0~1_combout\ = (\inst|shiftreg\(1) & (\inst|Equal0~0_combout\ & (\inst|shiftreg\(3) & \inst|shiftreg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|shiftreg\(1),
	datab => \inst|Equal0~0_combout\,
	datac => \inst|shiftreg\(3),
	datad => \inst|shiftreg\(2),
	combout => \inst|Equal0~1_combout\);

-- Location: LCCOMB_X54_Y27_N30
\inst|scancode[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|scancode[0]~0_combout\ = (!\inst|Equal0~1_combout\ & \inst|shiftreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Equal0~1_combout\,
	datad => \inst|shiftreg\(0),
	combout => \inst|scancode[0]~0_combout\);

-- Location: FF_X48_Y26_N7
\inst|scancode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|shiftreg\(2),
	sload => VCC,
	ena => \inst|scancode[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|scancode\(1));

-- Location: FF_X48_Y26_N5
\inst|scancode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|shiftreg\(5),
	sload => VCC,
	ena => \inst|scancode[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|scancode\(4));

-- Location: FF_X48_Y26_N9
\inst|scancode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|shiftreg\(3),
	sload => VCC,
	ena => \inst|scancode[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|scancode\(2));

-- Location: LCCOMB_X48_Y26_N4
\inst|Equal14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal14~1_combout\ = (\inst|Equal14~0_combout\ & (\inst|scancode\(1) & (!\inst|scancode\(4) & !\inst|scancode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal14~0_combout\,
	datab => \inst|scancode\(1),
	datac => \inst|scancode\(4),
	datad => \inst|scancode\(2),
	combout => \inst|Equal14~1_combout\);

-- Location: LCCOMB_X48_Y27_N12
\inst|shiftreg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|shiftreg~3_combout\ = (\inst|PS2_CLK2_old~q\ & (!\inst|PS2_CLK2~q\ & \inst|shiftreg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PS2_CLK2_old~q\,
	datac => \inst|PS2_CLK2~q\,
	datad => \inst|shiftreg\(8),
	combout => \inst|shiftreg~3_combout\);

-- Location: FF_X48_Y27_N13
\inst|shiftreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|shiftreg~3_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst|shiftreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|shiftreg\(7));

-- Location: FF_X48_Y26_N3
\inst|scancode[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|shiftreg\(7),
	sload => VCC,
	ena => \inst|scancode[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|scancode\(6));

-- Location: LCCOMB_X54_Y27_N0
\inst|E0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|E0~0_combout\ = (\inst|shiftreg\(0) & (\inst|Equal0~1_combout\ & ((\inst|shiftreg\(5)) # (\inst|E0~q\)))) # (!\inst|shiftreg\(0) & (((\inst|E0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|shiftreg\(5),
	datab => \inst|Equal0~1_combout\,
	datac => \inst|E0~q\,
	datad => \inst|shiftreg\(0),
	combout => \inst|E0~0_combout\);

-- Location: FF_X54_Y27_N1
\inst|E0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|E0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|E0~q\);

-- Location: LCCOMB_X54_Y27_N18
\inst|scancode[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|scancode[8]~2_combout\ = !\inst|E0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|E0~q\,
	combout => \inst|scancode[8]~2_combout\);

-- Location: FF_X54_Y27_N19
\inst|scancode[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|scancode[8]~2_combout\,
	ena => \inst|scancode[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|scancode\(8));

-- Location: LCCOMB_X48_Y26_N2
\inst|Equal26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal26~0_combout\ = (\inst|Equal14~1_combout\ & (!\inst|scancode\(6) & !\inst|scancode\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Equal14~1_combout\,
	datac => \inst|scancode\(6),
	datad => \inst|scancode\(8),
	combout => \inst|Equal26~0_combout\);

-- Location: FF_X48_Y26_N1
\inst|scancode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|shiftreg\(1),
	sload => VCC,
	ena => \inst|scancode[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|scancode\(0));

-- Location: FF_X48_Y26_N15
\inst|scancode[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|shiftreg\(6),
	sload => VCC,
	ena => \inst|scancode[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|scancode\(5));

-- Location: FF_X48_Y26_N13
\inst|scancode[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|shiftreg\(8),
	sload => VCC,
	ena => \inst|scancode[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|scancode\(7));

-- Location: FF_X49_Y26_N5
\inst|scancode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|shiftreg\(4),
	sload => VCC,
	ena => \inst|scancode[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|scancode\(3));

-- Location: LCCOMB_X48_Y26_N12
\inst|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal14~0_combout\ = (!\inst|scancode\(5) & (\inst|scancode\(7) & \inst|scancode\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|scancode\(5),
	datac => \inst|scancode\(7),
	datad => \inst|scancode\(3),
	combout => \inst|Equal14~0_combout\);

-- Location: LCCOMB_X49_Y25_N18
\inst|Equal28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal28~0_combout\ = (\inst|Equal30~0_combout\ & (\inst|scancode\(0) & (\inst|Equal14~0_combout\ & !\inst|scancode\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal30~0_combout\,
	datab => \inst|scancode\(0),
	datac => \inst|Equal14~0_combout\,
	datad => \inst|scancode\(4),
	combout => \inst|Equal28~0_combout\);

-- Location: LCCOMB_X49_Y25_N20
\inst|Selector14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector14~13_combout\ = (\inst|Equal30~2_combout\) # ((\inst|Equal26~0_combout\) # (!\inst|Equal28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal30~2_combout\,
	datac => \inst|Equal26~0_combout\,
	datad => \inst|Equal28~0_combout\,
	combout => \inst|Selector14~13_combout\);

-- Location: LCCOMB_X49_Y25_N26
\inst|Selector14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector14~12_combout\ = (\inst|scancode\(9) & ((\inst|Equal28~0_combout\) # ((\inst|Selector14~13_combout\ & \inst|set\(1))))) # (!\inst|scancode\(9) & (\inst|Selector14~13_combout\ & (\inst|set\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|Selector14~13_combout\,
	datac => \inst|set\(1),
	datad => \inst|Equal28~0_combout\,
	combout => \inst|Selector14~12_combout\);

-- Location: FF_X49_Y25_N27
\inst|set[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector14~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|set\(1));

-- Location: FF_X49_Y25_N3
\inst|last_set[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|set\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|last_set\(1));

-- Location: LCCOMB_X49_Y25_N2
\inst|p6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|p6~0_combout\ = (\inst|set\(1) & !\inst|last_set\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|set\(1),
	datac => \inst|last_set\(1),
	combout => \inst|p6~0_combout\);

-- Location: LCCOMB_X48_Y23_N16
\inst|current_volume[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_volume[0]~0_combout\ = (\inst|p6~0_combout\ & (\inst|current_volume~4_combout\)) # (!\inst|p6~0_combout\ & ((\inst|current_volume\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume~4_combout\,
	datac => \inst|current_volume\(0),
	datad => \inst|p6~0_combout\,
	combout => \inst|current_volume[0]~0_combout\);

-- Location: LCCOMB_X48_Y26_N0
\inst|Equal30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal30~1_combout\ = (\inst|scancode\(4) & (!\inst|scancode\(5) & (!\inst|scancode\(0) & !\inst|scancode\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(4),
	datab => \inst|scancode\(5),
	datac => \inst|scancode\(0),
	datad => \inst|scancode\(3),
	combout => \inst|Equal30~1_combout\);

-- Location: LCCOMB_X49_Y25_N28
\inst|Equal30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal30~2_combout\ = (\inst|Equal30~0_combout\ & (\inst|Equal30~1_combout\ & \inst|scancode\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal30~0_combout\,
	datac => \inst|Equal30~1_combout\,
	datad => \inst|scancode\(7),
	combout => \inst|Equal30~2_combout\);

-- Location: LCCOMB_X49_Y25_N22
\inst|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector15~1_combout\ = (\inst|Selector15~0_combout\) # ((\inst|set\(0) & ((\inst|Equal30~2_combout\) # (\inst|Equal28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Selector15~0_combout\,
	datab => \inst|Equal30~2_combout\,
	datac => \inst|set\(0),
	datad => \inst|Equal28~0_combout\,
	combout => \inst|Selector15~1_combout\);

-- Location: FF_X49_Y25_N23
\inst|set[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|set\(0));

-- Location: FF_X49_Y25_N9
\inst|last_set[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|set\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|last_set\(0));

-- Location: LCCOMB_X49_Y25_N8
\inst|p6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|p6~1_combout\ = (\inst|set\(0) & !\inst|last_set\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|set\(0),
	datac => \inst|last_set\(0),
	combout => \inst|p6~1_combout\);

-- Location: LCCOMB_X48_Y23_N18
\inst|current_volume[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_volume[1]~3_combout\ = \inst|current_volume\(1) $ (((!\inst|current_volume[3]~2_combout\ & (\inst|current_volume\(0) $ (!\inst|p6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume[3]~2_combout\,
	datab => \inst|current_volume\(0),
	datac => \inst|current_volume\(1),
	datad => \inst|p6~1_combout\,
	combout => \inst|current_volume[1]~3_combout\);

-- Location: FF_X48_Y23_N19
\inst|current_volume[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|current_volume[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_volume\(1));

-- Location: LCCOMB_X48_Y23_N24
\inst|current_volume[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_volume[3]~6_combout\ = (\inst|current_volume\(2) & (\inst|current_volume\(0) & (\inst|current_volume\(1) & \inst|p6~1_combout\))) # (!\inst|current_volume\(2) & (!\inst|current_volume\(0) & (!\inst|current_volume\(1) & 
-- !\inst|p6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(2),
	datab => \inst|current_volume\(0),
	datac => \inst|current_volume\(1),
	datad => \inst|p6~1_combout\,
	combout => \inst|current_volume[3]~6_combout\);

-- Location: LCCOMB_X48_Y23_N2
\inst|current_volume[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_volume[3]~2_combout\ = (\inst|p6~1_combout\ & (((\inst3|Mult0|mult_core|_~0_combout\)))) # (!\inst|p6~1_combout\ & ((\inst|current_volume[3]~1_combout\) # ((!\inst|p6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume[3]~1_combout\,
	datab => \inst|p6~0_combout\,
	datac => \inst3|Mult0|mult_core|_~0_combout\,
	datad => \inst|p6~1_combout\,
	combout => \inst|current_volume[3]~2_combout\);

-- Location: LCCOMB_X48_Y23_N20
\inst|current_volume[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_volume[3]~7_combout\ = \inst|current_volume\(3) $ (((\inst|current_volume[3]~6_combout\ & !\inst|current_volume[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|current_volume[3]~6_combout\,
	datac => \inst|current_volume\(3),
	datad => \inst|current_volume[3]~2_combout\,
	combout => \inst|current_volume[3]~7_combout\);

-- Location: FF_X48_Y23_N21
\inst|current_volume[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|current_volume[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_volume\(3));

-- Location: LCCOMB_X48_Y23_N14
\inst|current_volume~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_volume~5_combout\ = ((\inst|current_volume\(2) & (\inst|current_volume\(3) & \inst|current_volume\(1)))) # (!\inst|current_volume\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(2),
	datab => \inst|current_volume\(3),
	datac => \inst|current_volume\(1),
	datad => \inst|current_volume\(0),
	combout => \inst|current_volume~5_combout\);

-- Location: FF_X48_Y23_N17
\inst|current_volume[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|current_volume[0]~0_combout\,
	asdata => \inst|current_volume~5_combout\,
	sload => \inst|p6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_volume\(0));

-- Location: LCCOMB_X48_Y23_N10
\inst|current_volume[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_volume[2]~8_combout\ = (!\inst|current_volume[3]~2_combout\ & ((\inst|current_volume\(0) & (\inst|current_volume\(1) & \inst|p6~1_combout\)) # (!\inst|current_volume\(0) & (!\inst|current_volume\(1) & !\inst|p6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume[3]~2_combout\,
	datab => \inst|current_volume\(0),
	datac => \inst|current_volume\(1),
	datad => \inst|p6~1_combout\,
	combout => \inst|current_volume[2]~8_combout\);

-- Location: LCCOMB_X48_Y23_N6
\inst|current_volume[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_volume[2]~9_combout\ = \inst|current_volume\(2) $ (\inst|current_volume[2]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|current_volume\(2),
	datad => \inst|current_volume[2]~8_combout\,
	combout => \inst|current_volume[2]~9_combout\);

-- Location: FF_X48_Y23_N7
\inst|current_volume[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|current_volume[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_volume\(2));

-- Location: LCCOMB_X69_Y23_N16
\inst3|Mult0|mult_core|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mult0|mult_core|_~0_combout\ = (\inst|current_volume\(3) & (\inst|current_volume\(2) & (\inst|current_volume\(0) & \inst|current_volume\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst3|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X69_Y23_N22
\inst5|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux12~0_combout\ = (\inst|current_volume\(0) & (\inst|current_volume\(1) $ (((!\inst|current_volume\(3) & \inst|current_volume\(2)))))) # (!\inst|current_volume\(0) & (((!\inst|current_volume\(3) & \inst|current_volume\(1))) # 
-- (!\inst|current_volume\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011101000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux12~0_combout\);

-- Location: LCCOMB_X69_Y23_N0
\inst5|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux11~0_combout\ = (\inst|current_volume\(3) & ((\inst|current_volume\(2)) # (\inst|current_volume\(0) $ (!\inst|current_volume\(1))))) # (!\inst|current_volume\(3) & (((\inst|current_volume\(2) & !\inst|current_volume\(1))) # 
-- (!\inst|current_volume\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux11~0_combout\);

-- Location: LCCOMB_X69_Y23_N26
\inst5|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux10~0_combout\ = (\inst|current_volume\(2) & ((\inst|current_volume\(1) & (\inst|current_volume\(3))) # (!\inst|current_volume\(1) & ((\inst|current_volume\(0)))))) # (!\inst|current_volume\(2) & (\inst|current_volume\(3) $ 
-- ((!\inst|current_volume\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux10~0_combout\);

-- Location: LCCOMB_X69_Y23_N28
\inst5|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux9~0_combout\ = (\inst|current_volume\(3) & ((\inst|current_volume\(1) & ((\inst|current_volume\(0)))) # (!\inst|current_volume\(1) & (\inst|current_volume\(2))))) # (!\inst|current_volume\(3) & (\inst|current_volume\(1) $ 
-- (((!\inst|current_volume\(2) & \inst|current_volume\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux9~0_combout\);

-- Location: LCCOMB_X69_Y23_N30
\inst5|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux8~0_combout\ = (\inst|current_volume\(3) & (\inst|current_volume\(2) & (\inst|current_volume\(0) $ (!\inst|current_volume\(1))))) # (!\inst|current_volume\(3) & (\inst|current_volume\(0) & ((\inst|current_volume\(1)) # 
-- (!\inst|current_volume\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux8~0_combout\);

-- Location: LCCOMB_X69_Y23_N24
\inst5|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux7~0_combout\ = (\inst|current_volume\(3) & ((\inst|current_volume\(2)) # ((\inst|current_volume\(1)) # (!\inst|current_volume\(0))))) # (!\inst|current_volume\(3) & (((!\inst|current_volume\(2) & \inst|current_volume\(0))) # 
-- (!\inst|current_volume\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux7~0_combout\);

-- Location: LCCOMB_X69_Y23_N10
\inst5|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux6~0_combout\ = (\inst|current_volume\(2) & ((\inst|current_volume\(1)) # (\inst|current_volume\(3) $ (\inst|current_volume\(0))))) # (!\inst|current_volume\(2) & (\inst|current_volume\(1) $ (((\inst|current_volume\(3) & 
-- \inst|current_volume\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux6~0_combout\);

-- Location: LCCOMB_X69_Y23_N4
\inst5|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux5~0_combout\ = (\inst|current_volume\(3) & (((\inst|current_volume\(0)) # (!\inst|current_volume\(1))))) # (!\inst|current_volume\(3) & (\inst|current_volume\(2) & ((\inst|current_volume\(0)) # (!\inst|current_volume\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux5~0_combout\);

-- Location: LCCOMB_X69_Y23_N6
\inst5|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux4~0_combout\ = (\inst|current_volume\(3) & ((\inst|current_volume\(0)) # ((!\inst|current_volume\(2) & \inst|current_volume\(1))))) # (!\inst|current_volume\(3) & (\inst|current_volume\(2) & ((\inst|current_volume\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux4~0_combout\);

-- Location: LCCOMB_X69_Y23_N8
\inst5|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux3~0_combout\ = (\inst|current_volume\(3) & ((\inst|current_volume\(2)) # ((\inst|current_volume\(0)) # (!\inst|current_volume\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux3~0_combout\);

-- Location: LCCOMB_X69_Y23_N18
\inst5|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux2~0_combout\ = (\inst|current_volume\(3) & ((\inst|current_volume\(1)) # ((\inst|current_volume\(2) & \inst|current_volume\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux2~0_combout\);

-- Location: LCCOMB_X69_Y23_N20
\inst5|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux1~0_combout\ = (\inst|current_volume\(3) & (\inst|current_volume\(2) & ((\inst|current_volume\(0)) # (!\inst|current_volume\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datab => \inst|current_volume\(2),
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux1~0_combout\);

-- Location: LCCOMB_X69_Y23_N14
\inst5|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|Mux0~0_combout\ = (\inst|current_volume\(3) & (\inst|current_volume\(2) & \inst|current_volume\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(3),
	datac => \inst|current_volume\(2),
	datad => \inst|current_volume\(1),
	combout => \inst5|Mux0~0_combout\);

-- Location: LCCOMB_X48_Y26_N8
\inst|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal2~0_combout\ = (\inst|scancode\(8) & (\inst|scancode\(2) & \inst|scancode\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|scancode\(8),
	datac => \inst|scancode\(2),
	datad => \inst|scancode\(6),
	combout => \inst|Equal2~0_combout\);

-- Location: LCCOMB_X48_Y26_N14
\inst|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal6~0_combout\ = (\inst|scancode\(7) & (\inst|Equal2~0_combout\ & (!\inst|scancode\(5) & !\inst|scancode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(7),
	datab => \inst|Equal2~0_combout\,
	datac => \inst|scancode\(5),
	datad => \inst|scancode\(1),
	combout => \inst|Equal6~0_combout\);

-- Location: LCCOMB_X49_Y26_N4
\inst|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal12~0_combout\ = (\inst|scancode\(0) & (!\inst|scancode\(3) & \inst|Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(0),
	datac => \inst|scancode\(3),
	datad => \inst|Equal6~0_combout\,
	combout => \inst|Equal12~0_combout\);

-- Location: LCCOMB_X49_Y26_N22
\inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector0~0_combout\ = (\inst|scancode\(4) & (((\inst|MIDI\(11))))) # (!\inst|scancode\(4) & ((\inst|Equal12~0_combout\ & (\inst|scancode\(9))) # (!\inst|Equal12~0_combout\ & ((\inst|MIDI\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|scancode\(4),
	datac => \inst|MIDI\(11),
	datad => \inst|Equal12~0_combout\,
	combout => \inst|Selector0~0_combout\);

-- Location: FF_X49_Y26_N23
\inst|MIDI[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(11));

-- Location: LCCOMB_X66_Y25_N0
\inst2|x_b[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[0]~16_combout\ = \inst2|x_b\(0) $ (VCC)
-- \inst2|x_b[0]~17\ = CARRY(\inst2|x_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(0),
	datad => VCC,
	combout => \inst2|x_b[0]~16_combout\,
	cout => \inst2|x_b[0]~17\);

-- Location: LCCOMB_X68_Y26_N4
\inst4|b2v_inst_ctrl|cntr[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|cntr[1]~9_combout\ = (\inst4|b2v_inst_ctrl|cntr\(0) & (\inst4|b2v_inst_ctrl|cntr\(1) $ (VCC))) # (!\inst4|b2v_inst_ctrl|cntr\(0) & (\inst4|b2v_inst_ctrl|cntr\(1) & VCC))
-- \inst4|b2v_inst_ctrl|cntr[1]~10\ = CARRY((\inst4|b2v_inst_ctrl|cntr\(0) & \inst4|b2v_inst_ctrl|cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(0),
	datab => \inst4|b2v_inst_ctrl|cntr\(1),
	datad => VCC,
	combout => \inst4|b2v_inst_ctrl|cntr[1]~9_combout\,
	cout => \inst4|b2v_inst_ctrl|cntr[1]~10\);

-- Location: FF_X68_Y26_N5
\inst4|b2v_inst_ctrl|cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_ctrl|cntr[1]~9_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_ctrl|cntr\(1));

-- Location: LCCOMB_X68_Y26_N6
\inst4|b2v_inst_ctrl|cntr[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|cntr[2]~11_combout\ = (\inst4|b2v_inst_ctrl|cntr\(2) & (!\inst4|b2v_inst_ctrl|cntr[1]~10\)) # (!\inst4|b2v_inst_ctrl|cntr\(2) & ((\inst4|b2v_inst_ctrl|cntr[1]~10\) # (GND)))
-- \inst4|b2v_inst_ctrl|cntr[2]~12\ = CARRY((!\inst4|b2v_inst_ctrl|cntr[1]~10\) # (!\inst4|b2v_inst_ctrl|cntr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(2),
	datad => VCC,
	cin => \inst4|b2v_inst_ctrl|cntr[1]~10\,
	combout => \inst4|b2v_inst_ctrl|cntr[2]~11_combout\,
	cout => \inst4|b2v_inst_ctrl|cntr[2]~12\);

-- Location: LCCOMB_X68_Y26_N8
\inst4|b2v_inst_ctrl|cntr[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|cntr[3]~13_combout\ = (\inst4|b2v_inst_ctrl|cntr\(3) & (\inst4|b2v_inst_ctrl|cntr[2]~12\ $ (GND))) # (!\inst4|b2v_inst_ctrl|cntr\(3) & (!\inst4|b2v_inst_ctrl|cntr[2]~12\ & VCC))
-- \inst4|b2v_inst_ctrl|cntr[3]~14\ = CARRY((\inst4|b2v_inst_ctrl|cntr\(3) & !\inst4|b2v_inst_ctrl|cntr[2]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(3),
	datad => VCC,
	cin => \inst4|b2v_inst_ctrl|cntr[2]~12\,
	combout => \inst4|b2v_inst_ctrl|cntr[3]~13_combout\,
	cout => \inst4|b2v_inst_ctrl|cntr[3]~14\);

-- Location: FF_X68_Y26_N9
\inst4|b2v_inst_ctrl|cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_ctrl|cntr[3]~13_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_ctrl|cntr\(3));

-- Location: LCCOMB_X68_Y26_N10
\inst4|b2v_inst_ctrl|cntr[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|cntr[4]~15_combout\ = (\inst4|b2v_inst_ctrl|cntr\(4) & (!\inst4|b2v_inst_ctrl|cntr[3]~14\)) # (!\inst4|b2v_inst_ctrl|cntr\(4) & ((\inst4|b2v_inst_ctrl|cntr[3]~14\) # (GND)))
-- \inst4|b2v_inst_ctrl|cntr[4]~16\ = CARRY((!\inst4|b2v_inst_ctrl|cntr[3]~14\) # (!\inst4|b2v_inst_ctrl|cntr\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(4),
	datad => VCC,
	cin => \inst4|b2v_inst_ctrl|cntr[3]~14\,
	combout => \inst4|b2v_inst_ctrl|cntr[4]~15_combout\,
	cout => \inst4|b2v_inst_ctrl|cntr[4]~16\);

-- Location: LCCOMB_X68_Y26_N12
\inst4|b2v_inst_ctrl|cntr[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|cntr[5]~17_combout\ = (\inst4|b2v_inst_ctrl|cntr\(5) & (\inst4|b2v_inst_ctrl|cntr[4]~16\ $ (GND))) # (!\inst4|b2v_inst_ctrl|cntr\(5) & (!\inst4|b2v_inst_ctrl|cntr[4]~16\ & VCC))
-- \inst4|b2v_inst_ctrl|cntr[5]~18\ = CARRY((\inst4|b2v_inst_ctrl|cntr\(5) & !\inst4|b2v_inst_ctrl|cntr[4]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(5),
	datad => VCC,
	cin => \inst4|b2v_inst_ctrl|cntr[4]~16\,
	combout => \inst4|b2v_inst_ctrl|cntr[5]~17_combout\,
	cout => \inst4|b2v_inst_ctrl|cntr[5]~18\);

-- Location: LCCOMB_X68_Y26_N14
\inst4|b2v_inst_ctrl|cntr[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|cntr[6]~19_combout\ = (\inst4|b2v_inst_ctrl|cntr\(6) & (!\inst4|b2v_inst_ctrl|cntr[5]~18\)) # (!\inst4|b2v_inst_ctrl|cntr\(6) & ((\inst4|b2v_inst_ctrl|cntr[5]~18\) # (GND)))
-- \inst4|b2v_inst_ctrl|cntr[6]~20\ = CARRY((!\inst4|b2v_inst_ctrl|cntr[5]~18\) # (!\inst4|b2v_inst_ctrl|cntr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(6),
	datad => VCC,
	cin => \inst4|b2v_inst_ctrl|cntr[5]~18\,
	combout => \inst4|b2v_inst_ctrl|cntr[6]~19_combout\,
	cout => \inst4|b2v_inst_ctrl|cntr[6]~20\);

-- Location: FF_X68_Y26_N15
\inst4|b2v_inst_ctrl|cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_ctrl|cntr[6]~19_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_ctrl|cntr\(6));

-- Location: LCCOMB_X68_Y26_N16
\inst4|b2v_inst_ctrl|cntr[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|cntr[7]~21_combout\ = (\inst4|b2v_inst_ctrl|cntr\(7) & (\inst4|b2v_inst_ctrl|cntr[6]~20\ $ (GND))) # (!\inst4|b2v_inst_ctrl|cntr\(7) & (!\inst4|b2v_inst_ctrl|cntr[6]~20\ & VCC))
-- \inst4|b2v_inst_ctrl|cntr[7]~22\ = CARRY((\inst4|b2v_inst_ctrl|cntr\(7) & !\inst4|b2v_inst_ctrl|cntr[6]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(7),
	datad => VCC,
	cin => \inst4|b2v_inst_ctrl|cntr[6]~20\,
	combout => \inst4|b2v_inst_ctrl|cntr[7]~21_combout\,
	cout => \inst4|b2v_inst_ctrl|cntr[7]~22\);

-- Location: FF_X68_Y26_N17
\inst4|b2v_inst_ctrl|cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_ctrl|cntr[7]~21_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_ctrl|cntr\(7));

-- Location: LCCOMB_X68_Y26_N18
\inst4|b2v_inst_ctrl|cntr[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|cntr[8]~23_combout\ = (\inst4|b2v_inst_ctrl|cntr\(8) & (!\inst4|b2v_inst_ctrl|cntr[7]~22\)) # (!\inst4|b2v_inst_ctrl|cntr\(8) & ((\inst4|b2v_inst_ctrl|cntr[7]~22\) # (GND)))
-- \inst4|b2v_inst_ctrl|cntr[8]~24\ = CARRY((!\inst4|b2v_inst_ctrl|cntr[7]~22\) # (!\inst4|b2v_inst_ctrl|cntr\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(8),
	datad => VCC,
	cin => \inst4|b2v_inst_ctrl|cntr[7]~22\,
	combout => \inst4|b2v_inst_ctrl|cntr[8]~23_combout\,
	cout => \inst4|b2v_inst_ctrl|cntr[8]~24\);

-- Location: FF_X68_Y26_N19
\inst4|b2v_inst_ctrl|cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_ctrl|cntr[8]~23_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_ctrl|cntr\(8));

-- Location: LCCOMB_X68_Y26_N2
\inst4|b2v_inst_ctrl|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|Equal1~0_combout\ = (!\inst4|b2v_inst_ctrl|cntr\(0) & (!\inst4|b2v_inst_ctrl|cntr\(1) & (!\inst4|b2v_inst_ctrl|cntr\(3) & !\inst4|b2v_inst_ctrl|cntr\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(0),
	datab => \inst4|b2v_inst_ctrl|cntr\(1),
	datac => \inst4|b2v_inst_ctrl|cntr\(3),
	datad => \inst4|b2v_inst_ctrl|cntr\(8),
	combout => \inst4|b2v_inst_ctrl|Equal1~0_combout\);

-- Location: LCCOMB_X67_Y26_N30
\inst2|x_g_sharp[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[7]~30_combout\ = ((\inst4|b2v_inst_ctrl|Equal1~1_combout\ & (!\inst4|b2v_inst_ctrl|cntr\(7) & \inst4|b2v_inst_ctrl|Equal1~0_combout\))) # (!\KEY0~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|Equal1~1_combout\,
	datab => \inst4|b2v_inst_ctrl|cntr\(7),
	datac => \KEY0~input_o\,
	datad => \inst4|b2v_inst_ctrl|Equal1~0_combout\,
	combout => \inst2|x_g_sharp[7]~30_combout\);

-- Location: FF_X66_Y25_N1
\inst2|x_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[0]~16_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(0));

-- Location: LCCOMB_X66_Y25_N2
\inst2|x_b[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[1]~18_combout\ = (\inst2|x_b\(1) & (\inst2|x_b[0]~17\ & VCC)) # (!\inst2|x_b\(1) & (!\inst2|x_b[0]~17\))
-- \inst2|x_b[1]~19\ = CARRY((!\inst2|x_b\(1) & !\inst2|x_b[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(1),
	datad => VCC,
	cin => \inst2|x_b[0]~17\,
	combout => \inst2|x_b[1]~18_combout\,
	cout => \inst2|x_b[1]~19\);

-- Location: FF_X66_Y25_N3
\inst2|x_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[1]~18_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(1));

-- Location: LCCOMB_X66_Y25_N4
\inst2|x_b[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[2]~20_combout\ = (\inst2|x_b\(2) & ((GND) # (!\inst2|x_b[1]~19\))) # (!\inst2|x_b\(2) & (\inst2|x_b[1]~19\ $ (GND)))
-- \inst2|x_b[2]~21\ = CARRY((\inst2|x_b\(2)) # (!\inst2|x_b[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(2),
	datad => VCC,
	cin => \inst2|x_b[1]~19\,
	combout => \inst2|x_b[2]~20_combout\,
	cout => \inst2|x_b[2]~21\);

-- Location: FF_X66_Y25_N5
\inst2|x_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[2]~20_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(2));

-- Location: LCCOMB_X66_Y25_N6
\inst2|x_b[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[3]~22_combout\ = (\inst2|x_b\(3) & (!\inst2|x_b[2]~21\)) # (!\inst2|x_b\(3) & ((\inst2|x_b[2]~21\) # (GND)))
-- \inst2|x_b[3]~23\ = CARRY((!\inst2|x_b[2]~21\) # (!\inst2|x_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(3),
	datad => VCC,
	cin => \inst2|x_b[2]~21\,
	combout => \inst2|x_b[3]~22_combout\,
	cout => \inst2|x_b[3]~23\);

-- Location: LCCOMB_X66_Y25_N8
\inst2|x_b[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[4]~24_combout\ = (\inst2|x_b\(4) & ((GND) # (!\inst2|x_b[3]~23\))) # (!\inst2|x_b\(4) & (\inst2|x_b[3]~23\ $ (GND)))
-- \inst2|x_b[4]~25\ = CARRY((\inst2|x_b\(4)) # (!\inst2|x_b[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(4),
	datad => VCC,
	cin => \inst2|x_b[3]~23\,
	combout => \inst2|x_b[4]~24_combout\,
	cout => \inst2|x_b[4]~25\);

-- Location: FF_X66_Y25_N9
\inst2|x_b[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[4]~24_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(4));

-- Location: LCCOMB_X66_Y25_N10
\inst2|x_b[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[5]~26_combout\ = (\inst2|x_b\(5) & (!\inst2|x_b[4]~25\)) # (!\inst2|x_b\(5) & ((\inst2|x_b[4]~25\) # (GND)))
-- \inst2|x_b[5]~27\ = CARRY((!\inst2|x_b[4]~25\) # (!\inst2|x_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(5),
	datad => VCC,
	cin => \inst2|x_b[4]~25\,
	combout => \inst2|x_b[5]~26_combout\,
	cout => \inst2|x_b[5]~27\);

-- Location: LCCOMB_X66_Y25_N12
\inst2|x_b[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[6]~28_combout\ = (\inst2|x_b\(6) & (\inst2|x_b[5]~27\ $ (GND))) # (!\inst2|x_b\(6) & (!\inst2|x_b[5]~27\ & VCC))
-- \inst2|x_b[6]~29\ = CARRY((\inst2|x_b\(6) & !\inst2|x_b[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(6),
	datad => VCC,
	cin => \inst2|x_b[5]~27\,
	combout => \inst2|x_b[6]~28_combout\,
	cout => \inst2|x_b[6]~29\);

-- Location: LCCOMB_X66_Y25_N14
\inst2|x_b[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[7]~30_combout\ = (\inst2|x_b\(7) & (\inst2|x_b[6]~29\ & VCC)) # (!\inst2|x_b\(7) & (!\inst2|x_b[6]~29\))
-- \inst2|x_b[7]~31\ = CARRY((!\inst2|x_b\(7) & !\inst2|x_b[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(7),
	datad => VCC,
	cin => \inst2|x_b[6]~29\,
	combout => \inst2|x_b[7]~30_combout\,
	cout => \inst2|x_b[7]~31\);

-- Location: FF_X66_Y25_N15
\inst2|x_b[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[7]~30_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(7));

-- Location: LCCOMB_X66_Y25_N16
\inst2|x_b[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[8]~32_combout\ = (\inst2|x_b\(8) & (\inst2|x_b[7]~31\ $ (GND))) # (!\inst2|x_b\(8) & (!\inst2|x_b[7]~31\ & VCC))
-- \inst2|x_b[8]~33\ = CARRY((\inst2|x_b\(8) & !\inst2|x_b[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(8),
	datad => VCC,
	cin => \inst2|x_b[7]~31\,
	combout => \inst2|x_b[8]~32_combout\,
	cout => \inst2|x_b[8]~33\);

-- Location: FF_X66_Y25_N17
\inst2|x_b[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[8]~32_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(8));

-- Location: LCCOMB_X66_Y25_N18
\inst2|x_b[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[9]~34_combout\ = (\inst2|x_b\(9) & (\inst2|x_b[8]~33\ & VCC)) # (!\inst2|x_b\(9) & (!\inst2|x_b[8]~33\))
-- \inst2|x_b[9]~35\ = CARRY((!\inst2|x_b\(9) & !\inst2|x_b[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(9),
	datad => VCC,
	cin => \inst2|x_b[8]~33\,
	combout => \inst2|x_b[9]~34_combout\,
	cout => \inst2|x_b[9]~35\);

-- Location: FF_X66_Y25_N19
\inst2|x_b[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[9]~34_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(9));

-- Location: LCCOMB_X66_Y25_N20
\inst2|x_b[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[10]~36_combout\ = (\inst2|x_b\(10) & (\inst2|x_b[9]~35\ $ (GND))) # (!\inst2|x_b\(10) & (!\inst2|x_b[9]~35\ & VCC))
-- \inst2|x_b[10]~37\ = CARRY((\inst2|x_b\(10) & !\inst2|x_b[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(10),
	datad => VCC,
	cin => \inst2|x_b[9]~35\,
	combout => \inst2|x_b[10]~36_combout\,
	cout => \inst2|x_b[10]~37\);

-- Location: FF_X66_Y25_N21
\inst2|x_b[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[10]~36_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(10));

-- Location: LCCOMB_X66_Y25_N22
\inst2|x_b[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[11]~38_combout\ = (\inst2|x_b\(11) & (!\inst2|x_b[10]~37\)) # (!\inst2|x_b\(11) & ((\inst2|x_b[10]~37\) # (GND)))
-- \inst2|x_b[11]~39\ = CARRY((!\inst2|x_b[10]~37\) # (!\inst2|x_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(11),
	datad => VCC,
	cin => \inst2|x_b[10]~37\,
	combout => \inst2|x_b[11]~38_combout\,
	cout => \inst2|x_b[11]~39\);

-- Location: LCCOMB_X66_Y25_N24
\inst2|x_b[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[12]~40_combout\ = (\inst2|x_b\(12) & (\inst2|x_b[11]~39\ $ (GND))) # (!\inst2|x_b\(12) & (!\inst2|x_b[11]~39\ & VCC))
-- \inst2|x_b[12]~41\ = CARRY((\inst2|x_b\(12) & !\inst2|x_b[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(12),
	datad => VCC,
	cin => \inst2|x_b[11]~39\,
	combout => \inst2|x_b[12]~40_combout\,
	cout => \inst2|x_b[12]~41\);

-- Location: FF_X66_Y25_N25
\inst2|x_b[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[12]~40_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(12));

-- Location: LCCOMB_X66_Y25_N26
\inst2|x_b[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[13]~42_combout\ = (\inst2|x_b\(13) & (!\inst2|x_b[12]~41\)) # (!\inst2|x_b\(13) & ((\inst2|x_b[12]~41\) # (GND)))
-- \inst2|x_b[13]~43\ = CARRY((!\inst2|x_b[12]~41\) # (!\inst2|x_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(13),
	datad => VCC,
	cin => \inst2|x_b[12]~41\,
	combout => \inst2|x_b[13]~42_combout\,
	cout => \inst2|x_b[13]~43\);

-- Location: LCCOMB_X66_Y25_N28
\inst2|x_b[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[14]~44_combout\ = (\inst2|x_b\(14) & (\inst2|x_b[13]~43\ $ (GND))) # (!\inst2|x_b\(14) & (!\inst2|x_b[13]~43\ & VCC))
-- \inst2|x_b[14]~45\ = CARRY((\inst2|x_b\(14) & !\inst2|x_b[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(14),
	datad => VCC,
	cin => \inst2|x_b[13]~43\,
	combout => \inst2|x_b[14]~44_combout\,
	cout => \inst2|x_b[14]~45\);

-- Location: FF_X66_Y25_N29
\inst2|x_b[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[14]~44_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(14));

-- Location: LCCOMB_X66_Y25_N30
\inst2|x_b[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_b[15]~46_combout\ = \inst2|x_b\(15) $ (\inst2|x_b[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(15),
	cin => \inst2|x_b[14]~45\,
	combout => \inst2|x_b[15]~46_combout\);

-- Location: FF_X66_Y25_N31
\inst2|x_b[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[15]~46_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(15));

-- Location: LCCOMB_X61_Y25_N30
\inst2|psac_b|inv_res_1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|inv_res_1~feeder_combout\ = \inst2|x_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_b\(15),
	combout => \inst2|psac_b|inv_res_1~feeder_combout\);

-- Location: FF_X61_Y25_N31
\inst2|psac_b|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|inv_res_1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|inv_res_1~q\);

-- Location: FF_X61_Y25_N25
\inst2|psac_b|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_b|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|inv_res_2~q\);

-- Location: LCCOMB_X65_Y25_N16
\inst2|psac_b|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[8]~0_combout\ = \inst2|x_b\(14) $ (\inst2|x_b\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(14),
	datad => \inst2|x_b\(8),
	combout => \inst2|psac_b|x2[8]~0_combout\);

-- Location: LCCOMB_X65_Y25_N2
\inst2|psac_b|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[9]~1_combout\ = \inst2|x_b\(14) $ (\inst2|x_b\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(14),
	datad => \inst2|x_b\(9),
	combout => \inst2|psac_b|x2[9]~1_combout\);

-- Location: LCCOMB_X65_Y25_N4
\inst2|psac_b|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[10]~2_combout\ = \inst2|x_b\(10) $ (\inst2|x_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_b\(10),
	datad => \inst2|x_b\(14),
	combout => \inst2|psac_b|x2[10]~2_combout\);

-- Location: FF_X66_Y25_N23
\inst2|x_b[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[11]~38_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(11));

-- Location: LCCOMB_X65_Y25_N30
\inst2|psac_b|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[11]~3_combout\ = \inst2|x_b\(14) $ (\inst2|x_b\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(14),
	datad => \inst2|x_b\(11),
	combout => \inst2|psac_b|x2[11]~3_combout\);

-- Location: LCCOMB_X65_Y25_N8
\inst2|psac_b|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[12]~4_combout\ = \inst2|x_b\(14) $ (\inst2|x_b\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(14),
	datad => \inst2|x_b\(12),
	combout => \inst2|psac_b|x2[12]~4_combout\);

-- Location: FF_X66_Y25_N27
\inst2|x_b[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[13]~42_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(13));

-- Location: LCCOMB_X65_Y25_N26
\inst2|psac_b|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[13]~5_combout\ = \inst2|x_b\(14) $ (\inst2|x_b\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(14),
	datac => \inst2|x_b\(13),
	combout => \inst2|psac_b|x2[13]~5_combout\);

-- Location: LCCOMB_X65_Y25_N28
\inst2|psac_b|x2[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[0]~6_combout\ = \inst2|x_b\(0) $ (\inst2|x_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_b\(0),
	datad => \inst2|x_b\(14),
	combout => \inst2|psac_b|x2[0]~6_combout\);

-- Location: LCCOMB_X65_Y25_N14
\inst2|psac_b|x2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[1]~7_combout\ = \inst2|x_b\(1) $ (\inst2|x_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(1),
	datad => \inst2|x_b\(14),
	combout => \inst2|psac_b|x2[1]~7_combout\);

-- Location: LCCOMB_X65_Y25_N24
\inst2|psac_b|x2[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[2]~8_combout\ = \inst2|x_b\(2) $ (\inst2|x_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(2),
	datad => \inst2|x_b\(14),
	combout => \inst2|psac_b|x2[2]~8_combout\);

-- Location: LCCOMB_X65_Y25_N18
\inst2|psac_b|x2[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[3]~9_combout\ = \inst2|x_b\(3) $ (\inst2|x_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(3),
	datad => \inst2|x_b\(14),
	combout => \inst2|psac_b|x2[3]~9_combout\);

-- Location: LCCOMB_X65_Y25_N20
\inst2|psac_b|x2[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[4]~10_combout\ = \inst2|x_b\(4) $ (\inst2|x_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_b\(4),
	datad => \inst2|x_b\(14),
	combout => \inst2|psac_b|x2[4]~10_combout\);

-- Location: FF_X66_Y25_N11
\inst2|x_b[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[5]~26_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(5));

-- Location: LCCOMB_X65_Y25_N22
\inst2|psac_b|x2[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[5]~11_combout\ = \inst2|x_b\(5) $ (\inst2|x_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_b\(5),
	datad => \inst2|x_b\(14),
	combout => \inst2|psac_b|x2[5]~11_combout\);

-- Location: FF_X66_Y25_N13
\inst2|x_b[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[6]~28_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(6));

-- Location: LCCOMB_X65_Y25_N0
\inst2|psac_b|x2[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[6]~12_combout\ = \inst2|x_b\(6) $ (\inst2|x_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_b\(6),
	datad => \inst2|x_b\(14),
	combout => \inst2|psac_b|x2[6]~12_combout\);

-- Location: LCCOMB_X65_Y25_N10
\inst2|psac_b|x2[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|x2[7]~13_combout\ = \inst2|x_b\(7) $ (\inst2|x_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_b\(7),
	datad => \inst2|x_b\(14),
	combout => \inst2|psac_b|x2[7]~13_combout\);

-- Location: DSPMULT_X71_Y25_N0
\inst2|psac_b|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_b|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N0
\inst2|psac_b|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[0]~15_combout\ = (\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT8\ & (\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a22\ $ (VCC))) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT8\ & 
-- (\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a22\ & VCC))
-- \inst2|psac_b|Res_2[0]~16\ = CARRY((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT8\ & \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datad => VCC,
	combout => \inst2|psac_b|Res_2[0]~15_combout\,
	cout => \inst2|psac_b|Res_2[0]~16\);

-- Location: LCCOMB_X63_Y25_N8
\inst2|psac_b|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[4]~23_combout\ = ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\inst2|psac_b|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_b|Res_2[4]~24\ = CARRY((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a18\ & ((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\inst2|psac_b|Res_2[3]~22\))) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a18\ & 
-- (\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\inst2|psac_b|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datab => \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[3]~22\,
	combout => \inst2|psac_b|Res_2[4]~23_combout\,
	cout => \inst2|psac_b|Res_2[4]~24\);

-- Location: FF_X63_Y25_N9
\inst2|psac_b|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(4));

-- Location: FF_X63_Y25_N1
\inst2|psac_b|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(0));

-- Location: LCCOMB_X62_Y25_N2
\inst2|psac_b|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~1_cout\ = CARRY((!\inst2|psac_b|Res_2\(1) & !\inst2|psac_b|Res_2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Res_2\(1),
	datab => \inst2|psac_b|Res_2\(0),
	datad => VCC,
	cout => \inst2|psac_b|Add1~1_cout\);

-- Location: LCCOMB_X62_Y25_N4
\inst2|psac_b|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~3_cout\ = CARRY((\inst2|psac_b|Res_2\(2)) # (!\inst2|psac_b|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_b|Add1~1_cout\,
	cout => \inst2|psac_b|Add1~3_cout\);

-- Location: LCCOMB_X62_Y25_N6
\inst2|psac_b|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~5_cout\ = CARRY((!\inst2|psac_b|Res_2\(3) & !\inst2|psac_b|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_b|Add1~3_cout\,
	cout => \inst2|psac_b|Add1~5_cout\);

-- Location: LCCOMB_X62_Y25_N8
\inst2|psac_b|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~6_combout\ = (\inst2|psac_b|Res_2\(4) & ((\inst2|psac_b|Add1~5_cout\) # (GND))) # (!\inst2|psac_b|Res_2\(4) & (!\inst2|psac_b|Add1~5_cout\))
-- \inst2|psac_b|Add1~7\ = CARRY((\inst2|psac_b|Res_2\(4)) # (!\inst2|psac_b|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_b|Add1~5_cout\,
	combout => \inst2|psac_b|Add1~6_combout\,
	cout => \inst2|psac_b|Add1~7\);

-- Location: LCCOMB_X61_Y25_N10
\inst2|psac_b|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~8_combout\ = (\inst2|psac_b|inv_res_2~q\ & (\inst2|psac_b|Add1~6_combout\)) # (!\inst2|psac_b|inv_res_2~q\ & ((\inst2|psac_b|Res_2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|inv_res_2~q\,
	datac => \inst2|psac_b|Add1~6_combout\,
	datad => \inst2|psac_b|Res_2\(4),
	combout => \inst2|psac_b|Add1~8_combout\);

-- Location: LCCOMB_X57_Y25_N6
\inst2|Add17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~0_combout\ = (\inst2|AS_B~0_combout\ & (\inst2|psac_b|Add1~8_combout\ $ (VCC))) # (!\inst2|AS_B~0_combout\ & (\inst2|psac_b|Add1~8_combout\ & VCC))
-- \inst2|Add17~1\ = CARRY((\inst2|AS_B~0_combout\ & \inst2|psac_b|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|AS_B~0_combout\,
	datab => \inst2|psac_b|Add1~8_combout\,
	datad => VCC,
	combout => \inst2|Add17~0_combout\,
	cout => \inst2|Add17~1\);

-- Location: LCCOMB_X57_Y25_N0
\inst2|Add17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~2_combout\ = (\inst|MIDI\(11) & ((\inst2|Add17~0_combout\))) # (!\inst|MIDI\(11) & (\inst2|AS_B~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|AS_B~0_combout\,
	datab => \inst|MIDI\(11),
	datad => \inst2|Add17~0_combout\,
	combout => \inst2|Add17~2_combout\);

-- Location: LCCOMB_X56_Y27_N0
\inst2|S_S2[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[0]~14_combout\ = (\inst2|Add16~2_combout\ & (\inst2|Add17~2_combout\ $ (VCC))) # (!\inst2|Add16~2_combout\ & (\inst2|Add17~2_combout\ & VCC))
-- \inst2|S_S2[0]~15\ = CARRY((\inst2|Add16~2_combout\ & \inst2|Add17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add16~2_combout\,
	datab => \inst2|Add17~2_combout\,
	datad => VCC,
	combout => \inst2|S_S2[0]~14_combout\,
	cout => \inst2|S_S2[0]~15\);

-- Location: FF_X56_Y27_N1
\inst2|S_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(0));

-- Location: LCCOMB_X55_Y27_N0
\inst2|a_combined[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[0]~16_combout\ = (\inst2|S_S1\(0) & (\inst2|S_S2\(0) $ (VCC))) # (!\inst2|S_S1\(0) & (\inst2|S_S2\(0) & VCC))
-- \inst2|a_combined[0]~17\ = CARRY((\inst2|S_S1\(0) & \inst2|S_S2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S1\(0),
	datab => \inst2|S_S2\(0),
	datad => VCC,
	combout => \inst2|a_combined[0]~16_combout\,
	cout => \inst2|a_combined[0]~17\);

-- Location: FF_X55_Y27_N1
\inst2|a_combined[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(0));

-- Location: LCCOMB_X70_Y24_N0
\inst2|LDAC[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[0]~16_combout\ = (\inst4|b2v_inst_left|RXReg\(0) & (\inst2|a_combined\(0) $ (VCC))) # (!\inst4|b2v_inst_left|RXReg\(0) & (\inst2|a_combined\(0) & VCC))
-- \inst2|LDAC[0]~17\ = CARRY((\inst4|b2v_inst_left|RXReg\(0) & \inst2|a_combined\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|RXReg\(0),
	datab => \inst2|a_combined\(0),
	datad => VCC,
	combout => \inst2|LDAC[0]~16_combout\,
	cout => \inst2|LDAC[0]~17\);

-- Location: LCCOMB_X68_Y26_N20
\inst4|b2v_inst_ctrl|cntr[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|cntr[9]~25_combout\ = \inst4|b2v_inst_ctrl|cntr[8]~24\ $ (!\inst4|b2v_inst_ctrl|cntr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_ctrl|cntr\(9),
	cin => \inst4|b2v_inst_ctrl|cntr[8]~24\,
	combout => \inst4|b2v_inst_ctrl|cntr[9]~25_combout\);

-- Location: FF_X68_Y26_N21
\inst4|b2v_inst_ctrl|cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_ctrl|cntr[9]~25_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_ctrl|cntr\(9));

-- Location: LCCOMB_X67_Y26_N26
\inst2|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|process_2~0_combout\ = (\inst4|b2v_inst_ctrl|Equal1~1_combout\ & (!\inst4|b2v_inst_ctrl|cntr\(7) & (!\inst4|b2v_inst_ctrl|cntr\(9) & \inst4|b2v_inst_ctrl|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|Equal1~1_combout\,
	datab => \inst4|b2v_inst_ctrl|cntr\(7),
	datac => \inst4|b2v_inst_ctrl|cntr\(9),
	datad => \inst4|b2v_inst_ctrl|Equal1~0_combout\,
	combout => \inst2|process_2~0_combout\);

-- Location: FF_X70_Y24_N1
\inst2|LDAC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[0]~16_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(0));

-- Location: LCCOMB_X57_Y26_N0
\inst2|x_a_sharp[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[1]~15_combout\ = (\inst2|x_b\(0) & (\inst2|x_a_sharp\(1) $ (VCC))) # (!\inst2|x_b\(0) & (\inst2|x_a_sharp\(1) & VCC))
-- \inst2|x_a_sharp[1]~16\ = CARRY((\inst2|x_b\(0) & \inst2|x_a_sharp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datab => \inst2|x_a_sharp\(1),
	datad => VCC,
	combout => \inst2|x_a_sharp[1]~15_combout\,
	cout => \inst2|x_a_sharp[1]~16\);

-- Location: FF_X57_Y26_N1
\inst2|x_a_sharp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[1]~15_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(1));

-- Location: LCCOMB_X46_Y27_N0
\inst2|x_g_sharp[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[2]~15_cout\ = CARRY((\inst2|x_b\(0) & \inst2|x_a_sharp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datab => \inst2|x_a_sharp\(1),
	datad => VCC,
	cout => \inst2|x_g_sharp[2]~15_cout\);

-- Location: LCCOMB_X46_Y27_N2
\inst2|x_g_sharp[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[2]~16_combout\ = (\inst2|x_g_sharp\(2) & (\inst2|x_g_sharp[2]~15_cout\ & VCC)) # (!\inst2|x_g_sharp\(2) & (!\inst2|x_g_sharp[2]~15_cout\))
-- \inst2|x_g_sharp[2]~17\ = CARRY((!\inst2|x_g_sharp\(2) & !\inst2|x_g_sharp[2]~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(2),
	datad => VCC,
	cin => \inst2|x_g_sharp[2]~15_cout\,
	combout => \inst2|x_g_sharp[2]~16_combout\,
	cout => \inst2|x_g_sharp[2]~17\);

-- Location: FF_X46_Y27_N3
\inst2|x_g_sharp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[2]~16_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(2));

-- Location: LCCOMB_X46_Y24_N4
\inst2|x_f[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[5]~12_cout\ = CARRY((\inst2|x_b\(0) & \inst2|x_a_sharp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datab => \inst2|x_a_sharp\(1),
	datad => VCC,
	cout => \inst2|x_f[5]~12_cout\);

-- Location: LCCOMB_X46_Y24_N6
\inst2|x_f[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[5]~14_cout\ = CARRY((!\inst2|x_g_sharp\(2) & !\inst2|x_f[5]~12_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(2),
	datad => VCC,
	cin => \inst2|x_f[5]~12_cout\,
	cout => \inst2|x_f[5]~14_cout\);

-- Location: LCCOMB_X46_Y24_N8
\inst2|x_f[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[5]~15_combout\ = (\inst2|x_f\(5) & (\inst2|x_f[5]~14_cout\ $ (GND))) # (!\inst2|x_f\(5) & (!\inst2|x_f[5]~14_cout\ & VCC))
-- \inst2|x_f[5]~16\ = CARRY((\inst2|x_f\(5) & !\inst2|x_f[5]~14_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f\(5),
	datad => VCC,
	cin => \inst2|x_f[5]~14_cout\,
	combout => \inst2|x_f[5]~15_combout\,
	cout => \inst2|x_f[5]~16\);

-- Location: FF_X46_Y24_N9
\inst2|x_f[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f[5]~15_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f\(5));

-- Location: LCCOMB_X46_Y28_N2
\inst2|x_d[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[5]~12_cout\ = CARRY((\inst2|x_b\(0) & \inst2|x_a_sharp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datab => \inst2|x_a_sharp\(1),
	datad => VCC,
	cout => \inst2|x_d[5]~12_cout\);

-- Location: LCCOMB_X46_Y28_N4
\inst2|x_d[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[5]~14_cout\ = CARRY((!\inst2|x_g_sharp\(2) & !\inst2|x_d[5]~12_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(2),
	datad => VCC,
	cin => \inst2|x_d[5]~12_cout\,
	cout => \inst2|x_d[5]~14_cout\);

-- Location: LCCOMB_X46_Y28_N6
\inst2|x_d[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[5]~16_cout\ = CARRY((\inst2|x_f\(5) & !\inst2|x_d[5]~14_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f\(5),
	datad => VCC,
	cin => \inst2|x_d[5]~14_cout\,
	cout => \inst2|x_d[5]~16_cout\);

-- Location: LCCOMB_X46_Y28_N8
\inst2|x_d[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[5]~17_combout\ = (\inst2|x_d\(5) & (!\inst2|x_d[5]~16_cout\)) # (!\inst2|x_d\(5) & ((\inst2|x_d[5]~16_cout\) # (GND)))
-- \inst2|x_d[5]~18\ = CARRY((!\inst2|x_d[5]~16_cout\) # (!\inst2|x_d\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d\(5),
	datad => VCC,
	cin => \inst2|x_d[5]~16_cout\,
	combout => \inst2|x_d[5]~17_combout\,
	cout => \inst2|x_d[5]~18\);

-- Location: FF_X46_Y28_N9
\inst2|x_d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d[5]~17_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d\(5));

-- Location: LCCOMB_X46_Y28_N10
\inst2|x_d[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[6]~19_combout\ = (\inst2|x_d\(6) & (\inst2|x_d[5]~18\ $ (GND))) # (!\inst2|x_d\(6) & (!\inst2|x_d[5]~18\ & VCC))
-- \inst2|x_d[6]~20\ = CARRY((\inst2|x_d\(6) & !\inst2|x_d[5]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d\(6),
	datad => VCC,
	cin => \inst2|x_d[5]~18\,
	combout => \inst2|x_d[6]~19_combout\,
	cout => \inst2|x_d[6]~20\);

-- Location: LCCOMB_X46_Y28_N12
\inst2|x_d[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[7]~21_combout\ = (\inst2|x_d\(7) & (\inst2|x_d[6]~20\ & VCC)) # (!\inst2|x_d\(7) & (!\inst2|x_d[6]~20\))
-- \inst2|x_d[7]~22\ = CARRY((!\inst2|x_d\(7) & !\inst2|x_d[6]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d\(7),
	datad => VCC,
	cin => \inst2|x_d[6]~20\,
	combout => \inst2|x_d[7]~21_combout\,
	cout => \inst2|x_d[7]~22\);

-- Location: LCCOMB_X46_Y28_N14
\inst2|x_d[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[8]~23_combout\ = (\inst2|x_d\(8) & ((GND) # (!\inst2|x_d[7]~22\))) # (!\inst2|x_d\(8) & (\inst2|x_d[7]~22\ $ (GND)))
-- \inst2|x_d[8]~24\ = CARRY((\inst2|x_d\(8)) # (!\inst2|x_d[7]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d\(8),
	datad => VCC,
	cin => \inst2|x_d[7]~22\,
	combout => \inst2|x_d[8]~23_combout\,
	cout => \inst2|x_d[8]~24\);

-- Location: FF_X46_Y28_N15
\inst2|x_d[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d[8]~23_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d\(8));

-- Location: LCCOMB_X45_Y28_N0
\inst2|psac_d|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[8]~0_combout\ = \inst2|x_d\(14) $ (\inst2|x_d\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d\(14),
	datac => \inst2|x_d\(8),
	combout => \inst2|psac_d|x2[8]~0_combout\);

-- Location: LCCOMB_X46_Y28_N16
\inst2|x_d[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[9]~25_combout\ = (\inst2|x_d\(9) & (!\inst2|x_d[8]~24\)) # (!\inst2|x_d\(9) & ((\inst2|x_d[8]~24\) # (GND)))
-- \inst2|x_d[9]~26\ = CARRY((!\inst2|x_d[8]~24\) # (!\inst2|x_d\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d\(9),
	datad => VCC,
	cin => \inst2|x_d[8]~24\,
	combout => \inst2|x_d[9]~25_combout\,
	cout => \inst2|x_d[9]~26\);

-- Location: FF_X46_Y28_N17
\inst2|x_d[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d[9]~25_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d\(9));

-- Location: LCCOMB_X46_Y28_N18
\inst2|x_d[10]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[10]~27_combout\ = (\inst2|x_d\(10) & (\inst2|x_d[9]~26\ $ (GND))) # (!\inst2|x_d\(10) & (!\inst2|x_d[9]~26\ & VCC))
-- \inst2|x_d[10]~28\ = CARRY((\inst2|x_d\(10) & !\inst2|x_d[9]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d\(10),
	datad => VCC,
	cin => \inst2|x_d[9]~26\,
	combout => \inst2|x_d[10]~27_combout\,
	cout => \inst2|x_d[10]~28\);

-- Location: FF_X46_Y28_N19
\inst2|x_d[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d[10]~27_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d\(10));

-- Location: LCCOMB_X46_Y28_N20
\inst2|x_d[11]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[11]~29_combout\ = (\inst2|x_d\(11) & (!\inst2|x_d[10]~28\)) # (!\inst2|x_d\(11) & ((\inst2|x_d[10]~28\) # (GND)))
-- \inst2|x_d[11]~30\ = CARRY((!\inst2|x_d[10]~28\) # (!\inst2|x_d\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d\(11),
	datad => VCC,
	cin => \inst2|x_d[10]~28\,
	combout => \inst2|x_d[11]~29_combout\,
	cout => \inst2|x_d[11]~30\);

-- Location: FF_X46_Y28_N21
\inst2|x_d[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d[11]~29_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d\(11));

-- Location: LCCOMB_X46_Y28_N22
\inst2|x_d[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[12]~31_combout\ = (\inst2|x_d\(12) & (\inst2|x_d[11]~30\ $ (GND))) # (!\inst2|x_d\(12) & (!\inst2|x_d[11]~30\ & VCC))
-- \inst2|x_d[12]~32\ = CARRY((\inst2|x_d\(12) & !\inst2|x_d[11]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d\(12),
	datad => VCC,
	cin => \inst2|x_d[11]~30\,
	combout => \inst2|x_d[12]~31_combout\,
	cout => \inst2|x_d[12]~32\);

-- Location: LCCOMB_X46_Y28_N24
\inst2|x_d[13]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[13]~33_combout\ = (\inst2|x_d\(13) & (!\inst2|x_d[12]~32\)) # (!\inst2|x_d\(13) & ((\inst2|x_d[12]~32\) # (GND)))
-- \inst2|x_d[13]~34\ = CARRY((!\inst2|x_d[12]~32\) # (!\inst2|x_d\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d\(13),
	datad => VCC,
	cin => \inst2|x_d[12]~32\,
	combout => \inst2|x_d[13]~33_combout\,
	cout => \inst2|x_d[13]~34\);

-- Location: FF_X46_Y28_N25
\inst2|x_d[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d[13]~33_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d\(13));

-- Location: LCCOMB_X46_Y28_N26
\inst2|x_d[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[14]~35_combout\ = (\inst2|x_d\(14) & (\inst2|x_d[13]~34\ $ (GND))) # (!\inst2|x_d\(14) & (!\inst2|x_d[13]~34\ & VCC))
-- \inst2|x_d[14]~36\ = CARRY((\inst2|x_d\(14) & !\inst2|x_d[13]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d\(14),
	datad => VCC,
	cin => \inst2|x_d[13]~34\,
	combout => \inst2|x_d[14]~35_combout\,
	cout => \inst2|x_d[14]~36\);

-- Location: FF_X46_Y28_N27
\inst2|x_d[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d[14]~35_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d\(14));

-- Location: LCCOMB_X45_Y28_N26
\inst2|psac_d|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[9]~1_combout\ = \inst2|x_d\(14) $ (\inst2|x_d\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_d\(14),
	datad => \inst2|x_d\(9),
	combout => \inst2|psac_d|x2[9]~1_combout\);

-- Location: LCCOMB_X45_Y28_N20
\inst2|psac_d|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[10]~2_combout\ = \inst2|x_d\(14) $ (\inst2|x_d\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_d\(14),
	datad => \inst2|x_d\(10),
	combout => \inst2|psac_d|x2[10]~2_combout\);

-- Location: LCCOMB_X45_Y28_N6
\inst2|psac_d|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[11]~3_combout\ = \inst2|x_d\(14) $ (\inst2|x_d\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d\(14),
	datac => \inst2|x_d\(11),
	combout => \inst2|psac_d|x2[11]~3_combout\);

-- Location: FF_X46_Y28_N23
\inst2|x_d[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d[12]~31_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d\(12));

-- Location: LCCOMB_X45_Y28_N8
\inst2|psac_d|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[12]~4_combout\ = \inst2|x_d\(14) $ (\inst2|x_d\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_d\(14),
	datad => \inst2|x_d\(12),
	combout => \inst2|psac_d|x2[12]~4_combout\);

-- Location: LCCOMB_X45_Y28_N18
\inst2|psac_d|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[13]~5_combout\ = \inst2|x_d\(14) $ (\inst2|x_d\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_d\(14),
	datad => \inst2|x_d\(13),
	combout => \inst2|psac_d|x2[13]~5_combout\);

-- Location: LCCOMB_X45_Y28_N12
\inst2|psac_d|x2[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[1]~6_combout\ = \inst2|x_b\(0) $ (\inst2|x_d\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(0),
	datac => \inst2|x_d\(14),
	combout => \inst2|psac_d|x2[1]~6_combout\);

-- Location: LCCOMB_X45_Y28_N14
\inst2|psac_d|x2[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[2]~7_combout\ = \inst2|x_d\(14) $ (\inst2|x_a_sharp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d\(14),
	datac => \inst2|x_a_sharp\(1),
	combout => \inst2|psac_d|x2[2]~7_combout\);

-- Location: LCCOMB_X45_Y28_N24
\inst2|psac_d|x2[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[3]~8_combout\ = \inst2|x_g_sharp\(2) $ (\inst2|x_d\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(2),
	datac => \inst2|x_d\(14),
	combout => \inst2|psac_d|x2[3]~8_combout\);

-- Location: LCCOMB_X45_Y28_N10
\inst2|psac_d|x2[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[4]~9_combout\ = \inst2|x_f\(5) $ (\inst2|x_d\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f\(5),
	datac => \inst2|x_d\(14),
	combout => \inst2|psac_d|x2[4]~9_combout\);

-- Location: LCCOMB_X46_Y28_N0
\inst2|psac_d|x2[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[5]~10_combout\ = \inst2|x_d\(5) $ (\inst2|x_d\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d\(5),
	datac => \inst2|x_d\(14),
	combout => \inst2|psac_d|x2[5]~10_combout\);

-- Location: FF_X46_Y28_N11
\inst2|x_d[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d[6]~19_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d\(6));

-- Location: LCCOMB_X45_Y28_N4
\inst2|psac_d|x2[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[6]~11_combout\ = \inst2|x_d\(14) $ (\inst2|x_d\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d\(14),
	datac => \inst2|x_d\(6),
	combout => \inst2|psac_d|x2[6]~11_combout\);

-- Location: FF_X46_Y28_N13
\inst2|x_d[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d[7]~21_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d\(7));

-- Location: LCCOMB_X46_Y28_N30
\inst2|psac_d|x2[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|x2[7]~12_combout\ = \inst2|x_d\(14) $ (\inst2|x_d\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_d\(14),
	datad => \inst2|x_d\(7),
	combout => \inst2|psac_d|x2[7]~12_combout\);

-- Location: DSPMULT_X44_Y28_N0
\inst2|psac_d|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_d|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X50_Y28_N2
\inst2|psac_d|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[0]~15_combout\ = (\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a22\ & (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (VCC))) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a22\ & 
-- (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT8\ & VCC))
-- \inst2|psac_d|Res_2[0]~16\ = CARRY((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a22\ & \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datab => \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	combout => \inst2|psac_d|Res_2[0]~15_combout\,
	cout => \inst2|psac_d|Res_2[0]~16\);

-- Location: LCCOMB_X50_Y28_N6
\inst2|psac_d|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[2]~19_combout\ = ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (!\inst2|psac_d|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_d|Res_2[2]~20\ = CARRY((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a20\ & ((\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT10\) # (!\inst2|psac_d|Res_2[1]~18\))) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a20\ & 
-- (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT10\ & !\inst2|psac_d|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datab => \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[1]~18\,
	combout => \inst2|psac_d|Res_2[2]~19_combout\,
	cout => \inst2|psac_d|Res_2[2]~20\);

-- Location: LCCOMB_X50_Y28_N8
\inst2|psac_d|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[3]~21_combout\ = (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a19\ & (\inst2|psac_d|Res_2[2]~20\ & VCC)) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- (!\inst2|psac_d|Res_2[2]~20\)))) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_d|Res_2[2]~20\)) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\inst2|psac_d|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_d|Res_2[3]~22\ = CARRY((\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a19\ & !\inst2|psac_d|Res_2[2]~20\)) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\inst2|psac_d|Res_2[2]~20\) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[2]~20\,
	combout => \inst2|psac_d|Res_2[3]~21_combout\,
	cout => \inst2|psac_d|Res_2[3]~22\);

-- Location: LCCOMB_X50_Y28_N12
\inst2|psac_d|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[5]~25_combout\ = (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a17\ & (\inst2|psac_d|Res_2[4]~24\ & VCC)) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- (!\inst2|psac_d|Res_2[4]~24\)))) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_d|Res_2[4]~24\)) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\inst2|psac_d|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_d|Res_2[5]~26\ = CARRY((\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a17\ & !\inst2|psac_d|Res_2[4]~24\)) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\inst2|psac_d|Res_2[4]~24\) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[4]~24\,
	combout => \inst2|psac_d|Res_2[5]~25_combout\,
	cout => \inst2|psac_d|Res_2[5]~26\);

-- Location: FF_X50_Y28_N13
\inst2|psac_d|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(5));

-- Location: LCCOMB_X46_Y28_N28
\inst2|x_d[15]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d[15]~37_combout\ = \inst2|x_d[14]~36\ $ (\inst2|x_d\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_d\(15),
	cin => \inst2|x_d[14]~36\,
	combout => \inst2|x_d[15]~37_combout\);

-- Location: FF_X46_Y28_N29
\inst2|x_d[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d[15]~37_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d\(15));

-- Location: LCCOMB_X53_Y28_N0
\inst2|psac_d|inv_res_1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|inv_res_1~feeder_combout\ = \inst2|x_d\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_d\(15),
	combout => \inst2|psac_d|inv_res_1~feeder_combout\);

-- Location: FF_X53_Y28_N1
\inst2|psac_d|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|inv_res_1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|inv_res_1~q\);

-- Location: FF_X53_Y28_N23
\inst2|psac_d|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_d|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|inv_res_2~q\);

-- Location: FF_X50_Y28_N9
\inst2|psac_d|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(3));

-- Location: FF_X50_Y28_N7
\inst2|psac_d|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(2));

-- Location: FF_X50_Y28_N3
\inst2|psac_d|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(0));

-- Location: LCCOMB_X52_Y28_N2
\inst2|psac_d|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~1_cout\ = CARRY((!\inst2|psac_d|Res_2\(1) & !\inst2|psac_d|Res_2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(1),
	datab => \inst2|psac_d|Res_2\(0),
	datad => VCC,
	cout => \inst2|psac_d|Add1~1_cout\);

-- Location: LCCOMB_X52_Y28_N4
\inst2|psac_d|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~3_cout\ = CARRY((\inst2|psac_d|Res_2\(2)) # (!\inst2|psac_d|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_d|Add1~1_cout\,
	cout => \inst2|psac_d|Add1~3_cout\);

-- Location: LCCOMB_X52_Y28_N6
\inst2|psac_d|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~5_cout\ = CARRY((!\inst2|psac_d|Res_2\(3) & !\inst2|psac_d|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_d|Add1~3_cout\,
	cout => \inst2|psac_d|Add1~5_cout\);

-- Location: LCCOMB_X52_Y28_N8
\inst2|psac_d|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~6_combout\ = (\inst2|psac_d|Res_2\(4) & ((\inst2|psac_d|Add1~5_cout\) # (GND))) # (!\inst2|psac_d|Res_2\(4) & (!\inst2|psac_d|Add1~5_cout\))
-- \inst2|psac_d|Add1~7\ = CARRY((\inst2|psac_d|Res_2\(4)) # (!\inst2|psac_d|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_d|Add1~5_cout\,
	combout => \inst2|psac_d|Add1~6_combout\,
	cout => \inst2|psac_d|Add1~7\);

-- Location: LCCOMB_X52_Y28_N10
\inst2|psac_d|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~8_combout\ = (\inst2|psac_d|Res_2\(5) & (!\inst2|psac_d|Add1~7\ & VCC)) # (!\inst2|psac_d|Res_2\(5) & (\inst2|psac_d|Add1~7\ $ (GND)))
-- \inst2|psac_d|Add1~9\ = CARRY((!\inst2|psac_d|Res_2\(5) & !\inst2|psac_d|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_d|Add1~7\,
	combout => \inst2|psac_d|Add1~8_combout\,
	cout => \inst2|psac_d|Add1~9\);

-- Location: LCCOMB_X53_Y28_N22
\inst2|D_DS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~1_combout\ = (\inst|MIDI\(2) & ((\inst2|psac_d|inv_res_2~q\ & ((\inst2|psac_d|Add1~8_combout\))) # (!\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Res_2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(2),
	datab => \inst2|psac_d|Res_2\(5),
	datac => \inst2|psac_d|inv_res_2~q\,
	datad => \inst2|psac_d|Add1~8_combout\,
	combout => \inst2|D_DS~1_combout\);

-- Location: LCCOMB_X49_Y26_N0
\inst|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal6~2_combout\ = (\inst|scancode\(3) & \inst|scancode\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|scancode\(3),
	datac => \inst|scancode\(4),
	combout => \inst|Equal6~2_combout\);

-- Location: LCCOMB_X49_Y26_N6
\inst|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal6~1_combout\ = (\inst|scancode\(0) & \inst|Equal6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(0),
	datad => \inst|Equal6~0_combout\,
	combout => \inst|Equal6~1_combout\);

-- Location: LCCOMB_X49_Y26_N14
\inst|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector9~0_combout\ = (\inst|Equal6~2_combout\ & ((\inst|Equal6~1_combout\ & (\inst|scancode\(9))) # (!\inst|Equal6~1_combout\ & ((\inst|MIDI\(2)))))) # (!\inst|Equal6~2_combout\ & (((\inst|MIDI\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|Equal6~2_combout\,
	datac => \inst|MIDI\(2),
	datad => \inst|Equal6~1_combout\,
	combout => \inst|Selector9~0_combout\);

-- Location: FF_X49_Y26_N15
\inst|MIDI[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(2));

-- Location: LCCOMB_X53_Y28_N6
\inst2|D_DS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~0_combout\ = (\inst|MIDI\(2) & ((\inst2|psac_d|inv_res_2~q\ & ((\inst2|psac_d|Add1~6_combout\))) # (!\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Res_2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(4),
	datab => \inst|MIDI\(2),
	datac => \inst2|psac_d|inv_res_2~q\,
	datad => \inst2|psac_d|Add1~6_combout\,
	combout => \inst2|D_DS~0_combout\);

-- Location: LCCOMB_X54_Y28_N6
\inst2|Add13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~3_combout\ = (\inst2|psac_d_sharp|Add1~11_combout\ & ((\inst2|D_DS~1_combout\ & (\inst2|Add13~1\ & VCC)) # (!\inst2|D_DS~1_combout\ & (!\inst2|Add13~1\)))) # (!\inst2|psac_d_sharp|Add1~11_combout\ & ((\inst2|D_DS~1_combout\ & 
-- (!\inst2|Add13~1\)) # (!\inst2|D_DS~1_combout\ & ((\inst2|Add13~1\) # (GND)))))
-- \inst2|Add13~4\ = CARRY((\inst2|psac_d_sharp|Add1~11_combout\ & (!\inst2|D_DS~1_combout\ & !\inst2|Add13~1\)) # (!\inst2|psac_d_sharp|Add1~11_combout\ & ((!\inst2|Add13~1\) # (!\inst2|D_DS~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Add1~11_combout\,
	datab => \inst2|D_DS~1_combout\,
	datad => VCC,
	cin => \inst2|Add13~1\,
	combout => \inst2|Add13~3_combout\,
	cout => \inst2|Add13~4\);

-- Location: LCCOMB_X53_Y28_N2
\inst2|Add13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~5_combout\ = (\inst|MIDI\(3) & ((\inst2|Add13~3_combout\))) # (!\inst|MIDI\(3) & (\inst2|D_DS~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(3),
	datac => \inst2|D_DS~1_combout\,
	datad => \inst2|Add13~3_combout\,
	combout => \inst2|Add13~5_combout\);

-- Location: LCCOMB_X48_Y26_N22
\inst|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal2~2_combout\ = (\inst|Equal2~1_combout\ & (!\inst|scancode\(4) & (\inst|scancode\(5) & !\inst|scancode\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal2~1_combout\,
	datab => \inst|scancode\(4),
	datac => \inst|scancode\(5),
	datad => \inst|scancode\(3),
	combout => \inst|Equal2~2_combout\);

-- Location: LCCOMB_X49_Y26_N10
\inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector10~0_combout\ = (\inst|Equal2~2_combout\ & ((\inst|scancode\(0) & ((\inst|MIDI\(1)))) # (!\inst|scancode\(0) & (\inst|scancode\(9))))) # (!\inst|Equal2~2_combout\ & (((\inst|MIDI\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|Equal2~2_combout\,
	datac => \inst|MIDI\(1),
	datad => \inst|scancode\(0),
	combout => \inst|Selector10~0_combout\);

-- Location: FF_X49_Y26_N11
\inst|MIDI[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(1));

-- Location: LCCOMB_X46_Y27_N4
\inst2|x_g_sharp[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[3]~18_combout\ = (\inst2|x_g_sharp\(3) & ((GND) # (!\inst2|x_g_sharp[2]~17\))) # (!\inst2|x_g_sharp\(3) & (\inst2|x_g_sharp[2]~17\ $ (GND)))
-- \inst2|x_g_sharp[3]~19\ = CARRY((\inst2|x_g_sharp\(3)) # (!\inst2|x_g_sharp[2]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(3),
	datad => VCC,
	cin => \inst2|x_g_sharp[2]~17\,
	combout => \inst2|x_g_sharp[3]~18_combout\,
	cout => \inst2|x_g_sharp[3]~19\);

-- Location: FF_X46_Y27_N5
\inst2|x_g_sharp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[3]~18_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(3));

-- Location: LCCOMB_X46_Y29_N0
\inst2|x_c_sharp[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[6]~11_cout\ = CARRY((\inst2|x_b\(0) & \inst2|x_a_sharp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datab => \inst2|x_a_sharp\(1),
	datad => VCC,
	cout => \inst2|x_c_sharp[6]~11_cout\);

-- Location: LCCOMB_X46_Y29_N2
\inst2|x_c_sharp[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[6]~13_cout\ = CARRY((!\inst2|x_g_sharp\(2) & !\inst2|x_c_sharp[6]~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(2),
	datad => VCC,
	cin => \inst2|x_c_sharp[6]~11_cout\,
	cout => \inst2|x_c_sharp[6]~13_cout\);

-- Location: LCCOMB_X46_Y29_N4
\inst2|x_c_sharp[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[6]~15_cout\ = CARRY((\inst2|x_g_sharp\(3)) # (!\inst2|x_c_sharp[6]~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(3),
	datad => VCC,
	cin => \inst2|x_c_sharp[6]~13_cout\,
	cout => \inst2|x_c_sharp[6]~15_cout\);

-- Location: LCCOMB_X46_Y29_N6
\inst2|x_c_sharp[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[6]~16_combout\ = (\inst2|x_c_sharp\(6) & (\inst2|x_c_sharp[6]~15_cout\ & VCC)) # (!\inst2|x_c_sharp\(6) & (!\inst2|x_c_sharp[6]~15_cout\))
-- \inst2|x_c_sharp[6]~17\ = CARRY((!\inst2|x_c_sharp\(6) & !\inst2|x_c_sharp[6]~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_c_sharp\(6),
	datad => VCC,
	cin => \inst2|x_c_sharp[6]~15_cout\,
	combout => \inst2|x_c_sharp[6]~16_combout\,
	cout => \inst2|x_c_sharp[6]~17\);

-- Location: LCCOMB_X46_Y29_N8
\inst2|x_c_sharp[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[7]~18_combout\ = (\inst2|x_c_sharp\(7) & (\inst2|x_c_sharp[6]~17\ $ (GND))) # (!\inst2|x_c_sharp\(7) & (!\inst2|x_c_sharp[6]~17\ & VCC))
-- \inst2|x_c_sharp[7]~19\ = CARRY((\inst2|x_c_sharp\(7) & !\inst2|x_c_sharp[6]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c_sharp\(7),
	datad => VCC,
	cin => \inst2|x_c_sharp[6]~17\,
	combout => \inst2|x_c_sharp[7]~18_combout\,
	cout => \inst2|x_c_sharp[7]~19\);

-- Location: FF_X46_Y29_N9
\inst2|x_c_sharp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c_sharp[7]~18_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c_sharp\(7));

-- Location: LCCOMB_X46_Y29_N10
\inst2|x_c_sharp[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[8]~20_combout\ = (\inst2|x_c_sharp\(8) & (\inst2|x_c_sharp[7]~19\ & VCC)) # (!\inst2|x_c_sharp\(8) & (!\inst2|x_c_sharp[7]~19\))
-- \inst2|x_c_sharp[8]~21\ = CARRY((!\inst2|x_c_sharp\(8) & !\inst2|x_c_sharp[7]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_c_sharp\(8),
	datad => VCC,
	cin => \inst2|x_c_sharp[7]~19\,
	combout => \inst2|x_c_sharp[8]~20_combout\,
	cout => \inst2|x_c_sharp[8]~21\);

-- Location: LCCOMB_X46_Y29_N12
\inst2|x_c_sharp[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[9]~22_combout\ = (\inst2|x_c_sharp\(9) & (\inst2|x_c_sharp[8]~21\ $ (GND))) # (!\inst2|x_c_sharp\(9) & (!\inst2|x_c_sharp[8]~21\ & VCC))
-- \inst2|x_c_sharp[9]~23\ = CARRY((\inst2|x_c_sharp\(9) & !\inst2|x_c_sharp[8]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_c_sharp\(9),
	datad => VCC,
	cin => \inst2|x_c_sharp[8]~21\,
	combout => \inst2|x_c_sharp[9]~22_combout\,
	cout => \inst2|x_c_sharp[9]~23\);

-- Location: LCCOMB_X46_Y29_N14
\inst2|x_c_sharp[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[10]~24_combout\ = (\inst2|x_c_sharp\(10) & (!\inst2|x_c_sharp[9]~23\)) # (!\inst2|x_c_sharp\(10) & ((\inst2|x_c_sharp[9]~23\) # (GND)))
-- \inst2|x_c_sharp[10]~25\ = CARRY((!\inst2|x_c_sharp[9]~23\) # (!\inst2|x_c_sharp\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c_sharp\(10),
	datad => VCC,
	cin => \inst2|x_c_sharp[9]~23\,
	combout => \inst2|x_c_sharp[10]~24_combout\,
	cout => \inst2|x_c_sharp[10]~25\);

-- Location: FF_X46_Y29_N15
\inst2|x_c_sharp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c_sharp[10]~24_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c_sharp\(10));

-- Location: LCCOMB_X46_Y29_N16
\inst2|x_c_sharp[11]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[11]~26_combout\ = (\inst2|x_c_sharp\(11) & (\inst2|x_c_sharp[10]~25\ $ (GND))) # (!\inst2|x_c_sharp\(11) & (!\inst2|x_c_sharp[10]~25\ & VCC))
-- \inst2|x_c_sharp[11]~27\ = CARRY((\inst2|x_c_sharp\(11) & !\inst2|x_c_sharp[10]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c_sharp\(11),
	datad => VCC,
	cin => \inst2|x_c_sharp[10]~25\,
	combout => \inst2|x_c_sharp[11]~26_combout\,
	cout => \inst2|x_c_sharp[11]~27\);

-- Location: FF_X46_Y29_N17
\inst2|x_c_sharp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c_sharp[11]~26_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c_sharp\(11));

-- Location: LCCOMB_X46_Y29_N18
\inst2|x_c_sharp[12]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[12]~28_combout\ = (\inst2|x_c_sharp\(12) & (!\inst2|x_c_sharp[11]~27\)) # (!\inst2|x_c_sharp\(12) & ((\inst2|x_c_sharp[11]~27\) # (GND)))
-- \inst2|x_c_sharp[12]~29\ = CARRY((!\inst2|x_c_sharp[11]~27\) # (!\inst2|x_c_sharp\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c_sharp\(12),
	datad => VCC,
	cin => \inst2|x_c_sharp[11]~27\,
	combout => \inst2|x_c_sharp[12]~28_combout\,
	cout => \inst2|x_c_sharp[12]~29\);

-- Location: FF_X46_Y29_N19
\inst2|x_c_sharp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c_sharp[12]~28_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c_sharp\(12));

-- Location: LCCOMB_X46_Y29_N20
\inst2|x_c_sharp[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[13]~30_combout\ = (\inst2|x_c_sharp\(13) & (\inst2|x_c_sharp[12]~29\ $ (GND))) # (!\inst2|x_c_sharp\(13) & (!\inst2|x_c_sharp[12]~29\ & VCC))
-- \inst2|x_c_sharp[13]~31\ = CARRY((\inst2|x_c_sharp\(13) & !\inst2|x_c_sharp[12]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c_sharp\(13),
	datad => VCC,
	cin => \inst2|x_c_sharp[12]~29\,
	combout => \inst2|x_c_sharp[13]~30_combout\,
	cout => \inst2|x_c_sharp[13]~31\);

-- Location: FF_X46_Y29_N21
\inst2|x_c_sharp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c_sharp[13]~30_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c_sharp\(13));

-- Location: LCCOMB_X46_Y29_N22
\inst2|x_c_sharp[14]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[14]~32_combout\ = (\inst2|x_c_sharp\(14) & (!\inst2|x_c_sharp[13]~31\)) # (!\inst2|x_c_sharp\(14) & ((\inst2|x_c_sharp[13]~31\) # (GND)))
-- \inst2|x_c_sharp[14]~33\ = CARRY((!\inst2|x_c_sharp[13]~31\) # (!\inst2|x_c_sharp\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_c_sharp\(14),
	datad => VCC,
	cin => \inst2|x_c_sharp[13]~31\,
	combout => \inst2|x_c_sharp[14]~32_combout\,
	cout => \inst2|x_c_sharp[14]~33\);

-- Location: LCCOMB_X46_Y29_N24
\inst2|x_c_sharp[15]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c_sharp[15]~34_combout\ = \inst2|x_c_sharp[14]~33\ $ (!\inst2|x_c_sharp\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_c_sharp\(15),
	cin => \inst2|x_c_sharp[14]~33\,
	combout => \inst2|x_c_sharp[15]~34_combout\);

-- Location: FF_X46_Y29_N25
\inst2|x_c_sharp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c_sharp[15]~34_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c_sharp\(15));

-- Location: LCCOMB_X48_Y29_N30
\inst2|psac_c_sharp|inv_res_1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|inv_res_1~feeder_combout\ = \inst2|x_c_sharp\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_c_sharp\(15),
	combout => \inst2|psac_c_sharp|inv_res_1~feeder_combout\);

-- Location: FF_X48_Y29_N31
\inst2|psac_c_sharp|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|inv_res_1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|inv_res_1~q\);

-- Location: FF_X48_Y29_N25
\inst2|psac_c_sharp|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_c_sharp|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|inv_res_2~q\);

-- Location: FF_X46_Y29_N11
\inst2|x_c_sharp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c_sharp[8]~20_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c_sharp\(8));

-- Location: FF_X46_Y29_N23
\inst2|x_c_sharp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c_sharp[14]~32_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c_sharp\(14));

-- Location: LCCOMB_X45_Y29_N24
\inst2|psac_c_sharp|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[8]~0_combout\ = \inst2|x_c_sharp\(8) $ (\inst2|x_c_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_c_sharp\(8),
	datad => \inst2|x_c_sharp\(14),
	combout => \inst2|psac_c_sharp|x2[8]~0_combout\);

-- Location: FF_X46_Y29_N13
\inst2|x_c_sharp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c_sharp[9]~22_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c_sharp\(9));

-- Location: LCCOMB_X45_Y29_N26
\inst2|psac_c_sharp|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[9]~1_combout\ = \inst2|x_c_sharp\(9) $ (\inst2|x_c_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_c_sharp\(9),
	datad => \inst2|x_c_sharp\(14),
	combout => \inst2|psac_c_sharp|x2[9]~1_combout\);

-- Location: LCCOMB_X46_Y29_N26
\inst2|psac_c_sharp|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[10]~2_combout\ = \inst2|x_c_sharp\(10) $ (\inst2|x_c_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c_sharp\(10),
	datac => \inst2|x_c_sharp\(14),
	combout => \inst2|psac_c_sharp|x2[10]~2_combout\);

-- Location: LCCOMB_X45_Y29_N12
\inst2|psac_c_sharp|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[11]~3_combout\ = \inst2|x_c_sharp\(14) $ (\inst2|x_c_sharp\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c_sharp\(14),
	datad => \inst2|x_c_sharp\(11),
	combout => \inst2|psac_c_sharp|x2[11]~3_combout\);

-- Location: LCCOMB_X45_Y29_N6
\inst2|psac_c_sharp|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[12]~4_combout\ = \inst2|x_c_sharp\(14) $ (\inst2|x_c_sharp\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c_sharp\(14),
	datad => \inst2|x_c_sharp\(12),
	combout => \inst2|psac_c_sharp|x2[12]~4_combout\);

-- Location: LCCOMB_X45_Y29_N8
\inst2|psac_c_sharp|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[13]~5_combout\ = \inst2|x_c_sharp\(13) $ (\inst2|x_c_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_c_sharp\(13),
	datad => \inst2|x_c_sharp\(14),
	combout => \inst2|psac_c_sharp|x2[13]~5_combout\);

-- Location: LCCOMB_X45_Y29_N2
\inst2|psac_c_sharp|x2[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[2]~6_combout\ = \inst2|x_b\(0) $ (\inst2|x_c_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(0),
	datad => \inst2|x_c_sharp\(14),
	combout => \inst2|psac_c_sharp|x2[2]~6_combout\);

-- Location: LCCOMB_X45_Y29_N4
\inst2|psac_c_sharp|x2[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[3]~7_combout\ = \inst2|x_a_sharp\(1) $ (\inst2|x_c_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a_sharp\(1),
	datad => \inst2|x_c_sharp\(14),
	combout => \inst2|psac_c_sharp|x2[3]~7_combout\);

-- Location: LCCOMB_X45_Y29_N14
\inst2|psac_c_sharp|x2[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[4]~8_combout\ = \inst2|x_g_sharp\(2) $ (\inst2|x_c_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g_sharp\(2),
	datad => \inst2|x_c_sharp\(14),
	combout => \inst2|psac_c_sharp|x2[4]~8_combout\);

-- Location: LCCOMB_X45_Y29_N16
\inst2|psac_c_sharp|x2[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[5]~9_combout\ = \inst2|x_g_sharp\(3) $ (\inst2|x_c_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g_sharp\(3),
	datad => \inst2|x_c_sharp\(14),
	combout => \inst2|psac_c_sharp|x2[5]~9_combout\);

-- Location: FF_X46_Y29_N7
\inst2|x_c_sharp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c_sharp[6]~16_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c_sharp\(6));

-- Location: LCCOMB_X46_Y29_N28
\inst2|psac_c_sharp|x2[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[6]~10_combout\ = \inst2|x_c_sharp\(14) $ (\inst2|x_c_sharp\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_c_sharp\(14),
	datad => \inst2|x_c_sharp\(6),
	combout => \inst2|psac_c_sharp|x2[6]~10_combout\);

-- Location: LCCOMB_X46_Y29_N30
\inst2|psac_c_sharp|x2[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|x2[7]~11_combout\ = \inst2|x_c_sharp\(7) $ (\inst2|x_c_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c_sharp\(7),
	datac => \inst2|x_c_sharp\(14),
	combout => \inst2|psac_c_sharp|x2[7]~11_combout\);

-- Location: DSPMULT_X44_Y29_N0
\inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_c_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X50_Y29_N0
\inst2|psac_c_sharp|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[0]~15_combout\ = (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ & (\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ $ (VCC))) # (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ & 
-- (\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ & VCC))
-- \inst2|psac_c_sharp|Res_2[0]~16\ = CARRY((\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ & \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datad => VCC,
	combout => \inst2|psac_c_sharp|Res_2[0]~15_combout\,
	cout => \inst2|psac_c_sharp|Res_2[0]~16\);

-- Location: LCCOMB_X50_Y29_N8
\inst2|psac_c_sharp|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[4]~23_combout\ = ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\inst2|psac_c_sharp|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_c_sharp|Res_2[4]~24\ = CARRY((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ & ((\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\inst2|psac_c_sharp|Res_2[3]~22\))) # 
-- (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ & (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\inst2|psac_c_sharp|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datab => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[3]~22\,
	combout => \inst2|psac_c_sharp|Res_2[4]~23_combout\,
	cout => \inst2|psac_c_sharp|Res_2[4]~24\);

-- Location: FF_X50_Y29_N9
\inst2|psac_c_sharp|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(4));

-- Location: FF_X50_Y29_N1
\inst2|psac_c_sharp|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(0));

-- Location: LCCOMB_X49_Y29_N2
\inst2|psac_c_sharp|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~1_cout\ = CARRY((!\inst2|psac_c_sharp|Res_2\(1) & !\inst2|psac_c_sharp|Res_2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Res_2\(1),
	datab => \inst2|psac_c_sharp|Res_2\(0),
	datad => VCC,
	cout => \inst2|psac_c_sharp|Add1~1_cout\);

-- Location: LCCOMB_X49_Y29_N4
\inst2|psac_c_sharp|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~3_cout\ = CARRY((\inst2|psac_c_sharp|Res_2\(2)) # (!\inst2|psac_c_sharp|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~1_cout\,
	cout => \inst2|psac_c_sharp|Add1~3_cout\);

-- Location: LCCOMB_X49_Y29_N6
\inst2|psac_c_sharp|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~5_cout\ = CARRY((!\inst2|psac_c_sharp|Res_2\(3) & !\inst2|psac_c_sharp|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~3_cout\,
	cout => \inst2|psac_c_sharp|Add1~5_cout\);

-- Location: LCCOMB_X49_Y29_N8
\inst2|psac_c_sharp|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~6_combout\ = (\inst2|psac_c_sharp|Res_2\(4) & ((\inst2|psac_c_sharp|Add1~5_cout\) # (GND))) # (!\inst2|psac_c_sharp|Res_2\(4) & (!\inst2|psac_c_sharp|Add1~5_cout\))
-- \inst2|psac_c_sharp|Add1~7\ = CARRY((\inst2|psac_c_sharp|Res_2\(4)) # (!\inst2|psac_c_sharp|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~5_cout\,
	combout => \inst2|psac_c_sharp|Add1~6_combout\,
	cout => \inst2|psac_c_sharp|Add1~7\);

-- Location: LCCOMB_X48_Y29_N2
\inst2|psac_c_sharp|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~8_combout\ = (\inst2|psac_c_sharp|inv_res_2~q\ & (\inst2|psac_c_sharp|Add1~6_combout\)) # (!\inst2|psac_c_sharp|inv_res_2~q\ & ((\inst2|psac_c_sharp|Res_2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|inv_res_2~q\,
	datac => \inst2|psac_c_sharp|Add1~6_combout\,
	datad => \inst2|psac_c_sharp|Res_2\(4),
	combout => \inst2|psac_c_sharp|Add1~8_combout\);

-- Location: LCCOMB_X49_Y30_N0
\inst2|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~0_combout\ = (\inst2|C_CS~0_combout\ & (\inst2|psac_c_sharp|Add1~8_combout\ $ (VCC))) # (!\inst2|C_CS~0_combout\ & (\inst2|psac_c_sharp|Add1~8_combout\ & VCC))
-- \inst2|Add12~1\ = CARRY((\inst2|C_CS~0_combout\ & \inst2|psac_c_sharp|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|C_CS~0_combout\,
	datab => \inst2|psac_c_sharp|Add1~8_combout\,
	datad => VCC,
	combout => \inst2|Add12~0_combout\,
	cout => \inst2|Add12~1\);

-- Location: LCCOMB_X49_Y30_N26
\inst2|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~2_combout\ = (\inst|MIDI\(1) & ((\inst2|Add12~0_combout\))) # (!\inst|MIDI\(1) & (\inst2|C_CS~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|C_CS~0_combout\,
	datac => \inst|MIDI\(1),
	datad => \inst2|Add12~0_combout\,
	combout => \inst2|Add12~2_combout\);

-- Location: LCCOMB_X53_Y30_N4
\inst2|S_S3[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[1]~16_combout\ = (\inst2|Add12~5_combout\ & ((\inst2|Add13~5_combout\ & (\inst2|S_S3[0]~15\ & VCC)) # (!\inst2|Add13~5_combout\ & (!\inst2|S_S3[0]~15\)))) # (!\inst2|Add12~5_combout\ & ((\inst2|Add13~5_combout\ & (!\inst2|S_S3[0]~15\)) # 
-- (!\inst2|Add13~5_combout\ & ((\inst2|S_S3[0]~15\) # (GND)))))
-- \inst2|S_S3[1]~17\ = CARRY((\inst2|Add12~5_combout\ & (!\inst2|Add13~5_combout\ & !\inst2|S_S3[0]~15\)) # (!\inst2|Add12~5_combout\ & ((!\inst2|S_S3[0]~15\) # (!\inst2|Add13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add12~5_combout\,
	datab => \inst2|Add13~5_combout\,
	datad => VCC,
	cin => \inst2|S_S3[0]~15\,
	combout => \inst2|S_S3[1]~16_combout\,
	cout => \inst2|S_S3[1]~17\);

-- Location: FF_X53_Y30_N5
\inst2|S_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(1));

-- Location: LCCOMB_X49_Y26_N18
\inst|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal18~0_combout\ = (\inst|scancode\(3) & !\inst|scancode\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|scancode\(3),
	datac => \inst|scancode\(4),
	combout => \inst|Equal18~0_combout\);

-- Location: LCCOMB_X49_Y26_N20
\inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector4~0_combout\ = (\inst|Equal18~0_combout\ & ((\inst|Equal6~1_combout\ & (\inst|scancode\(9))) # (!\inst|Equal6~1_combout\ & ((\inst|MIDI\(7)))))) # (!\inst|Equal18~0_combout\ & (((\inst|MIDI\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|Equal18~0_combout\,
	datac => \inst|MIDI\(7),
	datad => \inst|Equal6~1_combout\,
	combout => \inst|Selector4~0_combout\);

-- Location: FF_X49_Y26_N21
\inst|MIDI[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(7));

-- Location: LCCOMB_X57_Y26_N2
\inst2|x_a_sharp[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[2]~17_combout\ = (\inst2|x_a_sharp\(2) & (!\inst2|x_a_sharp[1]~16\)) # (!\inst2|x_a_sharp\(2) & ((\inst2|x_a_sharp[1]~16\) # (GND)))
-- \inst2|x_a_sharp[2]~18\ = CARRY((!\inst2|x_a_sharp[1]~16\) # (!\inst2|x_a_sharp\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(2),
	datad => VCC,
	cin => \inst2|x_a_sharp[1]~16\,
	combout => \inst2|x_a_sharp[2]~17_combout\,
	cout => \inst2|x_a_sharp[2]~18\);

-- Location: FF_X57_Y26_N3
\inst2|x_a_sharp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[2]~17_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(2));

-- Location: LCCOMB_X57_Y26_N4
\inst2|x_a_sharp[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[3]~19_combout\ = (\inst2|x_a_sharp\(3) & (\inst2|x_a_sharp[2]~18\ $ (GND))) # (!\inst2|x_a_sharp\(3) & (!\inst2|x_a_sharp[2]~18\ & VCC))
-- \inst2|x_a_sharp[3]~20\ = CARRY((\inst2|x_a_sharp\(3) & !\inst2|x_a_sharp[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(3),
	datad => VCC,
	cin => \inst2|x_a_sharp[2]~18\,
	combout => \inst2|x_a_sharp[3]~19_combout\,
	cout => \inst2|x_a_sharp[3]~20\);

-- Location: FF_X57_Y26_N5
\inst2|x_a_sharp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[3]~19_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(3));

-- Location: LCCOMB_X57_Y26_N6
\inst2|x_a_sharp[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[4]~21_combout\ = (\inst2|x_a_sharp\(4) & (\inst2|x_a_sharp[3]~20\ & VCC)) # (!\inst2|x_a_sharp\(4) & (!\inst2|x_a_sharp[3]~20\))
-- \inst2|x_a_sharp[4]~22\ = CARRY((!\inst2|x_a_sharp\(4) & !\inst2|x_a_sharp[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(4),
	datad => VCC,
	cin => \inst2|x_a_sharp[3]~20\,
	combout => \inst2|x_a_sharp[4]~21_combout\,
	cout => \inst2|x_a_sharp[4]~22\);

-- Location: LCCOMB_X57_Y26_N8
\inst2|x_a_sharp[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[5]~23_combout\ = (\inst2|x_a_sharp\(5) & ((GND) # (!\inst2|x_a_sharp[4]~22\))) # (!\inst2|x_a_sharp\(5) & (\inst2|x_a_sharp[4]~22\ $ (GND)))
-- \inst2|x_a_sharp[5]~24\ = CARRY((\inst2|x_a_sharp\(5)) # (!\inst2|x_a_sharp[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(5),
	datad => VCC,
	cin => \inst2|x_a_sharp[4]~22\,
	combout => \inst2|x_a_sharp[5]~23_combout\,
	cout => \inst2|x_a_sharp[5]~24\);

-- Location: FF_X57_Y26_N9
\inst2|x_a_sharp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[5]~23_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(5));

-- Location: FF_X57_Y26_N7
\inst2|x_a_sharp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[4]~21_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(4));

-- Location: LCCOMB_X62_Y30_N0
\inst2|x_f_sharp[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[7]~10_cout\ = CARRY((\inst2|x_b\(0) & \inst2|x_a_sharp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datab => \inst2|x_a_sharp\(1),
	datad => VCC,
	cout => \inst2|x_f_sharp[7]~10_cout\);

-- Location: LCCOMB_X62_Y30_N2
\inst2|x_f_sharp[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[7]~12_cout\ = CARRY((!\inst2|x_f_sharp[7]~10_cout\) # (!\inst2|x_a_sharp\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(2),
	datad => VCC,
	cin => \inst2|x_f_sharp[7]~10_cout\,
	cout => \inst2|x_f_sharp[7]~12_cout\);

-- Location: LCCOMB_X62_Y30_N4
\inst2|x_f_sharp[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[7]~14_cout\ = CARRY((\inst2|x_a_sharp\(3) & !\inst2|x_f_sharp[7]~12_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(3),
	datad => VCC,
	cin => \inst2|x_f_sharp[7]~12_cout\,
	cout => \inst2|x_f_sharp[7]~14_cout\);

-- Location: LCCOMB_X62_Y30_N6
\inst2|x_f_sharp[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[7]~16_cout\ = CARRY((!\inst2|x_a_sharp\(4) & !\inst2|x_f_sharp[7]~14_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(4),
	datad => VCC,
	cin => \inst2|x_f_sharp[7]~14_cout\,
	cout => \inst2|x_f_sharp[7]~16_cout\);

-- Location: LCCOMB_X62_Y30_N8
\inst2|x_f_sharp[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[7]~18_cout\ = CARRY((\inst2|x_a_sharp\(5)) # (!\inst2|x_f_sharp[7]~16_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(5),
	datad => VCC,
	cin => \inst2|x_f_sharp[7]~16_cout\,
	cout => \inst2|x_f_sharp[7]~18_cout\);

-- Location: LCCOMB_X62_Y30_N10
\inst2|x_f_sharp[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[7]~20_cout\ = CARRY((!\inst2|x_a_sharp\(6) & !\inst2|x_f_sharp[7]~18_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(6),
	datad => VCC,
	cin => \inst2|x_f_sharp[7]~18_cout\,
	cout => \inst2|x_f_sharp[7]~20_cout\);

-- Location: LCCOMB_X62_Y30_N12
\inst2|x_f_sharp[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[7]~21_combout\ = (\inst2|x_f_sharp\(7) & ((GND) # (!\inst2|x_f_sharp[7]~20_cout\))) # (!\inst2|x_f_sharp\(7) & (\inst2|x_f_sharp[7]~20_cout\ $ (GND)))
-- \inst2|x_f_sharp[7]~22\ = CARRY((\inst2|x_f_sharp\(7)) # (!\inst2|x_f_sharp[7]~20_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f_sharp\(7),
	datad => VCC,
	cin => \inst2|x_f_sharp[7]~20_cout\,
	combout => \inst2|x_f_sharp[7]~21_combout\,
	cout => \inst2|x_f_sharp[7]~22\);

-- Location: LCCOMB_X62_Y30_N14
\inst2|x_f_sharp[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[8]~23_combout\ = (\inst2|x_f_sharp\(8) & (\inst2|x_f_sharp[7]~22\ & VCC)) # (!\inst2|x_f_sharp\(8) & (!\inst2|x_f_sharp[7]~22\))
-- \inst2|x_f_sharp[8]~24\ = CARRY((!\inst2|x_f_sharp\(8) & !\inst2|x_f_sharp[7]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f_sharp\(8),
	datad => VCC,
	cin => \inst2|x_f_sharp[7]~22\,
	combout => \inst2|x_f_sharp[8]~23_combout\,
	cout => \inst2|x_f_sharp[8]~24\);

-- Location: FF_X62_Y30_N15
\inst2|x_f_sharp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f_sharp[8]~23_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f_sharp\(8));

-- Location: LCCOMB_X62_Y30_N16
\inst2|x_f_sharp[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[9]~25_combout\ = (\inst2|x_f_sharp\(9) & (\inst2|x_f_sharp[8]~24\ $ (GND))) # (!\inst2|x_f_sharp\(9) & (!\inst2|x_f_sharp[8]~24\ & VCC))
-- \inst2|x_f_sharp[9]~26\ = CARRY((\inst2|x_f_sharp\(9) & !\inst2|x_f_sharp[8]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f_sharp\(9),
	datad => VCC,
	cin => \inst2|x_f_sharp[8]~24\,
	combout => \inst2|x_f_sharp[9]~25_combout\,
	cout => \inst2|x_f_sharp[9]~26\);

-- Location: FF_X62_Y30_N17
\inst2|x_f_sharp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f_sharp[9]~25_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f_sharp\(9));

-- Location: LCCOMB_X62_Y30_N18
\inst2|x_f_sharp[10]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[10]~27_combout\ = (\inst2|x_f_sharp\(10) & (!\inst2|x_f_sharp[9]~26\)) # (!\inst2|x_f_sharp\(10) & ((\inst2|x_f_sharp[9]~26\) # (GND)))
-- \inst2|x_f_sharp[10]~28\ = CARRY((!\inst2|x_f_sharp[9]~26\) # (!\inst2|x_f_sharp\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f_sharp\(10),
	datad => VCC,
	cin => \inst2|x_f_sharp[9]~26\,
	combout => \inst2|x_f_sharp[10]~27_combout\,
	cout => \inst2|x_f_sharp[10]~28\);

-- Location: FF_X62_Y30_N19
\inst2|x_f_sharp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f_sharp[10]~27_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f_sharp\(10));

-- Location: LCCOMB_X62_Y30_N20
\inst2|x_f_sharp[11]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[11]~29_combout\ = (\inst2|x_f_sharp\(11) & (\inst2|x_f_sharp[10]~28\ $ (GND))) # (!\inst2|x_f_sharp\(11) & (!\inst2|x_f_sharp[10]~28\ & VCC))
-- \inst2|x_f_sharp[11]~30\ = CARRY((\inst2|x_f_sharp\(11) & !\inst2|x_f_sharp[10]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f_sharp\(11),
	datad => VCC,
	cin => \inst2|x_f_sharp[10]~28\,
	combout => \inst2|x_f_sharp[11]~29_combout\,
	cout => \inst2|x_f_sharp[11]~30\);

-- Location: FF_X62_Y30_N21
\inst2|x_f_sharp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f_sharp[11]~29_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f_sharp\(11));

-- Location: LCCOMB_X62_Y30_N22
\inst2|x_f_sharp[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[12]~31_combout\ = (\inst2|x_f_sharp\(12) & (!\inst2|x_f_sharp[11]~30\)) # (!\inst2|x_f_sharp\(12) & ((\inst2|x_f_sharp[11]~30\) # (GND)))
-- \inst2|x_f_sharp[12]~32\ = CARRY((!\inst2|x_f_sharp[11]~30\) # (!\inst2|x_f_sharp\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f_sharp\(12),
	datad => VCC,
	cin => \inst2|x_f_sharp[11]~30\,
	combout => \inst2|x_f_sharp[12]~31_combout\,
	cout => \inst2|x_f_sharp[12]~32\);

-- Location: LCCOMB_X62_Y30_N24
\inst2|x_f_sharp[13]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[13]~33_combout\ = (\inst2|x_f_sharp\(13) & (\inst2|x_f_sharp[12]~32\ $ (GND))) # (!\inst2|x_f_sharp\(13) & (!\inst2|x_f_sharp[12]~32\ & VCC))
-- \inst2|x_f_sharp[13]~34\ = CARRY((\inst2|x_f_sharp\(13) & !\inst2|x_f_sharp[12]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f_sharp\(13),
	datad => VCC,
	cin => \inst2|x_f_sharp[12]~32\,
	combout => \inst2|x_f_sharp[13]~33_combout\,
	cout => \inst2|x_f_sharp[13]~34\);

-- Location: FF_X62_Y30_N25
\inst2|x_f_sharp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f_sharp[13]~33_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f_sharp\(13));

-- Location: LCCOMB_X62_Y30_N26
\inst2|x_f_sharp[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[14]~35_combout\ = (\inst2|x_f_sharp\(14) & (!\inst2|x_f_sharp[13]~34\)) # (!\inst2|x_f_sharp\(14) & ((\inst2|x_f_sharp[13]~34\) # (GND)))
-- \inst2|x_f_sharp[14]~36\ = CARRY((!\inst2|x_f_sharp[13]~34\) # (!\inst2|x_f_sharp\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f_sharp\(14),
	datad => VCC,
	cin => \inst2|x_f_sharp[13]~34\,
	combout => \inst2|x_f_sharp[14]~35_combout\,
	cout => \inst2|x_f_sharp[14]~36\);

-- Location: LCCOMB_X62_Y30_N28
\inst2|x_f_sharp[15]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f_sharp[15]~37_combout\ = \inst2|x_f_sharp[14]~36\ $ (!\inst2|x_f_sharp\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_f_sharp\(15),
	cin => \inst2|x_f_sharp[14]~36\,
	combout => \inst2|x_f_sharp[15]~37_combout\);

-- Location: FF_X62_Y30_N29
\inst2|x_f_sharp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f_sharp[15]~37_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f_sharp\(15));

-- Location: LCCOMB_X61_Y30_N0
\inst2|psac_f_sharp|inv_res_1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|inv_res_1~feeder_combout\ = \inst2|x_f_sharp\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_f_sharp\(15),
	combout => \inst2|psac_f_sharp|inv_res_1~feeder_combout\);

-- Location: FF_X61_Y30_N1
\inst2|psac_f_sharp|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|inv_res_1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|inv_res_1~q\);

-- Location: FF_X58_Y30_N1
\inst2|psac_f_sharp|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_f_sharp|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|inv_res_2~q\);

-- Location: FF_X62_Y30_N27
\inst2|x_f_sharp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f_sharp[14]~35_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f_sharp\(14));

-- Location: LCCOMB_X63_Y30_N8
\inst2|psac_f_sharp|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[8]~0_combout\ = \inst2|x_f_sharp\(14) $ (\inst2|x_f_sharp\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f_sharp\(14),
	datad => \inst2|x_f_sharp\(8),
	combout => \inst2|psac_f_sharp|x2[8]~0_combout\);

-- Location: LCCOMB_X63_Y30_N18
\inst2|psac_f_sharp|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[9]~1_combout\ = \inst2|x_f_sharp\(14) $ (\inst2|x_f_sharp\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f_sharp\(14),
	datac => \inst2|x_f_sharp\(9),
	combout => \inst2|psac_f_sharp|x2[9]~1_combout\);

-- Location: LCCOMB_X63_Y30_N28
\inst2|psac_f_sharp|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[10]~2_combout\ = \inst2|x_f_sharp\(14) $ (\inst2|x_f_sharp\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f_sharp\(14),
	datad => \inst2|x_f_sharp\(10),
	combout => \inst2|psac_f_sharp|x2[10]~2_combout\);

-- Location: LCCOMB_X63_Y30_N6
\inst2|psac_f_sharp|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[11]~3_combout\ = \inst2|x_f_sharp\(14) $ (\inst2|x_f_sharp\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f_sharp\(14),
	datad => \inst2|x_f_sharp\(11),
	combout => \inst2|psac_f_sharp|x2[11]~3_combout\);

-- Location: FF_X62_Y30_N23
\inst2|x_f_sharp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f_sharp[12]~31_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f_sharp\(12));

-- Location: LCCOMB_X63_Y30_N0
\inst2|psac_f_sharp|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[12]~4_combout\ = \inst2|x_f_sharp\(14) $ (\inst2|x_f_sharp\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f_sharp\(14),
	datad => \inst2|x_f_sharp\(12),
	combout => \inst2|psac_f_sharp|x2[12]~4_combout\);

-- Location: LCCOMB_X62_Y30_N30
\inst2|psac_f_sharp|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[13]~5_combout\ = \inst2|x_f_sharp\(14) $ (\inst2|x_f_sharp\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f_sharp\(14),
	datad => \inst2|x_f_sharp\(13),
	combout => \inst2|psac_f_sharp|x2[13]~5_combout\);

-- Location: LCCOMB_X63_Y30_N10
\inst2|psac_f_sharp|x2[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[0]~6_combout\ = \inst2|x_b\(0) $ (\inst2|x_f_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datac => \inst2|x_f_sharp\(14),
	combout => \inst2|psac_f_sharp|x2[0]~6_combout\);

-- Location: LCCOMB_X63_Y30_N4
\inst2|psac_f_sharp|x2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[1]~7_combout\ = \inst2|x_f_sharp\(14) $ (\inst2|x_a_sharp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f_sharp\(14),
	datad => \inst2|x_a_sharp\(1),
	combout => \inst2|psac_f_sharp|x2[1]~7_combout\);

-- Location: LCCOMB_X63_Y30_N30
\inst2|psac_f_sharp|x2[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[2]~8_combout\ = \inst2|x_f_sharp\(14) $ (\inst2|x_a_sharp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f_sharp\(14),
	datad => \inst2|x_a_sharp\(2),
	combout => \inst2|psac_f_sharp|x2[2]~8_combout\);

-- Location: LCCOMB_X63_Y30_N16
\inst2|psac_f_sharp|x2[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[3]~9_combout\ = \inst2|x_f_sharp\(14) $ (\inst2|x_a_sharp\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f_sharp\(14),
	datad => \inst2|x_a_sharp\(3),
	combout => \inst2|psac_f_sharp|x2[3]~9_combout\);

-- Location: LCCOMB_X63_Y30_N26
\inst2|psac_f_sharp|x2[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[4]~10_combout\ = \inst2|x_a_sharp\(4) $ (\inst2|x_f_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(4),
	datac => \inst2|x_f_sharp\(14),
	combout => \inst2|psac_f_sharp|x2[4]~10_combout\);

-- Location: LCCOMB_X63_Y30_N12
\inst2|psac_f_sharp|x2[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[5]~11_combout\ = \inst2|x_a_sharp\(5) $ (\inst2|x_f_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(5),
	datac => \inst2|x_f_sharp\(14),
	combout => \inst2|psac_f_sharp|x2[5]~11_combout\);

-- Location: LCCOMB_X57_Y26_N10
\inst2|x_a_sharp[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[6]~25_combout\ = (\inst2|x_a_sharp\(6) & (\inst2|x_a_sharp[5]~24\ & VCC)) # (!\inst2|x_a_sharp\(6) & (!\inst2|x_a_sharp[5]~24\))
-- \inst2|x_a_sharp[6]~26\ = CARRY((!\inst2|x_a_sharp\(6) & !\inst2|x_a_sharp[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(6),
	datad => VCC,
	cin => \inst2|x_a_sharp[5]~24\,
	combout => \inst2|x_a_sharp[6]~25_combout\,
	cout => \inst2|x_a_sharp[6]~26\);

-- Location: FF_X57_Y26_N11
\inst2|x_a_sharp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[6]~25_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(6));

-- Location: LCCOMB_X63_Y30_N22
\inst2|psac_f_sharp|x2[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[6]~12_combout\ = \inst2|x_f_sharp\(14) $ (\inst2|x_a_sharp\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f_sharp\(14),
	datad => \inst2|x_a_sharp\(6),
	combout => \inst2|psac_f_sharp|x2[6]~12_combout\);

-- Location: FF_X62_Y30_N13
\inst2|x_f_sharp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f_sharp[7]~21_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f_sharp\(7));

-- Location: LCCOMB_X63_Y30_N24
\inst2|psac_f_sharp|x2[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|x2[7]~13_combout\ = \inst2|x_f_sharp\(14) $ (\inst2|x_f_sharp\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f_sharp\(14),
	datad => \inst2|x_f_sharp\(7),
	combout => \inst2|psac_f_sharp|x2[7]~13_combout\);

-- Location: DSPMULT_X71_Y30_N0
\inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_f_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X65_Y30_N0
\inst2|psac_f_sharp|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[0]~15_combout\ = (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ & (\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (VCC))) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ & 
-- (\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ & VCC))
-- \inst2|psac_f_sharp|Res_2[0]~16\ = CARRY((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ & \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datab => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	combout => \inst2|psac_f_sharp|Res_2[0]~15_combout\,
	cout => \inst2|psac_f_sharp|Res_2[0]~16\);

-- Location: LCCOMB_X65_Y30_N4
\inst2|psac_f_sharp|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[2]~19_combout\ = ((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (!\inst2|psac_f_sharp|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_f_sharp|Res_2[2]~20\ = CARRY((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\) # (!\inst2|psac_f_sharp|Res_2[1]~18\))) # 
-- (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ & (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ & !\inst2|psac_f_sharp|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[1]~18\,
	combout => \inst2|psac_f_sharp|Res_2[2]~19_combout\,
	cout => \inst2|psac_f_sharp|Res_2[2]~20\);

-- Location: LCCOMB_X65_Y30_N6
\inst2|psac_f_sharp|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[3]~21_combout\ = (\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & (\inst2|psac_f_sharp|Res_2[2]~20\ & VCC)) # 
-- (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_f_sharp|Res_2[2]~20\)))) # (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- (!\inst2|psac_f_sharp|Res_2[2]~20\)) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & ((\inst2|psac_f_sharp|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_f_sharp|Res_2[3]~22\ = CARRY((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & !\inst2|psac_f_sharp|Res_2[2]~20\)) # 
-- (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((!\inst2|psac_f_sharp|Res_2[2]~20\) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[2]~20\,
	combout => \inst2|psac_f_sharp|Res_2[3]~21_combout\,
	cout => \inst2|psac_f_sharp|Res_2[3]~22\);

-- Location: LCCOMB_X65_Y30_N8
\inst2|psac_f_sharp|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[4]~23_combout\ = ((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (!\inst2|psac_f_sharp|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_f_sharp|Res_2[4]~24\ = CARRY((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ & ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\) # (!\inst2|psac_f_sharp|Res_2[3]~22\))) # 
-- (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ & (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ & !\inst2|psac_f_sharp|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[3]~22\,
	combout => \inst2|psac_f_sharp|Res_2[4]~23_combout\,
	cout => \inst2|psac_f_sharp|Res_2[4]~24\);

-- Location: FF_X65_Y30_N9
\inst2|psac_f_sharp|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(4));

-- Location: LCCOMB_X48_Y26_N28
\inst|Equal14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal14~2_combout\ = (\inst|scancode\(6) & (\inst|scancode\(8) & \inst|scancode\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|scancode\(6),
	datac => \inst|scancode\(8),
	datad => \inst|scancode\(0),
	combout => \inst|Equal14~2_combout\);

-- Location: LCCOMB_X54_Y27_N12
\inst|F0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|F0~0_combout\ = (\inst|shiftreg\(0) & (\inst|Equal0~1_combout\ & ((\inst|F0~q\) # (!\inst|shiftreg\(5))))) # (!\inst|shiftreg\(0) & (((\inst|F0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|shiftreg\(5),
	datab => \inst|Equal0~1_combout\,
	datac => \inst|F0~q\,
	datad => \inst|shiftreg\(0),
	combout => \inst|F0~0_combout\);

-- Location: FF_X54_Y27_N13
\inst|F0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|F0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|F0~q\);

-- Location: LCCOMB_X54_Y27_N24
\inst|scancode[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|scancode[9]~1_combout\ = !\inst|F0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|F0~q\,
	combout => \inst|scancode[9]~1_combout\);

-- Location: FF_X54_Y27_N25
\inst|scancode[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|scancode[9]~1_combout\,
	ena => \inst|scancode[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|scancode\(9));

-- Location: LCCOMB_X48_Y26_N24
\inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector5~0_combout\ = (\inst|Equal14~1_combout\ & ((\inst|Equal14~2_combout\ & ((\inst|scancode\(9)))) # (!\inst|Equal14~2_combout\ & (\inst|MIDI\(6))))) # (!\inst|Equal14~1_combout\ & (((\inst|MIDI\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal14~1_combout\,
	datab => \inst|Equal14~2_combout\,
	datac => \inst|MIDI\(6),
	datad => \inst|scancode\(9),
	combout => \inst|Selector5~0_combout\);

-- Location: FF_X48_Y26_N25
\inst|MIDI[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(6));

-- Location: LCCOMB_X58_Y30_N10
\inst2|G_FS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~0_combout\ = (\inst|MIDI\(6) & ((\inst2|psac_f_sharp|inv_res_2~q\ & (\inst2|psac_f_sharp|Add1~6_combout\)) # (!\inst2|psac_f_sharp|inv_res_2~q\ & ((\inst2|psac_f_sharp|Res_2\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Add1~6_combout\,
	datab => \inst2|psac_f_sharp|inv_res_2~q\,
	datac => \inst2|psac_f_sharp|Res_2\(4),
	datad => \inst|MIDI\(6),
	combout => \inst2|G_FS~0_combout\);

-- Location: LCCOMB_X56_Y30_N24
\inst2|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~2_combout\ = (\inst|MIDI\(7) & (\inst2|Add15~0_combout\)) # (!\inst|MIDI\(7) & ((\inst2|G_FS~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add15~0_combout\,
	datab => \inst|MIDI\(7),
	datad => \inst2|G_FS~0_combout\,
	combout => \inst2|Add15~2_combout\);

-- Location: LCCOMB_X55_Y30_N0
\inst2|S_S4[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[0]~14_combout\ = (\inst2|Add14~2_combout\ & (\inst2|Add15~2_combout\ $ (VCC))) # (!\inst2|Add14~2_combout\ & (\inst2|Add15~2_combout\ & VCC))
-- \inst2|S_S4[0]~15\ = CARRY((\inst2|Add14~2_combout\ & \inst2|Add15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add14~2_combout\,
	datab => \inst2|Add15~2_combout\,
	datad => VCC,
	combout => \inst2|S_S4[0]~14_combout\,
	cout => \inst2|S_S4[0]~15\);

-- Location: FF_X55_Y30_N1
\inst2|S_S4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(0));

-- Location: LCCOMB_X54_Y30_N4
\inst2|S_S1[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[1]~17_combout\ = (\inst2|S_S4\(1) & ((\inst2|S_S3\(1) & (\inst2|S_S1[0]~16\ & VCC)) # (!\inst2|S_S3\(1) & (!\inst2|S_S1[0]~16\)))) # (!\inst2|S_S4\(1) & ((\inst2|S_S3\(1) & (!\inst2|S_S1[0]~16\)) # (!\inst2|S_S3\(1) & ((\inst2|S_S1[0]~16\) # 
-- (GND)))))
-- \inst2|S_S1[1]~18\ = CARRY((\inst2|S_S4\(1) & (!\inst2|S_S3\(1) & !\inst2|S_S1[0]~16\)) # (!\inst2|S_S4\(1) & ((!\inst2|S_S1[0]~16\) # (!\inst2|S_S3\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S4\(1),
	datab => \inst2|S_S3\(1),
	datad => VCC,
	cin => \inst2|S_S1[0]~16\,
	combout => \inst2|S_S1[1]~17_combout\,
	cout => \inst2|S_S1[1]~18\);

-- Location: FF_X54_Y30_N5
\inst2|S_S1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(1));

-- Location: LCCOMB_X55_Y27_N2
\inst2|a_combined[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[1]~18_combout\ = (\inst2|S_S2\(1) & ((\inst2|S_S1\(1) & (\inst2|a_combined[0]~17\ & VCC)) # (!\inst2|S_S1\(1) & (!\inst2|a_combined[0]~17\)))) # (!\inst2|S_S2\(1) & ((\inst2|S_S1\(1) & (!\inst2|a_combined[0]~17\)) # (!\inst2|S_S1\(1) & 
-- ((\inst2|a_combined[0]~17\) # (GND)))))
-- \inst2|a_combined[1]~19\ = CARRY((\inst2|S_S2\(1) & (!\inst2|S_S1\(1) & !\inst2|a_combined[0]~17\)) # (!\inst2|S_S2\(1) & ((!\inst2|a_combined[0]~17\) # (!\inst2|S_S1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S2\(1),
	datab => \inst2|S_S1\(1),
	datad => VCC,
	cin => \inst2|a_combined[0]~17\,
	combout => \inst2|a_combined[1]~18_combout\,
	cout => \inst2|a_combined[1]~19\);

-- Location: FF_X55_Y27_N3
\inst2|a_combined[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(1));

-- Location: LCCOMB_X70_Y24_N2
\inst2|LDAC[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[1]~18_combout\ = (\inst4|b2v_inst_left|RXReg\(1) & ((\inst2|a_combined\(1) & (\inst2|LDAC[0]~17\ & VCC)) # (!\inst2|a_combined\(1) & (!\inst2|LDAC[0]~17\)))) # (!\inst4|b2v_inst_left|RXReg\(1) & ((\inst2|a_combined\(1) & (!\inst2|LDAC[0]~17\)) 
-- # (!\inst2|a_combined\(1) & ((\inst2|LDAC[0]~17\) # (GND)))))
-- \inst2|LDAC[1]~19\ = CARRY((\inst4|b2v_inst_left|RXReg\(1) & (!\inst2|a_combined\(1) & !\inst2|LDAC[0]~17\)) # (!\inst4|b2v_inst_left|RXReg\(1) & ((!\inst2|LDAC[0]~17\) # (!\inst2|a_combined\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|RXReg\(1),
	datab => \inst2|a_combined\(1),
	datad => VCC,
	cin => \inst2|LDAC[0]~17\,
	combout => \inst2|LDAC[1]~18_combout\,
	cout => \inst2|LDAC[1]~19\);

-- Location: FF_X70_Y24_N3
\inst2|LDAC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[1]~18_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(1));

-- Location: LCCOMB_X62_Y26_N2
\inst2|x_d_sharp[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[4]~13_cout\ = CARRY((\inst2|x_b\(0) & \inst2|x_a_sharp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datab => \inst2|x_a_sharp\(1),
	datad => VCC,
	cout => \inst2|x_d_sharp[4]~13_cout\);

-- Location: LCCOMB_X62_Y26_N4
\inst2|x_d_sharp[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[4]~15_cout\ = CARRY((!\inst2|x_d_sharp[4]~13_cout\) # (!\inst2|x_a_sharp\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(2),
	datad => VCC,
	cin => \inst2|x_d_sharp[4]~13_cout\,
	cout => \inst2|x_d_sharp[4]~15_cout\);

-- Location: LCCOMB_X62_Y26_N6
\inst2|x_d_sharp[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[4]~17_cout\ = CARRY((\inst2|x_a_sharp\(3) & !\inst2|x_d_sharp[4]~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(3),
	datad => VCC,
	cin => \inst2|x_d_sharp[4]~15_cout\,
	cout => \inst2|x_d_sharp[4]~17_cout\);

-- Location: LCCOMB_X62_Y26_N8
\inst2|x_d_sharp[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[4]~18_combout\ = (\inst2|x_d_sharp\(4) & (!\inst2|x_d_sharp[4]~17_cout\)) # (!\inst2|x_d_sharp\(4) & ((\inst2|x_d_sharp[4]~17_cout\) # (GND)))
-- \inst2|x_d_sharp[4]~19\ = CARRY((!\inst2|x_d_sharp[4]~17_cout\) # (!\inst2|x_d_sharp\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(4),
	datad => VCC,
	cin => \inst2|x_d_sharp[4]~17_cout\,
	combout => \inst2|x_d_sharp[4]~18_combout\,
	cout => \inst2|x_d_sharp[4]~19\);

-- Location: FF_X62_Y26_N9
\inst2|x_d_sharp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[4]~18_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(4));

-- Location: LCCOMB_X62_Y26_N12
\inst2|x_d_sharp[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[6]~22_combout\ = (\inst2|x_d_sharp\(6) & (!\inst2|x_d_sharp[5]~21\)) # (!\inst2|x_d_sharp\(6) & ((\inst2|x_d_sharp[5]~21\) # (GND)))
-- \inst2|x_d_sharp[6]~23\ = CARRY((!\inst2|x_d_sharp[5]~21\) # (!\inst2|x_d_sharp\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d_sharp\(6),
	datad => VCC,
	cin => \inst2|x_d_sharp[5]~21\,
	combout => \inst2|x_d_sharp[6]~22_combout\,
	cout => \inst2|x_d_sharp[6]~23\);

-- Location: LCCOMB_X62_Y26_N14
\inst2|x_d_sharp[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[7]~24_combout\ = (\inst2|x_d_sharp\(7) & ((GND) # (!\inst2|x_d_sharp[6]~23\))) # (!\inst2|x_d_sharp\(7) & (\inst2|x_d_sharp[6]~23\ $ (GND)))
-- \inst2|x_d_sharp[7]~25\ = CARRY((\inst2|x_d_sharp\(7)) # (!\inst2|x_d_sharp[6]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(7),
	datad => VCC,
	cin => \inst2|x_d_sharp[6]~23\,
	combout => \inst2|x_d_sharp[7]~24_combout\,
	cout => \inst2|x_d_sharp[7]~25\);

-- Location: FF_X62_Y26_N15
\inst2|x_d_sharp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[7]~24_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(7));

-- Location: LCCOMB_X62_Y26_N16
\inst2|x_d_sharp[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[8]~26_combout\ = (\inst2|x_d_sharp\(8) & (\inst2|x_d_sharp[7]~25\ & VCC)) # (!\inst2|x_d_sharp\(8) & (!\inst2|x_d_sharp[7]~25\))
-- \inst2|x_d_sharp[8]~27\ = CARRY((!\inst2|x_d_sharp\(8) & !\inst2|x_d_sharp[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(8),
	datad => VCC,
	cin => \inst2|x_d_sharp[7]~25\,
	combout => \inst2|x_d_sharp[8]~26_combout\,
	cout => \inst2|x_d_sharp[8]~27\);

-- Location: FF_X62_Y26_N17
\inst2|x_d_sharp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[8]~26_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(8));

-- Location: LCCOMB_X62_Y26_N18
\inst2|x_d_sharp[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[9]~28_combout\ = (\inst2|x_d_sharp\(9) & (\inst2|x_d_sharp[8]~27\ $ (GND))) # (!\inst2|x_d_sharp\(9) & (!\inst2|x_d_sharp[8]~27\ & VCC))
-- \inst2|x_d_sharp[9]~29\ = CARRY((\inst2|x_d_sharp\(9) & !\inst2|x_d_sharp[8]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(9),
	datad => VCC,
	cin => \inst2|x_d_sharp[8]~27\,
	combout => \inst2|x_d_sharp[9]~28_combout\,
	cout => \inst2|x_d_sharp[9]~29\);

-- Location: FF_X62_Y26_N19
\inst2|x_d_sharp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[9]~28_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(9));

-- Location: LCCOMB_X62_Y26_N20
\inst2|x_d_sharp[10]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[10]~30_combout\ = (\inst2|x_d_sharp\(10) & (!\inst2|x_d_sharp[9]~29\)) # (!\inst2|x_d_sharp\(10) & ((\inst2|x_d_sharp[9]~29\) # (GND)))
-- \inst2|x_d_sharp[10]~31\ = CARRY((!\inst2|x_d_sharp[9]~29\) # (!\inst2|x_d_sharp\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(10),
	datad => VCC,
	cin => \inst2|x_d_sharp[9]~29\,
	combout => \inst2|x_d_sharp[10]~30_combout\,
	cout => \inst2|x_d_sharp[10]~31\);

-- Location: FF_X62_Y26_N21
\inst2|x_d_sharp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[10]~30_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(10));

-- Location: LCCOMB_X62_Y26_N22
\inst2|x_d_sharp[11]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[11]~32_combout\ = (\inst2|x_d_sharp\(11) & (\inst2|x_d_sharp[10]~31\ $ (GND))) # (!\inst2|x_d_sharp\(11) & (!\inst2|x_d_sharp[10]~31\ & VCC))
-- \inst2|x_d_sharp[11]~33\ = CARRY((\inst2|x_d_sharp\(11) & !\inst2|x_d_sharp[10]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d_sharp\(11),
	datad => VCC,
	cin => \inst2|x_d_sharp[10]~31\,
	combout => \inst2|x_d_sharp[11]~32_combout\,
	cout => \inst2|x_d_sharp[11]~33\);

-- Location: LCCOMB_X62_Y26_N24
\inst2|x_d_sharp[12]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[12]~34_combout\ = (\inst2|x_d_sharp\(12) & (!\inst2|x_d_sharp[11]~33\)) # (!\inst2|x_d_sharp\(12) & ((\inst2|x_d_sharp[11]~33\) # (GND)))
-- \inst2|x_d_sharp[12]~35\ = CARRY((!\inst2|x_d_sharp[11]~33\) # (!\inst2|x_d_sharp\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(12),
	datad => VCC,
	cin => \inst2|x_d_sharp[11]~33\,
	combout => \inst2|x_d_sharp[12]~34_combout\,
	cout => \inst2|x_d_sharp[12]~35\);

-- Location: FF_X62_Y26_N25
\inst2|x_d_sharp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[12]~34_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(12));

-- Location: LCCOMB_X62_Y26_N26
\inst2|x_d_sharp[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[13]~36_combout\ = (\inst2|x_d_sharp\(13) & (\inst2|x_d_sharp[12]~35\ $ (GND))) # (!\inst2|x_d_sharp\(13) & (!\inst2|x_d_sharp[12]~35\ & VCC))
-- \inst2|x_d_sharp[13]~37\ = CARRY((\inst2|x_d_sharp\(13) & !\inst2|x_d_sharp[12]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d_sharp\(13),
	datad => VCC,
	cin => \inst2|x_d_sharp[12]~35\,
	combout => \inst2|x_d_sharp[13]~36_combout\,
	cout => \inst2|x_d_sharp[13]~37\);

-- Location: LCCOMB_X62_Y26_N28
\inst2|x_d_sharp[14]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[14]~38_combout\ = (\inst2|x_d_sharp\(14) & (!\inst2|x_d_sharp[13]~37\)) # (!\inst2|x_d_sharp\(14) & ((\inst2|x_d_sharp[13]~37\) # (GND)))
-- \inst2|x_d_sharp[14]~39\ = CARRY((!\inst2|x_d_sharp[13]~37\) # (!\inst2|x_d_sharp\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(14),
	datad => VCC,
	cin => \inst2|x_d_sharp[13]~37\,
	combout => \inst2|x_d_sharp[14]~38_combout\,
	cout => \inst2|x_d_sharp[14]~39\);

-- Location: FF_X62_Y26_N29
\inst2|x_d_sharp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[14]~38_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(14));

-- Location: LCCOMB_X62_Y26_N30
\inst2|x_d_sharp[15]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_d_sharp[15]~40_combout\ = \inst2|x_d_sharp\(15) $ (!\inst2|x_d_sharp[14]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d_sharp\(15),
	cin => \inst2|x_d_sharp[14]~39\,
	combout => \inst2|x_d_sharp[15]~40_combout\);

-- Location: FF_X62_Y26_N31
\inst2|x_d_sharp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[15]~40_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(15));

-- Location: FF_X62_Y24_N31
\inst2|psac_d_sharp|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|x_d_sharp\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|inv_res_1~q\);

-- Location: FF_X62_Y24_N25
\inst2|psac_d_sharp|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_d_sharp|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|inv_res_2~q\);

-- Location: LCCOMB_X63_Y26_N8
\inst2|psac_d_sharp|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[8]~0_combout\ = \inst2|x_d_sharp\(8) $ (\inst2|x_d_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_d_sharp\(8),
	datad => \inst2|x_d_sharp\(14),
	combout => \inst2|psac_d_sharp|x2[8]~0_combout\);

-- Location: LCCOMB_X63_Y26_N10
\inst2|psac_d_sharp|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[9]~1_combout\ = \inst2|x_d_sharp\(14) $ (\inst2|x_d_sharp\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(14),
	datad => \inst2|x_d_sharp\(9),
	combout => \inst2|psac_d_sharp|x2[9]~1_combout\);

-- Location: LCCOMB_X63_Y26_N12
\inst2|psac_d_sharp|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[10]~2_combout\ = \inst2|x_d_sharp\(14) $ (\inst2|x_d_sharp\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(14),
	datad => \inst2|x_d_sharp\(10),
	combout => \inst2|psac_d_sharp|x2[10]~2_combout\);

-- Location: FF_X62_Y26_N23
\inst2|x_d_sharp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[11]~32_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(11));

-- Location: LCCOMB_X63_Y26_N6
\inst2|psac_d_sharp|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[11]~3_combout\ = \inst2|x_d_sharp\(14) $ (\inst2|x_d_sharp\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(14),
	datad => \inst2|x_d_sharp\(11),
	combout => \inst2|psac_d_sharp|x2[11]~3_combout\);

-- Location: LCCOMB_X63_Y26_N0
\inst2|psac_d_sharp|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[12]~4_combout\ = \inst2|x_d_sharp\(14) $ (\inst2|x_d_sharp\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(14),
	datad => \inst2|x_d_sharp\(12),
	combout => \inst2|psac_d_sharp|x2[12]~4_combout\);

-- Location: FF_X62_Y26_N27
\inst2|x_d_sharp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[13]~36_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(13));

-- Location: LCCOMB_X63_Y26_N26
\inst2|psac_d_sharp|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[13]~5_combout\ = \inst2|x_d_sharp\(13) $ (\inst2|x_d_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_d_sharp\(13),
	datad => \inst2|x_d_sharp\(14),
	combout => \inst2|psac_d_sharp|x2[13]~5_combout\);

-- Location: LCCOMB_X63_Y26_N20
\inst2|psac_d_sharp|x2[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[0]~6_combout\ = \inst2|x_b\(0) $ (\inst2|x_d_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_b\(0),
	datad => \inst2|x_d_sharp\(14),
	combout => \inst2|psac_d_sharp|x2[0]~6_combout\);

-- Location: LCCOMB_X63_Y26_N30
\inst2|psac_d_sharp|x2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[1]~7_combout\ = \inst2|x_a_sharp\(1) $ (\inst2|x_d_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a_sharp\(1),
	datad => \inst2|x_d_sharp\(14),
	combout => \inst2|psac_d_sharp|x2[1]~7_combout\);

-- Location: LCCOMB_X63_Y26_N24
\inst2|psac_d_sharp|x2[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[2]~8_combout\ = \inst2|x_a_sharp\(2) $ (\inst2|x_d_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a_sharp\(2),
	datad => \inst2|x_d_sharp\(14),
	combout => \inst2|psac_d_sharp|x2[2]~8_combout\);

-- Location: LCCOMB_X63_Y26_N18
\inst2|psac_d_sharp|x2[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[3]~9_combout\ = \inst2|x_a_sharp\(3) $ (\inst2|x_d_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a_sharp\(3),
	datad => \inst2|x_d_sharp\(14),
	combout => \inst2|psac_d_sharp|x2[3]~9_combout\);

-- Location: LCCOMB_X62_Y26_N0
\inst2|psac_d_sharp|x2[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[4]~10_combout\ = \inst2|x_d_sharp\(4) $ (\inst2|x_d_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_d_sharp\(4),
	datad => \inst2|x_d_sharp\(14),
	combout => \inst2|psac_d_sharp|x2[4]~10_combout\);

-- Location: LCCOMB_X63_Y26_N4
\inst2|psac_d_sharp|x2[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[5]~11_combout\ = \inst2|x_d_sharp\(5) $ (\inst2|x_d_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_d_sharp\(5),
	datad => \inst2|x_d_sharp\(14),
	combout => \inst2|psac_d_sharp|x2[5]~11_combout\);

-- Location: FF_X62_Y26_N13
\inst2|x_d_sharp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_d_sharp[6]~22_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_d_sharp\(6));

-- Location: LCCOMB_X63_Y26_N22
\inst2|psac_d_sharp|x2[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[6]~12_combout\ = \inst2|x_d_sharp\(14) $ (\inst2|x_d_sharp\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(14),
	datad => \inst2|x_d_sharp\(6),
	combout => \inst2|psac_d_sharp|x2[6]~12_combout\);

-- Location: LCCOMB_X63_Y26_N16
\inst2|psac_d_sharp|x2[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|x2[7]~13_combout\ = \inst2|x_d_sharp\(14) $ (\inst2|x_d_sharp\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_d_sharp\(14),
	datad => \inst2|x_d_sharp\(7),
	combout => \inst2|psac_d_sharp|x2[7]~13_combout\);

-- Location: DSPMULT_X71_Y23_N0
\inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_d_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N0
\inst2|psac_d_sharp|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[0]~15_combout\ = (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ & (\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (VCC))) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ & 
-- (\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ & VCC))
-- \inst2|psac_d_sharp|Res_2[0]~16\ = CARRY((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ & \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datab => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	combout => \inst2|psac_d_sharp|Res_2[0]~15_combout\,
	cout => \inst2|psac_d_sharp|Res_2[0]~16\);

-- Location: LCCOMB_X63_Y23_N6
\inst2|psac_d_sharp|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[3]~21_combout\ = (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & ((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & (\inst2|psac_d_sharp|Res_2[2]~20\ & VCC)) # 
-- (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_d_sharp|Res_2[2]~20\)))) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & ((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\inst2|psac_d_sharp|Res_2[2]~20\)) # (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_d_sharp|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_d_sharp|Res_2[3]~22\ = CARRY((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\inst2|psac_d_sharp|Res_2[2]~20\)) # 
-- (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\ & ((!\inst2|psac_d_sharp|Res_2[2]~20\) # (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datab => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[2]~20\,
	combout => \inst2|psac_d_sharp|Res_2[3]~21_combout\,
	cout => \inst2|psac_d_sharp|Res_2[3]~22\);

-- Location: LCCOMB_X63_Y23_N8
\inst2|psac_d_sharp|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[4]~23_combout\ = ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\inst2|psac_d_sharp|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_d_sharp|Res_2[4]~24\ = CARRY((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ & ((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\inst2|psac_d_sharp|Res_2[3]~22\))) # 
-- (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ & (\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\inst2|psac_d_sharp|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datab => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[3]~22\,
	combout => \inst2|psac_d_sharp|Res_2[4]~23_combout\,
	cout => \inst2|psac_d_sharp|Res_2[4]~24\);

-- Location: LCCOMB_X63_Y23_N12
\inst2|psac_d_sharp|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[6]~27_combout\ = ((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (!\inst2|psac_d_sharp|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_d_sharp|Res_2[6]~28\ = CARRY((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\) # (!\inst2|psac_d_sharp|Res_2[5]~26\))) # 
-- (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ & (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ & !\inst2|psac_d_sharp|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[5]~26\,
	combout => \inst2|psac_d_sharp|Res_2[6]~27_combout\,
	cout => \inst2|psac_d_sharp|Res_2[6]~28\);

-- Location: FF_X63_Y23_N13
\inst2|psac_d_sharp|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(6));

-- Location: FF_X63_Y23_N9
\inst2|psac_d_sharp|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(4));

-- Location: FF_X63_Y23_N7
\inst2|psac_d_sharp|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(3));

-- Location: FF_X63_Y23_N1
\inst2|psac_d_sharp|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(0));

-- Location: LCCOMB_X63_Y24_N2
\inst2|psac_d_sharp|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~1_cout\ = CARRY((!\inst2|psac_d_sharp|Res_2\(1) & !\inst2|psac_d_sharp|Res_2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Res_2\(1),
	datab => \inst2|psac_d_sharp|Res_2\(0),
	datad => VCC,
	cout => \inst2|psac_d_sharp|Add1~1_cout\);

-- Location: LCCOMB_X63_Y24_N4
\inst2|psac_d_sharp|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~3_cout\ = CARRY((\inst2|psac_d_sharp|Res_2\(2)) # (!\inst2|psac_d_sharp|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~1_cout\,
	cout => \inst2|psac_d_sharp|Add1~3_cout\);

-- Location: LCCOMB_X63_Y24_N6
\inst2|psac_d_sharp|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~5_cout\ = CARRY((!\inst2|psac_d_sharp|Res_2\(3) & !\inst2|psac_d_sharp|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~3_cout\,
	cout => \inst2|psac_d_sharp|Add1~5_cout\);

-- Location: LCCOMB_X63_Y24_N12
\inst2|psac_d_sharp|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~12_combout\ = (\inst2|psac_d_sharp|Res_2\(6) & ((\inst2|psac_d_sharp|Add1~10\) # (GND))) # (!\inst2|psac_d_sharp|Res_2\(6) & (!\inst2|psac_d_sharp|Add1~10\))
-- \inst2|psac_d_sharp|Add1~13\ = CARRY((\inst2|psac_d_sharp|Res_2\(6)) # (!\inst2|psac_d_sharp|Add1~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~10\,
	combout => \inst2|psac_d_sharp|Add1~12_combout\,
	cout => \inst2|psac_d_sharp|Add1~13\);

-- Location: LCCOMB_X62_Y24_N28
\inst2|psac_d_sharp|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~14_combout\ = (\inst2|psac_d_sharp|inv_res_2~q\ & (\inst2|psac_d_sharp|Add1~12_combout\)) # (!\inst2|psac_d_sharp|inv_res_2~q\ & ((\inst2|psac_d_sharp|Res_2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|inv_res_2~q\,
	datac => \inst2|psac_d_sharp|Add1~12_combout\,
	datad => \inst2|psac_d_sharp|Res_2\(6),
	combout => \inst2|psac_d_sharp|Add1~14_combout\);

-- Location: LCCOMB_X54_Y28_N8
\inst2|Add13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~6_combout\ = ((\inst2|D_DS~2_combout\ $ (\inst2|psac_d_sharp|Add1~14_combout\ $ (!\inst2|Add13~4\)))) # (GND)
-- \inst2|Add13~7\ = CARRY((\inst2|D_DS~2_combout\ & ((\inst2|psac_d_sharp|Add1~14_combout\) # (!\inst2|Add13~4\))) # (!\inst2|D_DS~2_combout\ & (\inst2|psac_d_sharp|Add1~14_combout\ & !\inst2|Add13~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|D_DS~2_combout\,
	datab => \inst2|psac_d_sharp|Add1~14_combout\,
	datad => VCC,
	cin => \inst2|Add13~4\,
	combout => \inst2|Add13~6_combout\,
	cout => \inst2|Add13~7\);

-- Location: LCCOMB_X50_Y28_N14
\inst2|psac_d|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[6]~27_combout\ = ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (!\inst2|psac_d|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_d|Res_2[6]~28\ = CARRY((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a16\ & ((\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\inst2|psac_d|Res_2[5]~26\))) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a16\ & 
-- (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\inst2|psac_d|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datab => \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[5]~26\,
	combout => \inst2|psac_d|Res_2[6]~27_combout\,
	cout => \inst2|psac_d|Res_2[6]~28\);

-- Location: FF_X50_Y28_N15
\inst2|psac_d|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(6));

-- Location: LCCOMB_X53_Y28_N16
\inst2|D_DS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~2_combout\ = (\inst|MIDI\(2) & ((\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Add1~10_combout\)) # (!\inst2|psac_d|inv_res_2~q\ & ((\inst2|psac_d|Res_2\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Add1~10_combout\,
	datab => \inst2|psac_d|Res_2\(6),
	datac => \inst2|psac_d|inv_res_2~q\,
	datad => \inst|MIDI\(2),
	combout => \inst2|D_DS~2_combout\);

-- Location: LCCOMB_X53_Y28_N4
\inst2|Add13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~8_combout\ = (\inst|MIDI\(3) & (\inst2|Add13~6_combout\)) # (!\inst|MIDI\(3) & ((\inst2|D_DS~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(3),
	datac => \inst2|Add13~6_combout\,
	datad => \inst2|D_DS~2_combout\,
	combout => \inst2|Add13~8_combout\);

-- Location: LCCOMB_X53_Y30_N6
\inst2|S_S3[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[2]~18_combout\ = ((\inst2|Add12~8_combout\ $ (\inst2|Add13~8_combout\ $ (!\inst2|S_S3[1]~17\)))) # (GND)
-- \inst2|S_S3[2]~19\ = CARRY((\inst2|Add12~8_combout\ & ((\inst2|Add13~8_combout\) # (!\inst2|S_S3[1]~17\))) # (!\inst2|Add12~8_combout\ & (\inst2|Add13~8_combout\ & !\inst2|S_S3[1]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add12~8_combout\,
	datab => \inst2|Add13~8_combout\,
	datad => VCC,
	cin => \inst2|S_S3[1]~17\,
	combout => \inst2|S_S3[2]~18_combout\,
	cout => \inst2|S_S3[2]~19\);

-- Location: FF_X53_Y30_N7
\inst2|S_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(2));

-- Location: LCCOMB_X54_Y30_N6
\inst2|S_S1[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[2]~19_combout\ = ((\inst2|S_S4\(2) $ (\inst2|S_S3\(2) $ (!\inst2|S_S1[1]~18\)))) # (GND)
-- \inst2|S_S1[2]~20\ = CARRY((\inst2|S_S4\(2) & ((\inst2|S_S3\(2)) # (!\inst2|S_S1[1]~18\))) # (!\inst2|S_S4\(2) & (\inst2|S_S3\(2) & !\inst2|S_S1[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S4\(2),
	datab => \inst2|S_S3\(2),
	datad => VCC,
	cin => \inst2|S_S1[1]~18\,
	combout => \inst2|S_S1[2]~19_combout\,
	cout => \inst2|S_S1[2]~20\);

-- Location: FF_X54_Y30_N7
\inst2|S_S1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(2));

-- Location: LCCOMB_X55_Y27_N4
\inst2|a_combined[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[2]~20_combout\ = ((\inst2|S_S2\(2) $ (\inst2|S_S1\(2) $ (!\inst2|a_combined[1]~19\)))) # (GND)
-- \inst2|a_combined[2]~21\ = CARRY((\inst2|S_S2\(2) & ((\inst2|S_S1\(2)) # (!\inst2|a_combined[1]~19\))) # (!\inst2|S_S2\(2) & (\inst2|S_S1\(2) & !\inst2|a_combined[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S2\(2),
	datab => \inst2|S_S1\(2),
	datad => VCC,
	cin => \inst2|a_combined[1]~19\,
	combout => \inst2|a_combined[2]~20_combout\,
	cout => \inst2|a_combined[2]~21\);

-- Location: FF_X55_Y27_N5
\inst2|a_combined[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(2));

-- Location: LCCOMB_X70_Y24_N4
\inst2|LDAC[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[2]~20_combout\ = ((\inst4|b2v_inst_left|RXReg\(2) $ (\inst2|a_combined\(2) $ (!\inst2|LDAC[1]~19\)))) # (GND)
-- \inst2|LDAC[2]~21\ = CARRY((\inst4|b2v_inst_left|RXReg\(2) & ((\inst2|a_combined\(2)) # (!\inst2|LDAC[1]~19\))) # (!\inst4|b2v_inst_left|RXReg\(2) & (\inst2|a_combined\(2) & !\inst2|LDAC[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|RXReg\(2),
	datab => \inst2|a_combined\(2),
	datad => VCC,
	cin => \inst2|LDAC[1]~19\,
	combout => \inst2|LDAC[2]~20_combout\,
	cout => \inst2|LDAC[2]~21\);

-- Location: FF_X70_Y24_N5
\inst2|LDAC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[2]~20_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(2));

-- Location: IOIBUF_X0_Y68_N1
\adcdat~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_adcdat,
	o => \adcdat~input_o\);

-- Location: LCCOMB_X69_Y24_N8
\inst4|b2v_inst_left|RXReg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[0]~feeder_combout\ = \adcdat~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adcdat~input_o\,
	combout => \inst4|b2v_inst_left|RXReg[0]~feeder_combout\);

-- Location: LCCOMB_X68_Y26_N26
\inst4|b2v_inst_left|RXReg[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[15]~0_combout\ = (\inst4|b2v_inst_right|tx~1_combout\ & (\inst4|b2v_inst_ctrl|cntr\(9) & (!\inst4|b2v_inst_ctrl|cntr\(3) & !\inst4|b2v_inst_ctrl|cntr\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|tx~1_combout\,
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_ctrl|cntr\(3),
	datad => \inst4|b2v_inst_ctrl|cntr\(8),
	combout => \inst4|b2v_inst_left|RXReg[15]~0_combout\);

-- Location: FF_X69_Y24_N9
\inst4|b2v_inst_left|RXReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|RXReg[0]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(0));

-- Location: FF_X69_Y24_N11
\inst4|b2v_inst_left|RXReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst4|b2v_inst_left|RXReg\(0),
	clrn => \KEY0~input_o\,
	sload => VCC,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(1));

-- Location: LCCOMB_X69_Y24_N12
\inst4|b2v_inst_left|RXReg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[2]~feeder_combout\ = \inst4|b2v_inst_left|RXReg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_left|RXReg\(1),
	combout => \inst4|b2v_inst_left|RXReg[2]~feeder_combout\);

-- Location: FF_X69_Y24_N13
\inst4|b2v_inst_left|RXReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|RXReg[2]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(2));

-- Location: LCCOMB_X69_Y24_N6
\inst4|b2v_inst_left|RXReg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[3]~feeder_combout\ = \inst4|b2v_inst_left|RXReg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_left|RXReg\(2),
	combout => \inst4|b2v_inst_left|RXReg[3]~feeder_combout\);

-- Location: FF_X69_Y24_N7
\inst4|b2v_inst_left|RXReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|RXReg[3]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(3));

-- Location: LCCOMB_X70_Y24_N6
\inst2|LDAC[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[3]~22_combout\ = (\inst2|a_combined\(3) & ((\inst4|b2v_inst_left|RXReg\(3) & (\inst2|LDAC[2]~21\ & VCC)) # (!\inst4|b2v_inst_left|RXReg\(3) & (!\inst2|LDAC[2]~21\)))) # (!\inst2|a_combined\(3) & ((\inst4|b2v_inst_left|RXReg\(3) & 
-- (!\inst2|LDAC[2]~21\)) # (!\inst4|b2v_inst_left|RXReg\(3) & ((\inst2|LDAC[2]~21\) # (GND)))))
-- \inst2|LDAC[3]~23\ = CARRY((\inst2|a_combined\(3) & (!\inst4|b2v_inst_left|RXReg\(3) & !\inst2|LDAC[2]~21\)) # (!\inst2|a_combined\(3) & ((!\inst2|LDAC[2]~21\) # (!\inst4|b2v_inst_left|RXReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(3),
	datab => \inst4|b2v_inst_left|RXReg\(3),
	datad => VCC,
	cin => \inst2|LDAC[2]~21\,
	combout => \inst2|LDAC[3]~22_combout\,
	cout => \inst2|LDAC[3]~23\);

-- Location: FF_X70_Y24_N7
\inst2|LDAC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[3]~22_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(3));

-- Location: LCCOMB_X63_Y25_N10
\inst2|psac_b|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[5]~25_combout\ = (\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\inst2|psac_b|Res_2[4]~24\ & VCC)) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\inst2|psac_b|Res_2[4]~24\)))) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_b|Res_2[4]~24\)) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\inst2|psac_b|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_b|Res_2[5]~26\ = CARRY((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\inst2|psac_b|Res_2[4]~24\)) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- ((!\inst2|psac_b|Res_2[4]~24\) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datab => \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[4]~24\,
	combout => \inst2|psac_b|Res_2[5]~25_combout\,
	cout => \inst2|psac_b|Res_2[5]~26\);

-- Location: LCCOMB_X63_Y25_N12
\inst2|psac_b|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[6]~27_combout\ = ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (!\inst2|psac_b|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_b|Res_2[6]~28\ = CARRY((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a16\ & ((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\inst2|psac_b|Res_2[5]~26\))) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a16\ & 
-- (\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\inst2|psac_b|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datab => \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[5]~26\,
	combout => \inst2|psac_b|Res_2[6]~27_combout\,
	cout => \inst2|psac_b|Res_2[6]~28\);

-- Location: LCCOMB_X63_Y25_N14
\inst2|psac_b|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[7]~29_combout\ = (\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a15\ & (\inst2|psac_b|Res_2[6]~28\ & VCC)) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- (!\inst2|psac_b|Res_2[6]~28\)))) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_b|Res_2[6]~28\)) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- ((\inst2|psac_b|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_b|Res_2[7]~30\ = CARRY((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a15\ & !\inst2|psac_b|Res_2[6]~28\)) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\inst2|psac_b|Res_2[6]~28\) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[6]~28\,
	combout => \inst2|psac_b|Res_2[7]~29_combout\,
	cout => \inst2|psac_b|Res_2[7]~30\);

-- Location: LCCOMB_X63_Y25_N16
\inst2|psac_b|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[8]~31_combout\ = ((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (!\inst2|psac_b|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_b|Res_2[8]~32\ = CARRY((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a14\) # (!\inst2|psac_b|Res_2[7]~30\))) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- (\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a14\ & !\inst2|psac_b|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[7]~30\,
	combout => \inst2|psac_b|Res_2[8]~31_combout\,
	cout => \inst2|psac_b|Res_2[8]~32\);

-- Location: FF_X63_Y25_N17
\inst2|psac_b|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(8));

-- Location: FF_X63_Y25_N15
\inst2|psac_b|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(7));

-- Location: FF_X63_Y25_N13
\inst2|psac_b|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(6));

-- Location: FF_X63_Y25_N11
\inst2|psac_b|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(5));

-- Location: LCCOMB_X62_Y25_N10
\inst2|psac_b|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~9_combout\ = (\inst2|psac_b|Res_2\(5) & (!\inst2|psac_b|Add1~7\ & VCC)) # (!\inst2|psac_b|Res_2\(5) & (\inst2|psac_b|Add1~7\ $ (GND)))
-- \inst2|psac_b|Add1~10\ = CARRY((!\inst2|psac_b|Res_2\(5) & !\inst2|psac_b|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_b|Add1~7\,
	combout => \inst2|psac_b|Add1~9_combout\,
	cout => \inst2|psac_b|Add1~10\);

-- Location: LCCOMB_X62_Y25_N12
\inst2|psac_b|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~12_combout\ = (\inst2|psac_b|Res_2\(6) & ((\inst2|psac_b|Add1~10\) # (GND))) # (!\inst2|psac_b|Res_2\(6) & (!\inst2|psac_b|Add1~10\))
-- \inst2|psac_b|Add1~13\ = CARRY((\inst2|psac_b|Res_2\(6)) # (!\inst2|psac_b|Add1~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_b|Add1~10\,
	combout => \inst2|psac_b|Add1~12_combout\,
	cout => \inst2|psac_b|Add1~13\);

-- Location: LCCOMB_X62_Y25_N14
\inst2|psac_b|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~15_combout\ = (\inst2|psac_b|Res_2\(7) & (!\inst2|psac_b|Add1~13\ & VCC)) # (!\inst2|psac_b|Res_2\(7) & (\inst2|psac_b|Add1~13\ $ (GND)))
-- \inst2|psac_b|Add1~16\ = CARRY((!\inst2|psac_b|Res_2\(7) & !\inst2|psac_b|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_b|Add1~13\,
	combout => \inst2|psac_b|Add1~15_combout\,
	cout => \inst2|psac_b|Add1~16\);

-- Location: LCCOMB_X62_Y25_N16
\inst2|psac_b|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~18_combout\ = (\inst2|psac_b|Res_2\(8) & ((\inst2|psac_b|Add1~16\) # (GND))) # (!\inst2|psac_b|Res_2\(8) & (!\inst2|psac_b|Add1~16\))
-- \inst2|psac_b|Add1~19\ = CARRY((\inst2|psac_b|Res_2\(8)) # (!\inst2|psac_b|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_b|Add1~16\,
	combout => \inst2|psac_b|Add1~18_combout\,
	cout => \inst2|psac_b|Add1~19\);

-- Location: LCCOMB_X61_Y25_N8
\inst2|psac_b|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~20_combout\ = (\inst2|psac_b|inv_res_2~q\ & ((\inst2|psac_b|Add1~18_combout\))) # (!\inst2|psac_b|inv_res_2~q\ & (\inst2|psac_b|Res_2\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Res_2\(8),
	datab => \inst2|psac_b|inv_res_2~q\,
	datad => \inst2|psac_b|Add1~18_combout\,
	combout => \inst2|psac_b|Add1~20_combout\);

-- Location: LCCOMB_X61_Y25_N22
\inst2|psac_b|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~17_combout\ = (\inst2|psac_b|inv_res_2~q\ & (\inst2|psac_b|Add1~15_combout\)) # (!\inst2|psac_b|inv_res_2~q\ & ((\inst2|psac_b|Res_2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Add1~15_combout\,
	datac => \inst2|psac_b|Res_2\(7),
	datad => \inst2|psac_b|inv_res_2~q\,
	combout => \inst2|psac_b|Add1~17_combout\);

-- Location: LCCOMB_X61_Y25_N4
\inst2|psac_b|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~14_combout\ = (\inst2|psac_b|inv_res_2~q\ & ((\inst2|psac_b|Add1~12_combout\))) # (!\inst2|psac_b|inv_res_2~q\ & (\inst2|psac_b|Res_2\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Res_2\(6),
	datac => \inst2|psac_b|Add1~12_combout\,
	datad => \inst2|psac_b|inv_res_2~q\,
	combout => \inst2|psac_b|Add1~14_combout\);

-- Location: LCCOMB_X61_Y25_N24
\inst2|psac_b|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~11_combout\ = (\inst2|psac_b|inv_res_2~q\ & (\inst2|psac_b|Add1~9_combout\)) # (!\inst2|psac_b|inv_res_2~q\ & ((\inst2|psac_b|Res_2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Add1~9_combout\,
	datac => \inst2|psac_b|inv_res_2~q\,
	datad => \inst2|psac_b|Res_2\(5),
	combout => \inst2|psac_b|Add1~11_combout\);

-- Location: LCCOMB_X57_Y25_N8
\inst2|Add17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~3_combout\ = (\inst2|AS_B~1_combout\ & ((\inst2|psac_b|Add1~11_combout\ & (\inst2|Add17~1\ & VCC)) # (!\inst2|psac_b|Add1~11_combout\ & (!\inst2|Add17~1\)))) # (!\inst2|AS_B~1_combout\ & ((\inst2|psac_b|Add1~11_combout\ & (!\inst2|Add17~1\)) 
-- # (!\inst2|psac_b|Add1~11_combout\ & ((\inst2|Add17~1\) # (GND)))))
-- \inst2|Add17~4\ = CARRY((\inst2|AS_B~1_combout\ & (!\inst2|psac_b|Add1~11_combout\ & !\inst2|Add17~1\)) # (!\inst2|AS_B~1_combout\ & ((!\inst2|Add17~1\) # (!\inst2|psac_b|Add1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|AS_B~1_combout\,
	datab => \inst2|psac_b|Add1~11_combout\,
	datad => VCC,
	cin => \inst2|Add17~1\,
	combout => \inst2|Add17~3_combout\,
	cout => \inst2|Add17~4\);

-- Location: LCCOMB_X57_Y25_N10
\inst2|Add17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~6_combout\ = ((\inst2|AS_B~2_combout\ $ (\inst2|psac_b|Add1~14_combout\ $ (!\inst2|Add17~4\)))) # (GND)
-- \inst2|Add17~7\ = CARRY((\inst2|AS_B~2_combout\ & ((\inst2|psac_b|Add1~14_combout\) # (!\inst2|Add17~4\))) # (!\inst2|AS_B~2_combout\ & (\inst2|psac_b|Add1~14_combout\ & !\inst2|Add17~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|AS_B~2_combout\,
	datab => \inst2|psac_b|Add1~14_combout\,
	datad => VCC,
	cin => \inst2|Add17~4\,
	combout => \inst2|Add17~6_combout\,
	cout => \inst2|Add17~7\);

-- Location: LCCOMB_X57_Y25_N14
\inst2|Add17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~12_combout\ = ((\inst2|AS_B~4_combout\ $ (\inst2|psac_b|Add1~20_combout\ $ (!\inst2|Add17~10\)))) # (GND)
-- \inst2|Add17~13\ = CARRY((\inst2|AS_B~4_combout\ & ((\inst2|psac_b|Add1~20_combout\) # (!\inst2|Add17~10\))) # (!\inst2|AS_B~4_combout\ & (\inst2|psac_b|Add1~20_combout\ & !\inst2|Add17~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|AS_B~4_combout\,
	datab => \inst2|psac_b|Add1~20_combout\,
	datad => VCC,
	cin => \inst2|Add17~10\,
	combout => \inst2|Add17~12_combout\,
	cout => \inst2|Add17~13\);

-- Location: LCCOMB_X48_Y26_N18
\inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector1~0_combout\ = (\inst|Equal22~0_combout\ & (\inst|scancode\(9))) # (!\inst|Equal22~0_combout\ & ((\inst|MIDI\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Equal22~0_combout\,
	datab => \inst|scancode\(9),
	datac => \inst|MIDI\(10),
	combout => \inst|Selector1~0_combout\);

-- Location: FF_X48_Y26_N19
\inst|MIDI[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(10));

-- Location: LCCOMB_X57_Y26_N14
\inst2|x_a_sharp[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[8]~29_combout\ = (\inst2|x_a_sharp\(8) & (!\inst2|x_a_sharp[7]~28\)) # (!\inst2|x_a_sharp\(8) & ((\inst2|x_a_sharp[7]~28\) # (GND)))
-- \inst2|x_a_sharp[8]~30\ = CARRY((!\inst2|x_a_sharp[7]~28\) # (!\inst2|x_a_sharp\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(8),
	datad => VCC,
	cin => \inst2|x_a_sharp[7]~28\,
	combout => \inst2|x_a_sharp[8]~29_combout\,
	cout => \inst2|x_a_sharp[8]~30\);

-- Location: FF_X57_Y26_N15
\inst2|x_a_sharp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[8]~29_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(8));

-- Location: LCCOMB_X57_Y26_N16
\inst2|x_a_sharp[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[9]~31_combout\ = (\inst2|x_a_sharp\(9) & ((GND) # (!\inst2|x_a_sharp[8]~30\))) # (!\inst2|x_a_sharp\(9) & (\inst2|x_a_sharp[8]~30\ $ (GND)))
-- \inst2|x_a_sharp[9]~32\ = CARRY((\inst2|x_a_sharp\(9)) # (!\inst2|x_a_sharp[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(9),
	datad => VCC,
	cin => \inst2|x_a_sharp[8]~30\,
	combout => \inst2|x_a_sharp[9]~31_combout\,
	cout => \inst2|x_a_sharp[9]~32\);

-- Location: FF_X57_Y26_N17
\inst2|x_a_sharp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[9]~31_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(9));

-- Location: LCCOMB_X57_Y26_N18
\inst2|x_a_sharp[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[10]~33_combout\ = (\inst2|x_a_sharp\(10) & (!\inst2|x_a_sharp[9]~32\)) # (!\inst2|x_a_sharp\(10) & ((\inst2|x_a_sharp[9]~32\) # (GND)))
-- \inst2|x_a_sharp[10]~34\ = CARRY((!\inst2|x_a_sharp[9]~32\) # (!\inst2|x_a_sharp\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(10),
	datad => VCC,
	cin => \inst2|x_a_sharp[9]~32\,
	combout => \inst2|x_a_sharp[10]~33_combout\,
	cout => \inst2|x_a_sharp[10]~34\);

-- Location: FF_X57_Y26_N19
\inst2|x_a_sharp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[10]~33_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(10));

-- Location: LCCOMB_X57_Y26_N20
\inst2|x_a_sharp[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[11]~35_combout\ = (\inst2|x_a_sharp\(11) & (\inst2|x_a_sharp[10]~34\ $ (GND))) # (!\inst2|x_a_sharp\(11) & (!\inst2|x_a_sharp[10]~34\ & VCC))
-- \inst2|x_a_sharp[11]~36\ = CARRY((\inst2|x_a_sharp\(11) & !\inst2|x_a_sharp[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(11),
	datad => VCC,
	cin => \inst2|x_a_sharp[10]~34\,
	combout => \inst2|x_a_sharp[11]~35_combout\,
	cout => \inst2|x_a_sharp[11]~36\);

-- Location: FF_X57_Y26_N21
\inst2|x_a_sharp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[11]~35_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(11));

-- Location: LCCOMB_X57_Y26_N22
\inst2|x_a_sharp[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[12]~37_combout\ = (\inst2|x_a_sharp\(12) & (!\inst2|x_a_sharp[11]~36\)) # (!\inst2|x_a_sharp\(12) & ((\inst2|x_a_sharp[11]~36\) # (GND)))
-- \inst2|x_a_sharp[12]~38\ = CARRY((!\inst2|x_a_sharp[11]~36\) # (!\inst2|x_a_sharp\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(12),
	datad => VCC,
	cin => \inst2|x_a_sharp[11]~36\,
	combout => \inst2|x_a_sharp[12]~37_combout\,
	cout => \inst2|x_a_sharp[12]~38\);

-- Location: LCCOMB_X57_Y26_N24
\inst2|x_a_sharp[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[13]~39_combout\ = (\inst2|x_a_sharp\(13) & (\inst2|x_a_sharp[12]~38\ $ (GND))) # (!\inst2|x_a_sharp\(13) & (!\inst2|x_a_sharp[12]~38\ & VCC))
-- \inst2|x_a_sharp[13]~40\ = CARRY((\inst2|x_a_sharp\(13) & !\inst2|x_a_sharp[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(13),
	datad => VCC,
	cin => \inst2|x_a_sharp[12]~38\,
	combout => \inst2|x_a_sharp[13]~39_combout\,
	cout => \inst2|x_a_sharp[13]~40\);

-- Location: FF_X57_Y26_N25
\inst2|x_a_sharp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[13]~39_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(13));

-- Location: LCCOMB_X57_Y26_N26
\inst2|x_a_sharp[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[14]~41_combout\ = (\inst2|x_a_sharp\(14) & (!\inst2|x_a_sharp[13]~40\)) # (!\inst2|x_a_sharp\(14) & ((\inst2|x_a_sharp[13]~40\) # (GND)))
-- \inst2|x_a_sharp[14]~42\ = CARRY((!\inst2|x_a_sharp[13]~40\) # (!\inst2|x_a_sharp\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(14),
	datad => VCC,
	cin => \inst2|x_a_sharp[13]~40\,
	combout => \inst2|x_a_sharp[14]~41_combout\,
	cout => \inst2|x_a_sharp[14]~42\);

-- Location: FF_X57_Y26_N27
\inst2|x_a_sharp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[14]~41_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(14));

-- Location: LCCOMB_X50_Y25_N8
\inst2|psac_a_sharp|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[8]~0_combout\ = \inst2|x_a_sharp\(14) $ (\inst2|x_a_sharp\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a_sharp\(14),
	datad => \inst2|x_a_sharp\(8),
	combout => \inst2|psac_a_sharp|x2[8]~0_combout\);

-- Location: LCCOMB_X50_Y25_N26
\inst2|psac_a_sharp|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[9]~1_combout\ = \inst2|x_a_sharp\(9) $ (\inst2|x_a_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(9),
	datac => \inst2|x_a_sharp\(14),
	combout => \inst2|psac_a_sharp|x2[9]~1_combout\);

-- Location: LCCOMB_X50_Y25_N4
\inst2|psac_a_sharp|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[10]~2_combout\ = \inst2|x_a_sharp\(14) $ (\inst2|x_a_sharp\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a_sharp\(14),
	datad => \inst2|x_a_sharp\(10),
	combout => \inst2|psac_a_sharp|x2[10]~2_combout\);

-- Location: LCCOMB_X50_Y25_N14
\inst2|psac_a_sharp|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[11]~3_combout\ = \inst2|x_a_sharp\(11) $ (\inst2|x_a_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(11),
	datac => \inst2|x_a_sharp\(14),
	combout => \inst2|psac_a_sharp|x2[11]~3_combout\);

-- Location: FF_X57_Y26_N23
\inst2|x_a_sharp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[12]~37_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(12));

-- Location: LCCOMB_X57_Y26_N30
\inst2|psac_a_sharp|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[12]~4_combout\ = \inst2|x_a_sharp\(14) $ (\inst2|x_a_sharp\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(14),
	datac => \inst2|x_a_sharp\(12),
	combout => \inst2|psac_a_sharp|x2[12]~4_combout\);

-- Location: LCCOMB_X50_Y25_N24
\inst2|psac_a_sharp|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[13]~5_combout\ = \inst2|x_a_sharp\(13) $ (\inst2|x_a_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a_sharp\(13),
	datac => \inst2|x_a_sharp\(14),
	combout => \inst2|psac_a_sharp|x2[13]~5_combout\);

-- Location: LCCOMB_X50_Y25_N18
\inst2|psac_a_sharp|x2[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[0]~6_combout\ = \inst2|x_b\(0) $ (\inst2|x_a_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datac => \inst2|x_a_sharp\(14),
	combout => \inst2|psac_a_sharp|x2[0]~6_combout\);

-- Location: LCCOMB_X50_Y25_N12
\inst2|psac_a_sharp|x2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[1]~7_combout\ = \inst2|x_a_sharp\(14) $ (\inst2|x_a_sharp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a_sharp\(14),
	datad => \inst2|x_a_sharp\(1),
	combout => \inst2|psac_a_sharp|x2[1]~7_combout\);

-- Location: LCCOMB_X50_Y25_N6
\inst2|psac_a_sharp|x2[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[2]~8_combout\ = \inst2|x_a_sharp\(14) $ (\inst2|x_a_sharp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a_sharp\(14),
	datad => \inst2|x_a_sharp\(2),
	combout => \inst2|psac_a_sharp|x2[2]~8_combout\);

-- Location: LCCOMB_X50_Y25_N0
\inst2|psac_a_sharp|x2[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[3]~9_combout\ = \inst2|x_a_sharp\(3) $ (\inst2|x_a_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(3),
	datac => \inst2|x_a_sharp\(14),
	combout => \inst2|psac_a_sharp|x2[3]~9_combout\);

-- Location: LCCOMB_X50_Y25_N2
\inst2|psac_a_sharp|x2[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[4]~10_combout\ = \inst2|x_a_sharp\(14) $ (\inst2|x_a_sharp\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a_sharp\(14),
	datad => \inst2|x_a_sharp\(4),
	combout => \inst2|psac_a_sharp|x2[4]~10_combout\);

-- Location: LCCOMB_X50_Y25_N20
\inst2|psac_a_sharp|x2[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[5]~11_combout\ = \inst2|x_a_sharp\(5) $ (\inst2|x_a_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(5),
	datac => \inst2|x_a_sharp\(14),
	combout => \inst2|psac_a_sharp|x2[5]~11_combout\);

-- Location: LCCOMB_X50_Y25_N22
\inst2|psac_a_sharp|x2[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[6]~12_combout\ = \inst2|x_a_sharp\(14) $ (\inst2|x_a_sharp\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a_sharp\(14),
	datad => \inst2|x_a_sharp\(6),
	combout => \inst2|psac_a_sharp|x2[6]~12_combout\);

-- Location: LCCOMB_X50_Y25_N16
\inst2|psac_a_sharp|x2[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|x2[7]~13_combout\ = \inst2|x_a_sharp\(7) $ (\inst2|x_a_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(7),
	datac => \inst2|x_a_sharp\(14),
	combout => \inst2|psac_a_sharp|x2[7]~13_combout\);

-- Location: DSPMULT_X44_Y25_N0
\inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_a_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X52_Y25_N2
\inst2|psac_a_sharp|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[0]~15_combout\ = (\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ & (\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ $ (VCC))) # (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ & 
-- (\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\ & VCC))
-- \inst2|psac_a_sharp|Res_2[0]~16\ = CARRY((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\ & \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datad => VCC,
	combout => \inst2|psac_a_sharp|Res_2[0]~15_combout\,
	cout => \inst2|psac_a_sharp|Res_2[0]~16\);

-- Location: LCCOMB_X52_Y25_N6
\inst2|psac_a_sharp|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[2]~19_combout\ = ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (!\inst2|psac_a_sharp|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_a_sharp|Res_2[2]~20\ = CARRY((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ & ((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\) # (!\inst2|psac_a_sharp|Res_2[1]~18\))) # 
-- (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\ & (\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\ & !\inst2|psac_a_sharp|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datab => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[1]~18\,
	combout => \inst2|psac_a_sharp|Res_2[2]~19_combout\,
	cout => \inst2|psac_a_sharp|Res_2[2]~20\);

-- Location: LCCOMB_X52_Y25_N10
\inst2|psac_a_sharp|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[4]~23_combout\ = ((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (!\inst2|psac_a_sharp|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_a_sharp|Res_2[4]~24\ = CARRY((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\) # (!\inst2|psac_a_sharp|Res_2[3]~22\))) # 
-- (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ & (\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ & !\inst2|psac_a_sharp|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[3]~22\,
	combout => \inst2|psac_a_sharp|Res_2[4]~23_combout\,
	cout => \inst2|psac_a_sharp|Res_2[4]~24\);

-- Location: LCCOMB_X52_Y25_N12
\inst2|psac_a_sharp|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[5]~25_combout\ = (\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & (\inst2|psac_a_sharp|Res_2[4]~24\ & VCC)) # 
-- (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_a_sharp|Res_2[4]~24\)))) # (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- (!\inst2|psac_a_sharp|Res_2[4]~24\)) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_a_sharp|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_a_sharp|Res_2[5]~26\ = CARRY((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & !\inst2|psac_a_sharp|Res_2[4]~24\)) # 
-- (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((!\inst2|psac_a_sharp|Res_2[4]~24\) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[4]~24\,
	combout => \inst2|psac_a_sharp|Res_2[5]~25_combout\,
	cout => \inst2|psac_a_sharp|Res_2[5]~26\);

-- Location: LCCOMB_X52_Y25_N18
\inst2|psac_a_sharp|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[8]~31_combout\ = ((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (!\inst2|psac_a_sharp|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_a_sharp|Res_2[8]~32\ = CARRY((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\) # (!\inst2|psac_a_sharp|Res_2[7]~30\))) # 
-- (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ & !\inst2|psac_a_sharp|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[7]~30\,
	combout => \inst2|psac_a_sharp|Res_2[8]~31_combout\,
	cout => \inst2|psac_a_sharp|Res_2[8]~32\);

-- Location: FF_X52_Y25_N19
\inst2|psac_a_sharp|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(8));

-- Location: FF_X52_Y25_N13
\inst2|psac_a_sharp|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(5));

-- Location: FF_X52_Y25_N11
\inst2|psac_a_sharp|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(4));

-- Location: FF_X52_Y25_N7
\inst2|psac_a_sharp|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(2));

-- Location: FF_X52_Y25_N3
\inst2|psac_a_sharp|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(0));

-- Location: LCCOMB_X55_Y25_N2
\inst2|psac_a_sharp|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~1_cout\ = CARRY((!\inst2|psac_a_sharp|Res_2\(1) & !\inst2|psac_a_sharp|Res_2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(1),
	datab => \inst2|psac_a_sharp|Res_2\(0),
	datad => VCC,
	cout => \inst2|psac_a_sharp|Add1~1_cout\);

-- Location: LCCOMB_X55_Y25_N4
\inst2|psac_a_sharp|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~3_cout\ = CARRY((\inst2|psac_a_sharp|Res_2\(2)) # (!\inst2|psac_a_sharp|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a_sharp|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~1_cout\,
	cout => \inst2|psac_a_sharp|Add1~3_cout\);

-- Location: LCCOMB_X55_Y25_N6
\inst2|psac_a_sharp|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~5_cout\ = CARRY((!\inst2|psac_a_sharp|Res_2\(3) & !\inst2|psac_a_sharp|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~3_cout\,
	cout => \inst2|psac_a_sharp|Add1~5_cout\);

-- Location: LCCOMB_X55_Y25_N12
\inst2|psac_a_sharp|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~10_combout\ = (\inst2|psac_a_sharp|Res_2\(6) & ((\inst2|psac_a_sharp|Add1~9\) # (GND))) # (!\inst2|psac_a_sharp|Res_2\(6) & (!\inst2|psac_a_sharp|Add1~9\))
-- \inst2|psac_a_sharp|Add1~11\ = CARRY((\inst2|psac_a_sharp|Res_2\(6)) # (!\inst2|psac_a_sharp|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~9\,
	combout => \inst2|psac_a_sharp|Add1~10_combout\,
	cout => \inst2|psac_a_sharp|Add1~11\);

-- Location: LCCOMB_X55_Y25_N16
\inst2|psac_a_sharp|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~14_combout\ = (\inst2|psac_a_sharp|Res_2\(8) & ((\inst2|psac_a_sharp|Add1~13\) # (GND))) # (!\inst2|psac_a_sharp|Res_2\(8) & (!\inst2|psac_a_sharp|Add1~13\))
-- \inst2|psac_a_sharp|Add1~15\ = CARRY((\inst2|psac_a_sharp|Res_2\(8)) # (!\inst2|psac_a_sharp|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a_sharp|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~13\,
	combout => \inst2|psac_a_sharp|Add1~14_combout\,
	cout => \inst2|psac_a_sharp|Add1~15\);

-- Location: LCCOMB_X57_Y26_N28
\inst2|x_a_sharp[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a_sharp[15]~43_combout\ = \inst2|x_a_sharp[14]~42\ $ (!\inst2|x_a_sharp\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_a_sharp\(15),
	cin => \inst2|x_a_sharp[14]~42\,
	combout => \inst2|x_a_sharp[15]~43_combout\);

-- Location: FF_X57_Y26_N29
\inst2|x_a_sharp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a_sharp[15]~43_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a_sharp\(15));

-- Location: FF_X54_Y25_N27
\inst2|psac_a_sharp|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|x_a_sharp\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|inv_res_1~q\);

-- Location: FF_X54_Y25_N1
\inst2|psac_a_sharp|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_a_sharp|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|inv_res_2~q\);

-- Location: LCCOMB_X56_Y25_N24
\inst2|AS_B~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~4_combout\ = (\inst|MIDI\(10) & ((\inst2|psac_a_sharp|inv_res_2~q\ & ((\inst2|psac_a_sharp|Add1~14_combout\))) # (!\inst2|psac_a_sharp|inv_res_2~q\ & (\inst2|psac_a_sharp|Res_2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(8),
	datab => \inst|MIDI\(10),
	datac => \inst2|psac_a_sharp|Add1~14_combout\,
	datad => \inst2|psac_a_sharp|inv_res_2~q\,
	combout => \inst2|AS_B~4_combout\);

-- Location: LCCOMB_X56_Y25_N10
\inst2|Add17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~14_combout\ = (\inst|MIDI\(11) & (\inst2|Add17~12_combout\)) # (!\inst|MIDI\(11) & ((\inst2|AS_B~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(11),
	datac => \inst2|Add17~12_combout\,
	datad => \inst2|AS_B~4_combout\,
	combout => \inst2|Add17~14_combout\);

-- Location: LCCOMB_X48_Y26_N10
\inst|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal10~0_combout\ = (\inst|scancode\(1) & (!\inst|scancode\(0) & (\inst|Equal14~0_combout\ & \inst|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(1),
	datab => \inst|scancode\(0),
	datac => \inst|Equal14~0_combout\,
	datad => \inst|Equal2~0_combout\,
	combout => \inst|Equal10~0_combout\);

-- Location: LCCOMB_X49_Y26_N24
\inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector2~0_combout\ = (\inst|scancode\(4) & (((\inst|MIDI\(9))))) # (!\inst|scancode\(4) & ((\inst|Equal10~0_combout\ & (\inst|scancode\(9))) # (!\inst|Equal10~0_combout\ & ((\inst|MIDI\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|scancode\(4),
	datac => \inst|MIDI\(9),
	datad => \inst|Equal10~0_combout\,
	combout => \inst|Selector2~0_combout\);

-- Location: FF_X49_Y26_N25
\inst|MIDI[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(9));

-- Location: LCCOMB_X46_Y32_N0
\inst2|x_a[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[3]~14_cout\ = CARRY(\inst2|x_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datad => VCC,
	cout => \inst2|x_a[3]~14_cout\);

-- Location: LCCOMB_X46_Y32_N2
\inst2|x_a[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[3]~16_cout\ = CARRY((!\inst2|x_b\(1) & !\inst2|x_a[3]~14_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(1),
	datad => VCC,
	cin => \inst2|x_a[3]~14_cout\,
	cout => \inst2|x_a[3]~16_cout\);

-- Location: LCCOMB_X46_Y32_N4
\inst2|x_a[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[3]~18_cout\ = CARRY((\inst2|x_b\(2)) # (!\inst2|x_a[3]~16_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(2),
	datad => VCC,
	cin => \inst2|x_a[3]~16_cout\,
	cout => \inst2|x_a[3]~18_cout\);

-- Location: LCCOMB_X46_Y32_N6
\inst2|x_a[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[3]~19_combout\ = (\inst2|x_a\(3) & (\inst2|x_a[3]~18_cout\ & VCC)) # (!\inst2|x_a\(3) & (!\inst2|x_a[3]~18_cout\))
-- \inst2|x_a[3]~20\ = CARRY((!\inst2|x_a\(3) & !\inst2|x_a[3]~18_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a\(3),
	datad => VCC,
	cin => \inst2|x_a[3]~18_cout\,
	combout => \inst2|x_a[3]~19_combout\,
	cout => \inst2|x_a[3]~20\);

-- Location: LCCOMB_X46_Y32_N8
\inst2|x_a[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[4]~21_combout\ = (\inst2|x_a\(4) & (\inst2|x_a[3]~20\ $ (GND))) # (!\inst2|x_a\(4) & (!\inst2|x_a[3]~20\ & VCC))
-- \inst2|x_a[4]~22\ = CARRY((\inst2|x_a\(4) & !\inst2|x_a[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(4),
	datad => VCC,
	cin => \inst2|x_a[3]~20\,
	combout => \inst2|x_a[4]~21_combout\,
	cout => \inst2|x_a[4]~22\);

-- Location: FF_X46_Y32_N9
\inst2|x_a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[4]~21_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(4));

-- Location: LCCOMB_X46_Y32_N10
\inst2|x_a[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[5]~23_combout\ = (\inst2|x_a\(5) & (!\inst2|x_a[4]~22\)) # (!\inst2|x_a\(5) & ((\inst2|x_a[4]~22\) # (GND)))
-- \inst2|x_a[5]~24\ = CARRY((!\inst2|x_a[4]~22\) # (!\inst2|x_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a\(5),
	datad => VCC,
	cin => \inst2|x_a[4]~22\,
	combout => \inst2|x_a[5]~23_combout\,
	cout => \inst2|x_a[5]~24\);

-- Location: LCCOMB_X46_Y32_N12
\inst2|x_a[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[6]~25_combout\ = (\inst2|x_a\(6) & ((GND) # (!\inst2|x_a[5]~24\))) # (!\inst2|x_a\(6) & (\inst2|x_a[5]~24\ $ (GND)))
-- \inst2|x_a[6]~26\ = CARRY((\inst2|x_a\(6)) # (!\inst2|x_a[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a\(6),
	datad => VCC,
	cin => \inst2|x_a[5]~24\,
	combout => \inst2|x_a[6]~25_combout\,
	cout => \inst2|x_a[6]~26\);

-- Location: LCCOMB_X46_Y32_N14
\inst2|x_a[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[7]~27_combout\ = (\inst2|x_a\(7) & (!\inst2|x_a[6]~26\)) # (!\inst2|x_a\(7) & ((\inst2|x_a[6]~26\) # (GND)))
-- \inst2|x_a[7]~28\ = CARRY((!\inst2|x_a[6]~26\) # (!\inst2|x_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(7),
	datad => VCC,
	cin => \inst2|x_a[6]~26\,
	combout => \inst2|x_a[7]~27_combout\,
	cout => \inst2|x_a[7]~28\);

-- Location: FF_X46_Y32_N15
\inst2|x_a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[7]~27_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(7));

-- Location: LCCOMB_X46_Y32_N16
\inst2|x_a[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[8]~29_combout\ = (\inst2|x_a\(8) & (\inst2|x_a[7]~28\ $ (GND))) # (!\inst2|x_a\(8) & (!\inst2|x_a[7]~28\ & VCC))
-- \inst2|x_a[8]~30\ = CARRY((\inst2|x_a\(8) & !\inst2|x_a[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(8),
	datad => VCC,
	cin => \inst2|x_a[7]~28\,
	combout => \inst2|x_a[8]~29_combout\,
	cout => \inst2|x_a[8]~30\);

-- Location: FF_X46_Y32_N17
\inst2|x_a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[8]~29_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(8));

-- Location: LCCOMB_X46_Y32_N18
\inst2|x_a[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[9]~31_combout\ = (\inst2|x_a\(9) & (\inst2|x_a[8]~30\ & VCC)) # (!\inst2|x_a\(9) & (!\inst2|x_a[8]~30\))
-- \inst2|x_a[9]~32\ = CARRY((!\inst2|x_a\(9) & !\inst2|x_a[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(9),
	datad => VCC,
	cin => \inst2|x_a[8]~30\,
	combout => \inst2|x_a[9]~31_combout\,
	cout => \inst2|x_a[9]~32\);

-- Location: FF_X46_Y32_N19
\inst2|x_a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[9]~31_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(9));

-- Location: LCCOMB_X46_Y32_N20
\inst2|x_a[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[10]~33_combout\ = (\inst2|x_a\(10) & (\inst2|x_a[9]~32\ $ (GND))) # (!\inst2|x_a\(10) & (!\inst2|x_a[9]~32\ & VCC))
-- \inst2|x_a[10]~34\ = CARRY((\inst2|x_a\(10) & !\inst2|x_a[9]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(10),
	datad => VCC,
	cin => \inst2|x_a[9]~32\,
	combout => \inst2|x_a[10]~33_combout\,
	cout => \inst2|x_a[10]~34\);

-- Location: FF_X46_Y32_N21
\inst2|x_a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[10]~33_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(10));

-- Location: LCCOMB_X46_Y32_N22
\inst2|x_a[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[11]~35_combout\ = (\inst2|x_a\(11) & (!\inst2|x_a[10]~34\)) # (!\inst2|x_a\(11) & ((\inst2|x_a[10]~34\) # (GND)))
-- \inst2|x_a[11]~36\ = CARRY((!\inst2|x_a[10]~34\) # (!\inst2|x_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a\(11),
	datad => VCC,
	cin => \inst2|x_a[10]~34\,
	combout => \inst2|x_a[11]~35_combout\,
	cout => \inst2|x_a[11]~36\);

-- Location: LCCOMB_X46_Y32_N24
\inst2|x_a[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[12]~37_combout\ = (\inst2|x_a\(12) & (\inst2|x_a[11]~36\ $ (GND))) # (!\inst2|x_a\(12) & (!\inst2|x_a[11]~36\ & VCC))
-- \inst2|x_a[12]~38\ = CARRY((\inst2|x_a\(12) & !\inst2|x_a[11]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(12),
	datad => VCC,
	cin => \inst2|x_a[11]~36\,
	combout => \inst2|x_a[12]~37_combout\,
	cout => \inst2|x_a[12]~38\);

-- Location: FF_X46_Y32_N25
\inst2|x_a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[12]~37_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(12));

-- Location: LCCOMB_X46_Y32_N26
\inst2|x_a[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[13]~39_combout\ = (\inst2|x_a\(13) & (!\inst2|x_a[12]~38\)) # (!\inst2|x_a\(13) & ((\inst2|x_a[12]~38\) # (GND)))
-- \inst2|x_a[13]~40\ = CARRY((!\inst2|x_a[12]~38\) # (!\inst2|x_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a\(13),
	datad => VCC,
	cin => \inst2|x_a[12]~38\,
	combout => \inst2|x_a[13]~39_combout\,
	cout => \inst2|x_a[13]~40\);

-- Location: LCCOMB_X46_Y32_N28
\inst2|x_a[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[14]~41_combout\ = (\inst2|x_a\(14) & (\inst2|x_a[13]~40\ $ (GND))) # (!\inst2|x_a\(14) & (!\inst2|x_a[13]~40\ & VCC))
-- \inst2|x_a[14]~42\ = CARRY((\inst2|x_a\(14) & !\inst2|x_a[13]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(14),
	datad => VCC,
	cin => \inst2|x_a[13]~40\,
	combout => \inst2|x_a[14]~41_combout\,
	cout => \inst2|x_a[14]~42\);

-- Location: FF_X46_Y32_N29
\inst2|x_a[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[14]~41_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(14));

-- Location: LCCOMB_X46_Y32_N30
\inst2|x_a[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_a[15]~43_combout\ = \inst2|x_a\(15) $ (\inst2|x_a[14]~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a\(15),
	cin => \inst2|x_a[14]~42\,
	combout => \inst2|x_a[15]~43_combout\);

-- Location: FF_X46_Y32_N31
\inst2|x_a[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[15]~43_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(15));

-- Location: FF_X50_Y31_N31
\inst2|psac_a|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|x_a\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|inv_res_1~q\);

-- Location: FF_X50_Y31_N25
\inst2|psac_a|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_a|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|inv_res_2~q\);

-- Location: LCCOMB_X47_Y32_N16
\inst2|psac_a|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[8]~0_combout\ = \inst2|x_a\(8) $ (\inst2|x_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a\(8),
	datad => \inst2|x_a\(14),
	combout => \inst2|psac_a|x2[8]~0_combout\);

-- Location: LCCOMB_X47_Y32_N18
\inst2|psac_a|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[9]~1_combout\ = \inst2|x_a\(14) $ (\inst2|x_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(14),
	datad => \inst2|x_a\(9),
	combout => \inst2|psac_a|x2[9]~1_combout\);

-- Location: LCCOMB_X47_Y32_N12
\inst2|psac_a|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[10]~2_combout\ = \inst2|x_a\(14) $ (\inst2|x_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(14),
	datad => \inst2|x_a\(10),
	combout => \inst2|psac_a|x2[10]~2_combout\);

-- Location: FF_X46_Y32_N23
\inst2|x_a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[11]~35_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(11));

-- Location: LCCOMB_X47_Y32_N30
\inst2|psac_a|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[11]~3_combout\ = \inst2|x_a\(14) $ (\inst2|x_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(14),
	datad => \inst2|x_a\(11),
	combout => \inst2|psac_a|x2[11]~3_combout\);

-- Location: LCCOMB_X47_Y32_N0
\inst2|psac_a|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[12]~4_combout\ = \inst2|x_a\(14) $ (\inst2|x_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(14),
	datad => \inst2|x_a\(12),
	combout => \inst2|psac_a|x2[12]~4_combout\);

-- Location: FF_X46_Y32_N27
\inst2|x_a[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[13]~39_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(13));

-- Location: LCCOMB_X47_Y32_N10
\inst2|psac_a|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[13]~5_combout\ = \inst2|x_a\(13) $ (\inst2|x_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a\(13),
	datad => \inst2|x_a\(14),
	combout => \inst2|psac_a|x2[13]~5_combout\);

-- Location: LCCOMB_X47_Y32_N28
\inst2|psac_a|x2[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[0]~6_combout\ = \inst2|x_b\(0) $ (\inst2|x_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_b\(0),
	datad => \inst2|x_a\(14),
	combout => \inst2|psac_a|x2[0]~6_combout\);

-- Location: LCCOMB_X47_Y32_N14
\inst2|psac_a|x2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[1]~7_combout\ = \inst2|x_b\(1) $ (\inst2|x_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(1),
	datad => \inst2|x_a\(14),
	combout => \inst2|psac_a|x2[1]~7_combout\);

-- Location: LCCOMB_X47_Y32_N8
\inst2|psac_a|x2[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[2]~8_combout\ = \inst2|x_b\(2) $ (\inst2|x_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_b\(2),
	datad => \inst2|x_a\(14),
	combout => \inst2|psac_a|x2[2]~8_combout\);

-- Location: FF_X46_Y32_N7
\inst2|x_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[3]~19_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(3));

-- Location: LCCOMB_X47_Y32_N26
\inst2|psac_a|x2[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[3]~9_combout\ = \inst2|x_a\(3) $ (\inst2|x_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_a\(3),
	datad => \inst2|x_a\(14),
	combout => \inst2|psac_a|x2[3]~9_combout\);

-- Location: LCCOMB_X47_Y32_N20
\inst2|psac_a|x2[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[4]~10_combout\ = \inst2|x_a\(4) $ (\inst2|x_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a\(4),
	datad => \inst2|x_a\(14),
	combout => \inst2|psac_a|x2[4]~10_combout\);

-- Location: FF_X46_Y32_N11
\inst2|x_a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[5]~23_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(5));

-- Location: LCCOMB_X47_Y32_N22
\inst2|psac_a|x2[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[5]~11_combout\ = \inst2|x_a\(14) $ (\inst2|x_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(14),
	datad => \inst2|x_a\(5),
	combout => \inst2|psac_a|x2[5]~11_combout\);

-- Location: FF_X46_Y32_N13
\inst2|x_a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_a[6]~25_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_a\(6));

-- Location: LCCOMB_X47_Y32_N24
\inst2|psac_a|x2[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[6]~12_combout\ = \inst2|x_a\(14) $ (\inst2|x_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(14),
	datad => \inst2|x_a\(6),
	combout => \inst2|psac_a|x2[6]~12_combout\);

-- Location: LCCOMB_X47_Y32_N2
\inst2|psac_a|x2[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|x2[7]~13_combout\ = \inst2|x_a\(14) $ (\inst2|x_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_a\(14),
	datad => \inst2|x_a\(7),
	combout => \inst2|psac_a|x2[7]~13_combout\);

-- Location: DSPMULT_X44_Y32_N0
\inst2|psac_a|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_a|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N4
\inst2|psac_a|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[1]~17_combout\ = (\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\inst2|psac_a|Res_2[0]~16\ & VCC)) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\inst2|psac_a|Res_2[0]~16\)))) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_a|Res_2[0]~16\)) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\inst2|psac_a|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_a|Res_2[1]~18\ = CARRY((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\inst2|psac_a|Res_2[0]~16\)) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- ((!\inst2|psac_a|Res_2[0]~16\) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datab => \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[0]~16\,
	combout => \inst2|psac_a|Res_2[1]~17_combout\,
	cout => \inst2|psac_a|Res_2[1]~18\);

-- Location: LCCOMB_X50_Y32_N6
\inst2|psac_a|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[2]~19_combout\ = ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (!\inst2|psac_a|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_a|Res_2[2]~20\ = CARRY((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a20\ & ((\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT10\) # (!\inst2|psac_a|Res_2[1]~18\))) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a20\ & 
-- (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT10\ & !\inst2|psac_a|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datab => \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[1]~18\,
	combout => \inst2|psac_a|Res_2[2]~19_combout\,
	cout => \inst2|psac_a|Res_2[2]~20\);

-- Location: LCCOMB_X50_Y32_N8
\inst2|psac_a|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[3]~21_combout\ = (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a19\ & (\inst2|psac_a|Res_2[2]~20\ & VCC)) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- (!\inst2|psac_a|Res_2[2]~20\)))) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_a|Res_2[2]~20\)) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\inst2|psac_a|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_a|Res_2[3]~22\ = CARRY((\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a19\ & !\inst2|psac_a|Res_2[2]~20\)) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\inst2|psac_a|Res_2[2]~20\) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[2]~20\,
	combout => \inst2|psac_a|Res_2[3]~21_combout\,
	cout => \inst2|psac_a|Res_2[3]~22\);

-- Location: LCCOMB_X50_Y32_N12
\inst2|psac_a|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[5]~25_combout\ = (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a17\ & (\inst2|psac_a|Res_2[4]~24\ & VCC)) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- (!\inst2|psac_a|Res_2[4]~24\)))) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_a|Res_2[4]~24\)) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\inst2|psac_a|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_a|Res_2[5]~26\ = CARRY((\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a17\ & !\inst2|psac_a|Res_2[4]~24\)) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\inst2|psac_a|Res_2[4]~24\) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[4]~24\,
	combout => \inst2|psac_a|Res_2[5]~25_combout\,
	cout => \inst2|psac_a|Res_2[5]~26\);

-- Location: LCCOMB_X50_Y32_N14
\inst2|psac_a|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[6]~27_combout\ = ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (!\inst2|psac_a|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_a|Res_2[6]~28\ = CARRY((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a16\ & ((\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\inst2|psac_a|Res_2[5]~26\))) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a16\ & 
-- (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\inst2|psac_a|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datab => \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[5]~26\,
	combout => \inst2|psac_a|Res_2[6]~27_combout\,
	cout => \inst2|psac_a|Res_2[6]~28\);

-- Location: LCCOMB_X50_Y32_N16
\inst2|psac_a|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[7]~29_combout\ = (\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a15\ & (\inst2|psac_a|Res_2[6]~28\ & VCC)) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- (!\inst2|psac_a|Res_2[6]~28\)))) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_a|Res_2[6]~28\)) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- ((\inst2|psac_a|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_a|Res_2[7]~30\ = CARRY((\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a15\ & !\inst2|psac_a|Res_2[6]~28\)) # (!\inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\inst2|psac_a|Res_2[6]~28\) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[6]~28\,
	combout => \inst2|psac_a|Res_2[7]~29_combout\,
	cout => \inst2|psac_a|Res_2[7]~30\);

-- Location: FF_X50_Y32_N17
\inst2|psac_a|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(7));

-- Location: LCCOMB_X50_Y31_N6
\inst2|psac_a|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~17_combout\ = (\inst2|psac_a|inv_res_2~q\ & (\inst2|psac_a|Add1~15_combout\)) # (!\inst2|psac_a|inv_res_2~q\ & ((\inst2|psac_a|Res_2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Add1~15_combout\,
	datab => \inst2|psac_a|inv_res_2~q\,
	datad => \inst2|psac_a|Res_2\(7),
	combout => \inst2|psac_a|Add1~17_combout\);

-- Location: FF_X50_Y32_N15
\inst2|psac_a|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(6));

-- Location: LCCOMB_X50_Y31_N12
\inst2|psac_a|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~14_combout\ = (\inst2|psac_a|inv_res_2~q\ & (\inst2|psac_a|Add1~12_combout\)) # (!\inst2|psac_a|inv_res_2~q\ & ((\inst2|psac_a|Res_2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Add1~12_combout\,
	datac => \inst2|psac_a|Res_2\(6),
	datad => \inst2|psac_a|inv_res_2~q\,
	combout => \inst2|psac_a|Add1~14_combout\);

-- Location: FF_X50_Y32_N13
\inst2|psac_a|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(5));

-- Location: FF_X50_Y32_N9
\inst2|psac_a|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(3));

-- Location: FF_X50_Y32_N7
\inst2|psac_a|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(2));

-- Location: FF_X50_Y32_N5
\inst2|psac_a|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(1));

-- Location: LCCOMB_X49_Y31_N0
\inst2|psac_a|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~1_cout\ = CARRY((!\inst2|psac_a|Res_2\(0) & !\inst2|psac_a|Res_2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Res_2\(0),
	datab => \inst2|psac_a|Res_2\(1),
	datad => VCC,
	cout => \inst2|psac_a|Add1~1_cout\);

-- Location: LCCOMB_X49_Y31_N2
\inst2|psac_a|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~3_cout\ = CARRY((\inst2|psac_a|Res_2\(2)) # (!\inst2|psac_a|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_a|Add1~1_cout\,
	cout => \inst2|psac_a|Add1~3_cout\);

-- Location: LCCOMB_X49_Y31_N4
\inst2|psac_a|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~5_cout\ = CARRY((!\inst2|psac_a|Res_2\(3) & !\inst2|psac_a|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_a|Add1~3_cout\,
	cout => \inst2|psac_a|Add1~5_cout\);

-- Location: LCCOMB_X49_Y31_N8
\inst2|psac_a|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~9_combout\ = (\inst2|psac_a|Res_2\(5) & (!\inst2|psac_a|Add1~7\ & VCC)) # (!\inst2|psac_a|Res_2\(5) & (\inst2|psac_a|Add1~7\ $ (GND)))
-- \inst2|psac_a|Add1~10\ = CARRY((!\inst2|psac_a|Res_2\(5) & !\inst2|psac_a|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_a|Add1~7\,
	combout => \inst2|psac_a|Add1~9_combout\,
	cout => \inst2|psac_a|Add1~10\);

-- Location: LCCOMB_X50_Y31_N24
\inst2|psac_a|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~11_combout\ = (\inst2|psac_a|inv_res_2~q\ & ((\inst2|psac_a|Add1~9_combout\))) # (!\inst2|psac_a|inv_res_2~q\ & (\inst2|psac_a|Res_2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|Res_2\(5),
	datac => \inst2|psac_a|inv_res_2~q\,
	datad => \inst2|psac_a|Add1~9_combout\,
	combout => \inst2|psac_a|Add1~11_combout\);

-- Location: LCCOMB_X46_Y27_N6
\inst2|x_g_sharp[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[4]~20_combout\ = (\inst2|x_g_sharp\(4) & (!\inst2|x_g_sharp[3]~19\)) # (!\inst2|x_g_sharp\(4) & ((\inst2|x_g_sharp[3]~19\) # (GND)))
-- \inst2|x_g_sharp[4]~21\ = CARRY((!\inst2|x_g_sharp[3]~19\) # (!\inst2|x_g_sharp\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g_sharp\(4),
	datad => VCC,
	cin => \inst2|x_g_sharp[3]~19\,
	combout => \inst2|x_g_sharp[4]~20_combout\,
	cout => \inst2|x_g_sharp[4]~21\);

-- Location: LCCOMB_X46_Y27_N8
\inst2|x_g_sharp[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[5]~22_combout\ = (\inst2|x_g_sharp\(5) & ((GND) # (!\inst2|x_g_sharp[4]~21\))) # (!\inst2|x_g_sharp\(5) & (\inst2|x_g_sharp[4]~21\ $ (GND)))
-- \inst2|x_g_sharp[5]~23\ = CARRY((\inst2|x_g_sharp\(5)) # (!\inst2|x_g_sharp[4]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(5),
	datad => VCC,
	cin => \inst2|x_g_sharp[4]~21\,
	combout => \inst2|x_g_sharp[5]~22_combout\,
	cout => \inst2|x_g_sharp[5]~23\);

-- Location: FF_X46_Y27_N9
\inst2|x_g_sharp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[5]~22_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(5));

-- Location: LCCOMB_X46_Y27_N10
\inst2|x_g_sharp[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[6]~24_combout\ = (\inst2|x_g_sharp\(6) & (!\inst2|x_g_sharp[5]~23\)) # (!\inst2|x_g_sharp\(6) & ((\inst2|x_g_sharp[5]~23\) # (GND)))
-- \inst2|x_g_sharp[6]~25\ = CARRY((!\inst2|x_g_sharp[5]~23\) # (!\inst2|x_g_sharp\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g_sharp\(6),
	datad => VCC,
	cin => \inst2|x_g_sharp[5]~23\,
	combout => \inst2|x_g_sharp[6]~24_combout\,
	cout => \inst2|x_g_sharp[6]~25\);

-- Location: LCCOMB_X46_Y27_N12
\inst2|x_g_sharp[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[7]~26_combout\ = (\inst2|x_g_sharp\(7) & (\inst2|x_g_sharp[6]~25\ $ (GND))) # (!\inst2|x_g_sharp\(7) & (!\inst2|x_g_sharp[6]~25\ & VCC))
-- \inst2|x_g_sharp[7]~27\ = CARRY((\inst2|x_g_sharp\(7) & !\inst2|x_g_sharp[6]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g_sharp\(7),
	datad => VCC,
	cin => \inst2|x_g_sharp[6]~25\,
	combout => \inst2|x_g_sharp[7]~26_combout\,
	cout => \inst2|x_g_sharp[7]~27\);

-- Location: LCCOMB_X46_Y27_N14
\inst2|x_g_sharp[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[8]~28_combout\ = (\inst2|x_g_sharp\(8) & (!\inst2|x_g_sharp[7]~27\)) # (!\inst2|x_g_sharp\(8) & ((\inst2|x_g_sharp[7]~27\) # (GND)))
-- \inst2|x_g_sharp[8]~29\ = CARRY((!\inst2|x_g_sharp[7]~27\) # (!\inst2|x_g_sharp\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(8),
	datad => VCC,
	cin => \inst2|x_g_sharp[7]~27\,
	combout => \inst2|x_g_sharp[8]~28_combout\,
	cout => \inst2|x_g_sharp[8]~29\);

-- Location: FF_X46_Y27_N15
\inst2|x_g_sharp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[8]~28_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(8));

-- Location: LCCOMB_X45_Y27_N0
\inst2|psac_g_sharp|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[8]~0_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g_sharp\(14),
	datac => \inst2|x_g_sharp\(8),
	combout => \inst2|psac_g_sharp|x2[8]~0_combout\);

-- Location: LCCOMB_X46_Y27_N16
\inst2|x_g_sharp[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[9]~31_combout\ = (\inst2|x_g_sharp\(9) & ((GND) # (!\inst2|x_g_sharp[8]~29\))) # (!\inst2|x_g_sharp\(9) & (\inst2|x_g_sharp[8]~29\ $ (GND)))
-- \inst2|x_g_sharp[9]~32\ = CARRY((\inst2|x_g_sharp\(9)) # (!\inst2|x_g_sharp[8]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(9),
	datad => VCC,
	cin => \inst2|x_g_sharp[8]~29\,
	combout => \inst2|x_g_sharp[9]~31_combout\,
	cout => \inst2|x_g_sharp[9]~32\);

-- Location: FF_X46_Y27_N17
\inst2|x_g_sharp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[9]~31_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(9));

-- Location: LCCOMB_X46_Y27_N18
\inst2|x_g_sharp[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[10]~33_combout\ = (\inst2|x_g_sharp\(10) & (!\inst2|x_g_sharp[9]~32\)) # (!\inst2|x_g_sharp\(10) & ((\inst2|x_g_sharp[9]~32\) # (GND)))
-- \inst2|x_g_sharp[10]~34\ = CARRY((!\inst2|x_g_sharp[9]~32\) # (!\inst2|x_g_sharp\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(10),
	datad => VCC,
	cin => \inst2|x_g_sharp[9]~32\,
	combout => \inst2|x_g_sharp[10]~33_combout\,
	cout => \inst2|x_g_sharp[10]~34\);

-- Location: FF_X46_Y27_N19
\inst2|x_g_sharp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[10]~33_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(10));

-- Location: LCCOMB_X46_Y27_N20
\inst2|x_g_sharp[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[11]~35_combout\ = (\inst2|x_g_sharp\(11) & (\inst2|x_g_sharp[10]~34\ $ (GND))) # (!\inst2|x_g_sharp\(11) & (!\inst2|x_g_sharp[10]~34\ & VCC))
-- \inst2|x_g_sharp[11]~36\ = CARRY((\inst2|x_g_sharp\(11) & !\inst2|x_g_sharp[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(11),
	datad => VCC,
	cin => \inst2|x_g_sharp[10]~34\,
	combout => \inst2|x_g_sharp[11]~35_combout\,
	cout => \inst2|x_g_sharp[11]~36\);

-- Location: FF_X46_Y27_N21
\inst2|x_g_sharp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[11]~35_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(11));

-- Location: LCCOMB_X46_Y27_N22
\inst2|x_g_sharp[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[12]~37_combout\ = (\inst2|x_g_sharp\(12) & (!\inst2|x_g_sharp[11]~36\)) # (!\inst2|x_g_sharp\(12) & ((\inst2|x_g_sharp[11]~36\) # (GND)))
-- \inst2|x_g_sharp[12]~38\ = CARRY((!\inst2|x_g_sharp[11]~36\) # (!\inst2|x_g_sharp\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g_sharp\(12),
	datad => VCC,
	cin => \inst2|x_g_sharp[11]~36\,
	combout => \inst2|x_g_sharp[12]~37_combout\,
	cout => \inst2|x_g_sharp[12]~38\);

-- Location: LCCOMB_X46_Y27_N24
\inst2|x_g_sharp[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[13]~39_combout\ = (\inst2|x_g_sharp\(13) & (\inst2|x_g_sharp[12]~38\ $ (GND))) # (!\inst2|x_g_sharp\(13) & (!\inst2|x_g_sharp[12]~38\ & VCC))
-- \inst2|x_g_sharp[13]~40\ = CARRY((\inst2|x_g_sharp\(13) & !\inst2|x_g_sharp[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(13),
	datad => VCC,
	cin => \inst2|x_g_sharp[12]~38\,
	combout => \inst2|x_g_sharp[13]~39_combout\,
	cout => \inst2|x_g_sharp[13]~40\);

-- Location: FF_X46_Y27_N25
\inst2|x_g_sharp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[13]~39_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(13));

-- Location: LCCOMB_X46_Y27_N26
\inst2|x_g_sharp[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[14]~41_combout\ = (\inst2|x_g_sharp\(14) & (!\inst2|x_g_sharp[13]~40\)) # (!\inst2|x_g_sharp\(14) & ((\inst2|x_g_sharp[13]~40\) # (GND)))
-- \inst2|x_g_sharp[14]~42\ = CARRY((!\inst2|x_g_sharp[13]~40\) # (!\inst2|x_g_sharp\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g_sharp\(14),
	datad => VCC,
	cin => \inst2|x_g_sharp[13]~40\,
	combout => \inst2|x_g_sharp[14]~41_combout\,
	cout => \inst2|x_g_sharp[14]~42\);

-- Location: FF_X46_Y27_N27
\inst2|x_g_sharp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[14]~41_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(14));

-- Location: LCCOMB_X45_Y27_N10
\inst2|psac_g_sharp|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[9]~1_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g_sharp\(14),
	datad => \inst2|x_g_sharp\(9),
	combout => \inst2|psac_g_sharp|x2[9]~1_combout\);

-- Location: LCCOMB_X46_Y27_N30
\inst2|psac_g_sharp|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[10]~2_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g_sharp\(14),
	datad => \inst2|x_g_sharp\(10),
	combout => \inst2|psac_g_sharp|x2[10]~2_combout\);

-- Location: LCCOMB_X45_Y27_N20
\inst2|psac_g_sharp|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[11]~3_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g_sharp\(14),
	datac => \inst2|x_g_sharp\(11),
	combout => \inst2|psac_g_sharp|x2[11]~3_combout\);

-- Location: FF_X46_Y27_N23
\inst2|x_g_sharp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[12]~37_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(12));

-- Location: LCCOMB_X45_Y27_N22
\inst2|psac_g_sharp|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[12]~4_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g_sharp\(14),
	datad => \inst2|x_g_sharp\(12),
	combout => \inst2|psac_g_sharp|x2[12]~4_combout\);

-- Location: LCCOMB_X45_Y27_N24
\inst2|psac_g_sharp|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[13]~5_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g_sharp\(14),
	datad => \inst2|x_g_sharp\(13),
	combout => \inst2|psac_g_sharp|x2[13]~5_combout\);

-- Location: LCCOMB_X45_Y27_N2
\inst2|psac_g_sharp|x2[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[0]~6_combout\ = \inst2|x_b\(0) $ (\inst2|x_g_sharp\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(0),
	datac => \inst2|x_g_sharp\(14),
	combout => \inst2|psac_g_sharp|x2[0]~6_combout\);

-- Location: LCCOMB_X45_Y27_N28
\inst2|psac_g_sharp|x2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[1]~7_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_a_sharp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g_sharp\(14),
	datac => \inst2|x_a_sharp\(1),
	combout => \inst2|psac_g_sharp|x2[1]~7_combout\);

-- Location: LCCOMB_X45_Y27_N14
\inst2|psac_g_sharp|x2[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[2]~8_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g_sharp\(14),
	datad => \inst2|x_g_sharp\(2),
	combout => \inst2|psac_g_sharp|x2[2]~8_combout\);

-- Location: LCCOMB_X45_Y27_N8
\inst2|psac_g_sharp|x2[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[3]~9_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g_sharp\(14),
	datad => \inst2|x_g_sharp\(3),
	combout => \inst2|psac_g_sharp|x2[3]~9_combout\);

-- Location: FF_X46_Y27_N7
\inst2|x_g_sharp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[4]~20_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(4));

-- Location: LCCOMB_X45_Y27_N26
\inst2|psac_g_sharp|x2[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[4]~10_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g_sharp\(14),
	datad => \inst2|x_g_sharp\(4),
	combout => \inst2|psac_g_sharp|x2[4]~10_combout\);

-- Location: LCCOMB_X45_Y27_N12
\inst2|psac_g_sharp|x2[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[5]~11_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g_sharp\(14),
	datac => \inst2|x_g_sharp\(5),
	combout => \inst2|psac_g_sharp|x2[5]~11_combout\);

-- Location: FF_X46_Y27_N11
\inst2|x_g_sharp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[6]~24_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(6));

-- Location: LCCOMB_X45_Y27_N30
\inst2|psac_g_sharp|x2[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[6]~12_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g_sharp\(14),
	datac => \inst2|x_g_sharp\(6),
	combout => \inst2|psac_g_sharp|x2[6]~12_combout\);

-- Location: FF_X46_Y27_N13
\inst2|x_g_sharp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[7]~26_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(7));

-- Location: LCCOMB_X45_Y27_N16
\inst2|psac_g_sharp|x2[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|x2[7]~13_combout\ = \inst2|x_g_sharp\(14) $ (\inst2|x_g_sharp\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g_sharp\(14),
	datac => \inst2|x_g_sharp\(7),
	combout => \inst2|psac_g_sharp|x2[7]~13_combout\);

-- Location: DSPMULT_X44_Y27_N0
\inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_g_sharp|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X50_Y27_N4
\inst2|psac_g_sharp|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[1]~17_combout\ = (\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & (\inst2|psac_g_sharp|Res_2[0]~16\ & VCC)) # 
-- (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_g_sharp|Res_2[0]~16\)))) # (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- (!\inst2|psac_g_sharp|Res_2[0]~16\)) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_g_sharp|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_g_sharp|Res_2[1]~18\ = CARRY((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\ & !\inst2|psac_g_sharp|Res_2[0]~16\)) # 
-- (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\inst2|psac_g_sharp|Res_2[0]~16\) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[0]~16\,
	combout => \inst2|psac_g_sharp|Res_2[1]~17_combout\,
	cout => \inst2|psac_g_sharp|Res_2[1]~18\);

-- Location: LCCOMB_X50_Y27_N10
\inst2|psac_g_sharp|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[4]~23_combout\ = ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\inst2|psac_g_sharp|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_g_sharp|Res_2[4]~24\ = CARRY((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ & ((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\inst2|psac_g_sharp|Res_2[3]~22\))) # 
-- (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\ & (\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\inst2|psac_g_sharp|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datab => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[3]~22\,
	combout => \inst2|psac_g_sharp|Res_2[4]~23_combout\,
	cout => \inst2|psac_g_sharp|Res_2[4]~24\);

-- Location: FF_X50_Y27_N11
\inst2|psac_g_sharp|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(4));

-- Location: FF_X50_Y27_N5
\inst2|psac_g_sharp|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(1));

-- Location: LCCOMB_X50_Y26_N2
\inst2|psac_g_sharp|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~1_cout\ = CARRY((!\inst2|psac_g_sharp|Res_2\(0) & !\inst2|psac_g_sharp|Res_2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Res_2\(0),
	datab => \inst2|psac_g_sharp|Res_2\(1),
	datad => VCC,
	cout => \inst2|psac_g_sharp|Add1~1_cout\);

-- Location: LCCOMB_X50_Y26_N4
\inst2|psac_g_sharp|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~3_cout\ = CARRY((\inst2|psac_g_sharp|Res_2\(2)) # (!\inst2|psac_g_sharp|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~1_cout\,
	cout => \inst2|psac_g_sharp|Add1~3_cout\);

-- Location: LCCOMB_X50_Y26_N6
\inst2|psac_g_sharp|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~5_cout\ = CARRY((!\inst2|psac_g_sharp|Res_2\(3) & !\inst2|psac_g_sharp|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~3_cout\,
	cout => \inst2|psac_g_sharp|Add1~5_cout\);

-- Location: LCCOMB_X50_Y26_N8
\inst2|psac_g_sharp|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~6_combout\ = (\inst2|psac_g_sharp|Res_2\(4) & ((\inst2|psac_g_sharp|Add1~5_cout\) # (GND))) # (!\inst2|psac_g_sharp|Res_2\(4) & (!\inst2|psac_g_sharp|Add1~5_cout\))
-- \inst2|psac_g_sharp|Add1~7\ = CARRY((\inst2|psac_g_sharp|Res_2\(4)) # (!\inst2|psac_g_sharp|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g_sharp|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~5_cout\,
	combout => \inst2|psac_g_sharp|Add1~6_combout\,
	cout => \inst2|psac_g_sharp|Add1~7\);

-- Location: LCCOMB_X46_Y27_N28
\inst2|x_g_sharp[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g_sharp[15]~43_combout\ = \inst2|x_g_sharp[14]~42\ $ (!\inst2|x_g_sharp\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_g_sharp\(15),
	cin => \inst2|x_g_sharp[14]~42\,
	combout => \inst2|x_g_sharp[15]~43_combout\);

-- Location: FF_X46_Y27_N29
\inst2|x_g_sharp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g_sharp[15]~43_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g_sharp\(15));

-- Location: LCCOMB_X47_Y27_N8
\inst2|psac_g_sharp|inv_res_1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|inv_res_1~feeder_combout\ = \inst2|x_g_sharp\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_g_sharp\(15),
	combout => \inst2|psac_g_sharp|inv_res_1~feeder_combout\);

-- Location: FF_X47_Y27_N9
\inst2|psac_g_sharp|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|inv_res_1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|inv_res_1~q\);

-- Location: FF_X49_Y27_N11
\inst2|psac_g_sharp|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_g_sharp|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|inv_res_2~q\);

-- Location: LCCOMB_X49_Y27_N20
\inst2|GS_A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~0_combout\ = (\inst|MIDI\(8) & ((\inst2|psac_g_sharp|inv_res_2~q\ & (\inst2|psac_g_sharp|Add1~6_combout\)) # (!\inst2|psac_g_sharp|inv_res_2~q\ & ((\inst2|psac_g_sharp|Res_2\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(8),
	datab => \inst2|psac_g_sharp|Add1~6_combout\,
	datac => \inst2|psac_g_sharp|Res_2\(4),
	datad => \inst2|psac_g_sharp|inv_res_2~q\,
	combout => \inst2|GS_A~0_combout\);

-- Location: LCCOMB_X52_Y27_N10
\inst2|Add16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~9_combout\ = (\inst2|GS_A~3_combout\ & ((\inst2|psac_a|Add1~17_combout\ & (\inst2|Add16~7\ & VCC)) # (!\inst2|psac_a|Add1~17_combout\ & (!\inst2|Add16~7\)))) # (!\inst2|GS_A~3_combout\ & ((\inst2|psac_a|Add1~17_combout\ & (!\inst2|Add16~7\)) 
-- # (!\inst2|psac_a|Add1~17_combout\ & ((\inst2|Add16~7\) # (GND)))))
-- \inst2|Add16~10\ = CARRY((\inst2|GS_A~3_combout\ & (!\inst2|psac_a|Add1~17_combout\ & !\inst2|Add16~7\)) # (!\inst2|GS_A~3_combout\ & ((!\inst2|Add16~7\) # (!\inst2|psac_a|Add1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|GS_A~3_combout\,
	datab => \inst2|psac_a|Add1~17_combout\,
	datad => VCC,
	cin => \inst2|Add16~7\,
	combout => \inst2|Add16~9_combout\,
	cout => \inst2|Add16~10\);

-- Location: LCCOMB_X52_Y27_N0
\inst2|Add16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~11_combout\ = (\inst|MIDI\(9) & ((\inst2|Add16~9_combout\))) # (!\inst|MIDI\(9) & (\inst2|GS_A~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|GS_A~3_combout\,
	datab => \inst|MIDI\(9),
	datad => \inst2|Add16~9_combout\,
	combout => \inst2|Add16~11_combout\);

-- Location: LCCOMB_X56_Y25_N16
\inst2|AS_B~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~2_combout\ = (\inst|MIDI\(10) & ((\inst2|psac_a_sharp|inv_res_2~q\ & ((\inst2|psac_a_sharp|Add1~10_combout\))) # (!\inst2|psac_a_sharp|inv_res_2~q\ & (\inst2|psac_a_sharp|Res_2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(6),
	datab => \inst2|psac_a_sharp|inv_res_2~q\,
	datac => \inst|MIDI\(10),
	datad => \inst2|psac_a_sharp|Add1~10_combout\,
	combout => \inst2|AS_B~2_combout\);

-- Location: LCCOMB_X56_Y25_N26
\inst2|Add17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~8_combout\ = (\inst|MIDI\(11) & (\inst2|Add17~6_combout\)) # (!\inst|MIDI\(11) & ((\inst2|AS_B~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(11),
	datac => \inst2|Add17~6_combout\,
	datad => \inst2|AS_B~2_combout\,
	combout => \inst2|Add17~8_combout\);

-- Location: LCCOMB_X57_Y25_N2
\inst2|Add17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~5_combout\ = (\inst|MIDI\(11) & ((\inst2|Add17~3_combout\))) # (!\inst|MIDI\(11) & (\inst2|AS_B~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|AS_B~1_combout\,
	datab => \inst|MIDI\(11),
	datac => \inst2|Add17~3_combout\,
	combout => \inst2|Add17~5_combout\);

-- Location: LCCOMB_X56_Y27_N8
\inst2|S_S2[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[4]~22_combout\ = ((\inst2|Add16~14_combout\ $ (\inst2|Add17~14_combout\ $ (!\inst2|S_S2[3]~21\)))) # (GND)
-- \inst2|S_S2[4]~23\ = CARRY((\inst2|Add16~14_combout\ & ((\inst2|Add17~14_combout\) # (!\inst2|S_S2[3]~21\))) # (!\inst2|Add16~14_combout\ & (\inst2|Add17~14_combout\ & !\inst2|S_S2[3]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add16~14_combout\,
	datab => \inst2|Add17~14_combout\,
	datad => VCC,
	cin => \inst2|S_S2[3]~21\,
	combout => \inst2|S_S2[4]~22_combout\,
	cout => \inst2|S_S2[4]~23\);

-- Location: FF_X56_Y27_N9
\inst2|S_S2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(4));

-- Location: LCCOMB_X50_Y29_N10
\inst2|psac_c_sharp|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[5]~25_combout\ = (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & (\inst2|psac_c_sharp|Res_2[4]~24\ & VCC)) # 
-- (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_c_sharp|Res_2[4]~24\)))) # (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- (!\inst2|psac_c_sharp|Res_2[4]~24\)) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_c_sharp|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_c_sharp|Res_2[5]~26\ = CARRY((\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\ & !\inst2|psac_c_sharp|Res_2[4]~24\)) # 
-- (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((!\inst2|psac_c_sharp|Res_2[4]~24\) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[4]~24\,
	combout => \inst2|psac_c_sharp|Res_2[5]~25_combout\,
	cout => \inst2|psac_c_sharp|Res_2[5]~26\);

-- Location: LCCOMB_X50_Y29_N12
\inst2|psac_c_sharp|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[6]~27_combout\ = ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (!\inst2|psac_c_sharp|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_c_sharp|Res_2[6]~28\ = CARRY((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ & ((\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\inst2|psac_c_sharp|Res_2[5]~26\))) # 
-- (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ & (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\inst2|psac_c_sharp|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datab => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[5]~26\,
	combout => \inst2|psac_c_sharp|Res_2[6]~27_combout\,
	cout => \inst2|psac_c_sharp|Res_2[6]~28\);

-- Location: LCCOMB_X50_Y29_N14
\inst2|psac_c_sharp|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[7]~29_combout\ = (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & (\inst2|psac_c_sharp|Res_2[6]~28\ & VCC)) # 
-- (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_c_sharp|Res_2[6]~28\)))) # (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- (!\inst2|psac_c_sharp|Res_2[6]~28\)) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & ((\inst2|psac_c_sharp|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_c_sharp|Res_2[7]~30\ = CARRY((\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & !\inst2|psac_c_sharp|Res_2[6]~28\)) # 
-- (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((!\inst2|psac_c_sharp|Res_2[6]~28\) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[6]~28\,
	combout => \inst2|psac_c_sharp|Res_2[7]~29_combout\,
	cout => \inst2|psac_c_sharp|Res_2[7]~30\);

-- Location: FF_X50_Y29_N15
\inst2|psac_c_sharp|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(7));

-- Location: FF_X50_Y29_N13
\inst2|psac_c_sharp|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(6));

-- Location: FF_X50_Y29_N11
\inst2|psac_c_sharp|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(5));

-- Location: LCCOMB_X49_Y29_N10
\inst2|psac_c_sharp|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~9_combout\ = (\inst2|psac_c_sharp|Res_2\(5) & (!\inst2|psac_c_sharp|Add1~7\ & VCC)) # (!\inst2|psac_c_sharp|Res_2\(5) & (\inst2|psac_c_sharp|Add1~7\ $ (GND)))
-- \inst2|psac_c_sharp|Add1~10\ = CARRY((!\inst2|psac_c_sharp|Res_2\(5) & !\inst2|psac_c_sharp|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~7\,
	combout => \inst2|psac_c_sharp|Add1~9_combout\,
	cout => \inst2|psac_c_sharp|Add1~10\);

-- Location: LCCOMB_X49_Y29_N14
\inst2|psac_c_sharp|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~15_combout\ = (\inst2|psac_c_sharp|Res_2\(7) & (!\inst2|psac_c_sharp|Add1~13\ & VCC)) # (!\inst2|psac_c_sharp|Res_2\(7) & (\inst2|psac_c_sharp|Add1~13\ $ (GND)))
-- \inst2|psac_c_sharp|Add1~16\ = CARRY((!\inst2|psac_c_sharp|Res_2\(7) & !\inst2|psac_c_sharp|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~13\,
	combout => \inst2|psac_c_sharp|Add1~15_combout\,
	cout => \inst2|psac_c_sharp|Add1~16\);

-- Location: LCCOMB_X48_Y29_N22
\inst2|psac_c_sharp|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~17_combout\ = (\inst2|psac_c_sharp|inv_res_2~q\ & (\inst2|psac_c_sharp|Add1~15_combout\)) # (!\inst2|psac_c_sharp|inv_res_2~q\ & ((\inst2|psac_c_sharp|Res_2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|inv_res_2~q\,
	datac => \inst2|psac_c_sharp|Add1~15_combout\,
	datad => \inst2|psac_c_sharp|Res_2\(7),
	combout => \inst2|psac_c_sharp|Add1~17_combout\);

-- Location: LCCOMB_X46_Y30_N0
\inst2|x_c[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[4]~13_cout\ = CARRY(\inst2|x_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(0),
	datad => VCC,
	cout => \inst2|x_c[4]~13_cout\);

-- Location: LCCOMB_X46_Y30_N2
\inst2|x_c[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[4]~15_cout\ = CARRY((!\inst2|x_b\(1) & !\inst2|x_c[4]~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(1),
	datad => VCC,
	cin => \inst2|x_c[4]~13_cout\,
	cout => \inst2|x_c[4]~15_cout\);

-- Location: LCCOMB_X46_Y30_N4
\inst2|x_c[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[4]~17_cout\ = CARRY((\inst2|x_b\(2)) # (!\inst2|x_c[4]~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(2),
	datad => VCC,
	cin => \inst2|x_c[4]~15_cout\,
	cout => \inst2|x_c[4]~17_cout\);

-- Location: LCCOMB_X46_Y30_N6
\inst2|x_c[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[4]~19_cout\ = CARRY((!\inst2|x_a\(3) & !\inst2|x_c[4]~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a\(3),
	datad => VCC,
	cin => \inst2|x_c[4]~17_cout\,
	cout => \inst2|x_c[4]~19_cout\);

-- Location: LCCOMB_X46_Y30_N8
\inst2|x_c[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[4]~20_combout\ = (\inst2|x_c\(4) & ((GND) # (!\inst2|x_c[4]~19_cout\))) # (!\inst2|x_c\(4) & (\inst2|x_c[4]~19_cout\ $ (GND)))
-- \inst2|x_c[4]~21\ = CARRY((\inst2|x_c\(4)) # (!\inst2|x_c[4]~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(4),
	datad => VCC,
	cin => \inst2|x_c[4]~19_cout\,
	combout => \inst2|x_c[4]~20_combout\,
	cout => \inst2|x_c[4]~21\);

-- Location: FF_X46_Y30_N9
\inst2|x_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[4]~20_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(4));

-- Location: LCCOMB_X46_Y30_N10
\inst2|x_c[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[5]~22_combout\ = (\inst2|x_c\(5) & (!\inst2|x_c[4]~21\)) # (!\inst2|x_c\(5) & ((\inst2|x_c[4]~21\) # (GND)))
-- \inst2|x_c[5]~23\ = CARRY((!\inst2|x_c[4]~21\) # (!\inst2|x_c\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_c\(5),
	datad => VCC,
	cin => \inst2|x_c[4]~21\,
	combout => \inst2|x_c[5]~22_combout\,
	cout => \inst2|x_c[5]~23\);

-- Location: LCCOMB_X46_Y30_N12
\inst2|x_c[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[6]~24_combout\ = (\inst2|x_c\(6) & ((GND) # (!\inst2|x_c[5]~23\))) # (!\inst2|x_c\(6) & (\inst2|x_c[5]~23\ $ (GND)))
-- \inst2|x_c[6]~25\ = CARRY((\inst2|x_c\(6)) # (!\inst2|x_c[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_c\(6),
	datad => VCC,
	cin => \inst2|x_c[5]~23\,
	combout => \inst2|x_c[6]~24_combout\,
	cout => \inst2|x_c[6]~25\);

-- Location: LCCOMB_X46_Y30_N14
\inst2|x_c[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[7]~26_combout\ = (\inst2|x_c\(7) & (!\inst2|x_c[6]~25\)) # (!\inst2|x_c\(7) & ((\inst2|x_c[6]~25\) # (GND)))
-- \inst2|x_c[7]~27\ = CARRY((!\inst2|x_c[6]~25\) # (!\inst2|x_c\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(7),
	datad => VCC,
	cin => \inst2|x_c[6]~25\,
	combout => \inst2|x_c[7]~26_combout\,
	cout => \inst2|x_c[7]~27\);

-- Location: FF_X46_Y30_N15
\inst2|x_c[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[7]~26_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(7));

-- Location: LCCOMB_X46_Y30_N16
\inst2|x_c[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[8]~28_combout\ = (\inst2|x_c\(8) & ((GND) # (!\inst2|x_c[7]~27\))) # (!\inst2|x_c\(8) & (\inst2|x_c[7]~27\ $ (GND)))
-- \inst2|x_c[8]~29\ = CARRY((\inst2|x_c\(8)) # (!\inst2|x_c[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(8),
	datad => VCC,
	cin => \inst2|x_c[7]~27\,
	combout => \inst2|x_c[8]~28_combout\,
	cout => \inst2|x_c[8]~29\);

-- Location: FF_X46_Y30_N17
\inst2|x_c[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[8]~28_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(8));

-- Location: LCCOMB_X46_Y30_N18
\inst2|x_c[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[9]~30_combout\ = (\inst2|x_c\(9) & (!\inst2|x_c[8]~29\)) # (!\inst2|x_c\(9) & ((\inst2|x_c[8]~29\) # (GND)))
-- \inst2|x_c[9]~31\ = CARRY((!\inst2|x_c[8]~29\) # (!\inst2|x_c\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(9),
	datad => VCC,
	cin => \inst2|x_c[8]~29\,
	combout => \inst2|x_c[9]~30_combout\,
	cout => \inst2|x_c[9]~31\);

-- Location: FF_X46_Y30_N19
\inst2|x_c[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[9]~30_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(9));

-- Location: LCCOMB_X46_Y30_N20
\inst2|x_c[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[10]~32_combout\ = (\inst2|x_c\(10) & (\inst2|x_c[9]~31\ $ (GND))) # (!\inst2|x_c\(10) & (!\inst2|x_c[9]~31\ & VCC))
-- \inst2|x_c[10]~33\ = CARRY((\inst2|x_c\(10) & !\inst2|x_c[9]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(10),
	datad => VCC,
	cin => \inst2|x_c[9]~31\,
	combout => \inst2|x_c[10]~32_combout\,
	cout => \inst2|x_c[10]~33\);

-- Location: FF_X46_Y30_N21
\inst2|x_c[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[10]~32_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(10));

-- Location: LCCOMB_X46_Y30_N22
\inst2|x_c[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[11]~34_combout\ = (\inst2|x_c\(11) & (!\inst2|x_c[10]~33\)) # (!\inst2|x_c\(11) & ((\inst2|x_c[10]~33\) # (GND)))
-- \inst2|x_c[11]~35\ = CARRY((!\inst2|x_c[10]~33\) # (!\inst2|x_c\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_c\(11),
	datad => VCC,
	cin => \inst2|x_c[10]~33\,
	combout => \inst2|x_c[11]~34_combout\,
	cout => \inst2|x_c[11]~35\);

-- Location: LCCOMB_X46_Y30_N24
\inst2|x_c[12]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[12]~36_combout\ = (\inst2|x_c\(12) & (\inst2|x_c[11]~35\ $ (GND))) # (!\inst2|x_c\(12) & (!\inst2|x_c[11]~35\ & VCC))
-- \inst2|x_c[12]~37\ = CARRY((\inst2|x_c\(12) & !\inst2|x_c[11]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(12),
	datad => VCC,
	cin => \inst2|x_c[11]~35\,
	combout => \inst2|x_c[12]~36_combout\,
	cout => \inst2|x_c[12]~37\);

-- Location: FF_X46_Y30_N25
\inst2|x_c[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[12]~36_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(12));

-- Location: LCCOMB_X46_Y30_N26
\inst2|x_c[13]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[13]~38_combout\ = (\inst2|x_c\(13) & (!\inst2|x_c[12]~37\)) # (!\inst2|x_c\(13) & ((\inst2|x_c[12]~37\) # (GND)))
-- \inst2|x_c[13]~39\ = CARRY((!\inst2|x_c[12]~37\) # (!\inst2|x_c\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_c\(13),
	datad => VCC,
	cin => \inst2|x_c[12]~37\,
	combout => \inst2|x_c[13]~38_combout\,
	cout => \inst2|x_c[13]~39\);

-- Location: LCCOMB_X46_Y30_N28
\inst2|x_c[14]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[14]~40_combout\ = (\inst2|x_c\(14) & (\inst2|x_c[13]~39\ $ (GND))) # (!\inst2|x_c\(14) & (!\inst2|x_c[13]~39\ & VCC))
-- \inst2|x_c[14]~41\ = CARRY((\inst2|x_c\(14) & !\inst2|x_c[13]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(14),
	datad => VCC,
	cin => \inst2|x_c[13]~39\,
	combout => \inst2|x_c[14]~40_combout\,
	cout => \inst2|x_c[14]~41\);

-- Location: FF_X46_Y30_N29
\inst2|x_c[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[14]~40_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(14));

-- Location: LCCOMB_X46_Y30_N30
\inst2|x_c[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_c[15]~42_combout\ = \inst2|x_c\(15) $ (\inst2|x_c[14]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_c\(15),
	cin => \inst2|x_c[14]~41\,
	combout => \inst2|x_c[15]~42_combout\);

-- Location: FF_X46_Y30_N31
\inst2|x_c[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[15]~42_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(15));

-- Location: FF_X49_Y25_N17
\inst2|psac_c|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|x_c\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|inv_res_1~q\);

-- Location: FF_X48_Y30_N1
\inst2|psac_c|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_c|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|inv_res_2~q\);

-- Location: LCCOMB_X45_Y30_N0
\inst2|psac_c|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[8]~0_combout\ = \inst2|x_c\(8) $ (\inst2|x_c\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(8),
	datad => \inst2|x_c\(14),
	combout => \inst2|psac_c|x2[8]~0_combout\);

-- Location: LCCOMB_X45_Y30_N18
\inst2|psac_c|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[9]~1_combout\ = \inst2|x_c\(14) $ (\inst2|x_c\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(14),
	datad => \inst2|x_c\(9),
	combout => \inst2|psac_c|x2[9]~1_combout\);

-- Location: LCCOMB_X45_Y30_N12
\inst2|psac_c|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[10]~2_combout\ = \inst2|x_c\(10) $ (\inst2|x_c\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_c\(10),
	datad => \inst2|x_c\(14),
	combout => \inst2|psac_c|x2[10]~2_combout\);

-- Location: FF_X46_Y30_N23
\inst2|x_c[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[11]~34_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(11));

-- Location: LCCOMB_X45_Y30_N22
\inst2|psac_c|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[11]~3_combout\ = \inst2|x_c\(14) $ (\inst2|x_c\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(14),
	datad => \inst2|x_c\(11),
	combout => \inst2|psac_c|x2[11]~3_combout\);

-- Location: LCCOMB_X45_Y30_N24
\inst2|psac_c|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[12]~4_combout\ = \inst2|x_c\(14) $ (\inst2|x_c\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(14),
	datac => \inst2|x_c\(12),
	combout => \inst2|psac_c|x2[12]~4_combout\);

-- Location: FF_X46_Y30_N27
\inst2|x_c[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[13]~38_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(13));

-- Location: LCCOMB_X45_Y30_N10
\inst2|psac_c|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[13]~5_combout\ = \inst2|x_c\(14) $ (\inst2|x_c\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(14),
	datad => \inst2|x_c\(13),
	combout => \inst2|psac_c|x2[13]~5_combout\);

-- Location: LCCOMB_X45_Y30_N4
\inst2|psac_c|x2[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[0]~6_combout\ = \inst2|x_b\(0) $ (\inst2|x_c\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(0),
	datad => \inst2|x_c\(14),
	combout => \inst2|psac_c|x2[0]~6_combout\);

-- Location: LCCOMB_X45_Y30_N14
\inst2|psac_c|x2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[1]~7_combout\ = \inst2|x_b\(1) $ (\inst2|x_c\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(1),
	datad => \inst2|x_c\(14),
	combout => \inst2|psac_c|x2[1]~7_combout\);

-- Location: LCCOMB_X45_Y30_N8
\inst2|psac_c|x2[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[2]~8_combout\ = \inst2|x_b\(2) $ (\inst2|x_c\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_b\(2),
	datad => \inst2|x_c\(14),
	combout => \inst2|psac_c|x2[2]~8_combout\);

-- Location: LCCOMB_X45_Y30_N2
\inst2|psac_c|x2[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[3]~9_combout\ = \inst2|x_c\(14) $ (\inst2|x_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_c\(14),
	datad => \inst2|x_a\(3),
	combout => \inst2|psac_c|x2[3]~9_combout\);

-- Location: LCCOMB_X45_Y30_N28
\inst2|psac_c|x2[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[4]~10_combout\ = \inst2|x_c\(4) $ (\inst2|x_c\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_c\(4),
	datad => \inst2|x_c\(14),
	combout => \inst2|psac_c|x2[4]~10_combout\);

-- Location: FF_X46_Y30_N11
\inst2|x_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[5]~22_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(5));

-- Location: LCCOMB_X45_Y30_N6
\inst2|psac_c|x2[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[5]~11_combout\ = \inst2|x_c\(5) $ (\inst2|x_c\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_c\(5),
	datad => \inst2|x_c\(14),
	combout => \inst2|psac_c|x2[5]~11_combout\);

-- Location: FF_X46_Y30_N13
\inst2|x_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_c[6]~24_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_c\(6));

-- Location: LCCOMB_X45_Y30_N16
\inst2|psac_c|x2[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[6]~12_combout\ = \inst2|x_c\(6) $ (\inst2|x_c\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_c\(6),
	datad => \inst2|x_c\(14),
	combout => \inst2|psac_c|x2[6]~12_combout\);

-- Location: LCCOMB_X45_Y30_N26
\inst2|psac_c|x2[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|x2[7]~13_combout\ = \inst2|x_c\(7) $ (\inst2|x_c\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_c\(7),
	datad => \inst2|x_c\(14),
	combout => \inst2|psac_c|x2[7]~13_combout\);

-- Location: DSPMULT_X44_Y30_N0
\inst2|psac_c|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_c|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X50_Y30_N2
\inst2|psac_c|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[0]~15_combout\ = (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a22\ & (\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (VCC))) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a22\ & 
-- (\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT8\ & VCC))
-- \inst2|psac_c|Res_2[0]~16\ = CARRY((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a22\ & \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datab => \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	combout => \inst2|psac_c|Res_2[0]~15_combout\,
	cout => \inst2|psac_c|Res_2[0]~16\);

-- Location: LCCOMB_X50_Y30_N10
\inst2|psac_c|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[4]~23_combout\ = ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\inst2|psac_c|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_c|Res_2[4]~24\ = CARRY((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a18\ & ((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\inst2|psac_c|Res_2[3]~22\))) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a18\ & 
-- (\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\inst2|psac_c|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datab => \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[3]~22\,
	combout => \inst2|psac_c|Res_2[4]~23_combout\,
	cout => \inst2|psac_c|Res_2[4]~24\);

-- Location: LCCOMB_X50_Y30_N12
\inst2|psac_c|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[5]~25_combout\ = (\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a17\ & (\inst2|psac_c|Res_2[4]~24\ & VCC)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- (!\inst2|psac_c|Res_2[4]~24\)))) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_c|Res_2[4]~24\)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\inst2|psac_c|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_c|Res_2[5]~26\ = CARRY((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a17\ & !\inst2|psac_c|Res_2[4]~24\)) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\inst2|psac_c|Res_2[4]~24\) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[4]~24\,
	combout => \inst2|psac_c|Res_2[5]~25_combout\,
	cout => \inst2|psac_c|Res_2[5]~26\);

-- Location: LCCOMB_X50_Y30_N14
\inst2|psac_c|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[6]~27_combout\ = ((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (!\inst2|psac_c|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_c|Res_2[6]~28\ = CARRY((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a16\) # (!\inst2|psac_c|Res_2[5]~26\))) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a16\ & !\inst2|psac_c|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[5]~26\,
	combout => \inst2|psac_c|Res_2[6]~27_combout\,
	cout => \inst2|psac_c|Res_2[6]~28\);

-- Location: FF_X50_Y30_N15
\inst2|psac_c|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(6));

-- Location: LCCOMB_X49_Y26_N12
\inst|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector11~0_combout\ = (\inst|Equal2~2_combout\ & ((\inst|scancode\(0) & (\inst|scancode\(9))) # (!\inst|scancode\(0) & ((\inst|MIDI\(0)))))) # (!\inst|Equal2~2_combout\ & (((\inst|MIDI\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|Equal2~2_combout\,
	datac => \inst|MIDI\(0),
	datad => \inst|scancode\(0),
	combout => \inst|Selector11~0_combout\);

-- Location: FF_X49_Y26_N13
\inst|MIDI[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(0));

-- Location: LCCOMB_X48_Y30_N20
\inst2|C_CS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~2_combout\ = (\inst|MIDI\(0) & ((\inst2|psac_c|inv_res_2~q\ & (\inst2|psac_c|Add1~10_combout\)) # (!\inst2|psac_c|inv_res_2~q\ & ((\inst2|psac_c|Res_2\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Add1~10_combout\,
	datab => \inst2|psac_c|inv_res_2~q\,
	datac => \inst2|psac_c|Res_2\(6),
	datad => \inst|MIDI\(0),
	combout => \inst2|C_CS~2_combout\);

-- Location: LCCOMB_X48_Y29_N24
\inst2|psac_c_sharp|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~11_combout\ = (\inst2|psac_c_sharp|inv_res_2~q\ & ((\inst2|psac_c_sharp|Add1~9_combout\))) # (!\inst2|psac_c_sharp|inv_res_2~q\ & (\inst2|psac_c_sharp|Res_2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Res_2\(5),
	datab => \inst2|psac_c_sharp|Add1~9_combout\,
	datac => \inst2|psac_c_sharp|inv_res_2~q\,
	combout => \inst2|psac_c_sharp|Add1~11_combout\);

-- Location: LCCOMB_X49_Y30_N6
\inst2|Add12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~9_combout\ = (\inst2|C_CS~3_combout\ & ((\inst2|psac_c_sharp|Add1~17_combout\ & (\inst2|Add12~7\ & VCC)) # (!\inst2|psac_c_sharp|Add1~17_combout\ & (!\inst2|Add12~7\)))) # (!\inst2|C_CS~3_combout\ & ((\inst2|psac_c_sharp|Add1~17_combout\ & 
-- (!\inst2|Add12~7\)) # (!\inst2|psac_c_sharp|Add1~17_combout\ & ((\inst2|Add12~7\) # (GND)))))
-- \inst2|Add12~10\ = CARRY((\inst2|C_CS~3_combout\ & (!\inst2|psac_c_sharp|Add1~17_combout\ & !\inst2|Add12~7\)) # (!\inst2|C_CS~3_combout\ & ((!\inst2|Add12~7\) # (!\inst2|psac_c_sharp|Add1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|C_CS~3_combout\,
	datab => \inst2|psac_c_sharp|Add1~17_combout\,
	datad => VCC,
	cin => \inst2|Add12~7\,
	combout => \inst2|Add12~9_combout\,
	cout => \inst2|Add12~10\);

-- Location: LCCOMB_X49_Y30_N28
\inst2|Add12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~11_combout\ = (\inst|MIDI\(1) & ((\inst2|Add12~9_combout\))) # (!\inst|MIDI\(1) & (\inst2|C_CS~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|C_CS~3_combout\,
	datac => \inst|MIDI\(1),
	datad => \inst2|Add12~9_combout\,
	combout => \inst2|Add12~11_combout\);

-- Location: LCCOMB_X53_Y30_N8
\inst2|S_S3[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[3]~20_combout\ = (\inst2|Add13~11_combout\ & ((\inst2|Add12~11_combout\ & (\inst2|S_S3[2]~19\ & VCC)) # (!\inst2|Add12~11_combout\ & (!\inst2|S_S3[2]~19\)))) # (!\inst2|Add13~11_combout\ & ((\inst2|Add12~11_combout\ & (!\inst2|S_S3[2]~19\)) # 
-- (!\inst2|Add12~11_combout\ & ((\inst2|S_S3[2]~19\) # (GND)))))
-- \inst2|S_S3[3]~21\ = CARRY((\inst2|Add13~11_combout\ & (!\inst2|Add12~11_combout\ & !\inst2|S_S3[2]~19\)) # (!\inst2|Add13~11_combout\ & ((!\inst2|S_S3[2]~19\) # (!\inst2|Add12~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add13~11_combout\,
	datab => \inst2|Add12~11_combout\,
	datad => VCC,
	cin => \inst2|S_S3[2]~19\,
	combout => \inst2|S_S3[3]~20_combout\,
	cout => \inst2|S_S3[3]~21\);

-- Location: FF_X53_Y30_N9
\inst2|S_S3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(3));

-- Location: LCCOMB_X54_Y30_N8
\inst2|S_S1[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[3]~21_combout\ = (\inst2|S_S4\(3) & ((\inst2|S_S3\(3) & (\inst2|S_S1[2]~20\ & VCC)) # (!\inst2|S_S3\(3) & (!\inst2|S_S1[2]~20\)))) # (!\inst2|S_S4\(3) & ((\inst2|S_S3\(3) & (!\inst2|S_S1[2]~20\)) # (!\inst2|S_S3\(3) & ((\inst2|S_S1[2]~20\) # 
-- (GND)))))
-- \inst2|S_S1[3]~22\ = CARRY((\inst2|S_S4\(3) & (!\inst2|S_S3\(3) & !\inst2|S_S1[2]~20\)) # (!\inst2|S_S4\(3) & ((!\inst2|S_S1[2]~20\) # (!\inst2|S_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S4\(3),
	datab => \inst2|S_S3\(3),
	datad => VCC,
	cin => \inst2|S_S1[2]~20\,
	combout => \inst2|S_S1[3]~21_combout\,
	cout => \inst2|S_S1[3]~22\);

-- Location: FF_X54_Y30_N9
\inst2|S_S1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(3));

-- Location: LCCOMB_X55_Y27_N8
\inst2|a_combined[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[4]~24_combout\ = ((\inst2|S_S1\(4) $ (\inst2|S_S2\(4) $ (!\inst2|a_combined[3]~23\)))) # (GND)
-- \inst2|a_combined[4]~25\ = CARRY((\inst2|S_S1\(4) & ((\inst2|S_S2\(4)) # (!\inst2|a_combined[3]~23\))) # (!\inst2|S_S1\(4) & (\inst2|S_S2\(4) & !\inst2|a_combined[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S1\(4),
	datab => \inst2|S_S2\(4),
	datad => VCC,
	cin => \inst2|a_combined[3]~23\,
	combout => \inst2|a_combined[4]~24_combout\,
	cout => \inst2|a_combined[4]~25\);

-- Location: FF_X55_Y27_N9
\inst2|a_combined[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(4));

-- Location: LCCOMB_X70_Y24_N8
\inst2|LDAC[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[4]~24_combout\ = ((\inst4|b2v_inst_left|RXReg\(4) $ (\inst2|a_combined\(4) $ (!\inst2|LDAC[3]~23\)))) # (GND)
-- \inst2|LDAC[4]~25\ = CARRY((\inst4|b2v_inst_left|RXReg\(4) & ((\inst2|a_combined\(4)) # (!\inst2|LDAC[3]~23\))) # (!\inst4|b2v_inst_left|RXReg\(4) & (\inst2|a_combined\(4) & !\inst2|LDAC[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|RXReg\(4),
	datab => \inst2|a_combined\(4),
	datad => VCC,
	cin => \inst2|LDAC[3]~23\,
	combout => \inst2|LDAC[4]~24_combout\,
	cout => \inst2|LDAC[4]~25\);

-- Location: FF_X70_Y24_N9
\inst2|LDAC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[4]~24_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(4));

-- Location: LCCOMB_X52_Y25_N20
\inst2|psac_a_sharp|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[9]~33_combout\ = (\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & (\inst2|psac_a_sharp|Res_2[8]~32\ & VCC)) # 
-- (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_a_sharp|Res_2[8]~32\)))) # (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- (!\inst2|psac_a_sharp|Res_2[8]~32\)) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & ((\inst2|psac_a_sharp|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_a_sharp|Res_2[9]~34\ = CARRY((\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & !\inst2|psac_a_sharp|Res_2[8]~32\)) # 
-- (!\inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((!\inst2|psac_a_sharp|Res_2[8]~32\) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[8]~32\,
	combout => \inst2|psac_a_sharp|Res_2[9]~33_combout\,
	cout => \inst2|psac_a_sharp|Res_2[9]~34\);

-- Location: FF_X52_Y25_N21
\inst2|psac_a_sharp|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(9));

-- Location: LCCOMB_X55_Y25_N18
\inst2|psac_a_sharp|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~16_combout\ = (\inst2|psac_a_sharp|Res_2\(9) & (!\inst2|psac_a_sharp|Add1~15\ & VCC)) # (!\inst2|psac_a_sharp|Res_2\(9) & (\inst2|psac_a_sharp|Add1~15\ $ (GND)))
-- \inst2|psac_a_sharp|Add1~17\ = CARRY((!\inst2|psac_a_sharp|Res_2\(9) & !\inst2|psac_a_sharp|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~15\,
	combout => \inst2|psac_a_sharp|Add1~16_combout\,
	cout => \inst2|psac_a_sharp|Add1~17\);

-- Location: LCCOMB_X56_Y25_N28
\inst2|AS_B~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~5_combout\ = (\inst|MIDI\(10) & ((\inst2|psac_a_sharp|inv_res_2~q\ & ((\inst2|psac_a_sharp|Add1~16_combout\))) # (!\inst2|psac_a_sharp|inv_res_2~q\ & (\inst2|psac_a_sharp|Res_2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|inv_res_2~q\,
	datab => \inst2|psac_a_sharp|Res_2\(9),
	datac => \inst|MIDI\(10),
	datad => \inst2|psac_a_sharp|Add1~16_combout\,
	combout => \inst2|AS_B~5_combout\);

-- Location: LCCOMB_X57_Y25_N16
\inst2|Add17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~15_combout\ = (\inst2|psac_b|Add1~23_combout\ & ((\inst2|AS_B~5_combout\ & (\inst2|Add17~13\ & VCC)) # (!\inst2|AS_B~5_combout\ & (!\inst2|Add17~13\)))) # (!\inst2|psac_b|Add1~23_combout\ & ((\inst2|AS_B~5_combout\ & (!\inst2|Add17~13\)) # 
-- (!\inst2|AS_B~5_combout\ & ((\inst2|Add17~13\) # (GND)))))
-- \inst2|Add17~16\ = CARRY((\inst2|psac_b|Add1~23_combout\ & (!\inst2|AS_B~5_combout\ & !\inst2|Add17~13\)) # (!\inst2|psac_b|Add1~23_combout\ & ((!\inst2|Add17~13\) # (!\inst2|AS_B~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Add1~23_combout\,
	datab => \inst2|AS_B~5_combout\,
	datad => VCC,
	cin => \inst2|Add17~13\,
	combout => \inst2|Add17~15_combout\,
	cout => \inst2|Add17~16\);

-- Location: LCCOMB_X56_Y25_N6
\inst2|Add17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~17_combout\ = (\inst|MIDI\(11) & ((\inst2|Add17~15_combout\))) # (!\inst|MIDI\(11) & (\inst2|AS_B~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|AS_B~5_combout\,
	datac => \inst|MIDI\(11),
	datad => \inst2|Add17~15_combout\,
	combout => \inst2|Add17~17_combout\);

-- Location: LCCOMB_X56_Y27_N10
\inst2|S_S2[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[5]~24_combout\ = (\inst2|Add16~17_combout\ & ((\inst2|Add17~17_combout\ & (\inst2|S_S2[4]~23\ & VCC)) # (!\inst2|Add17~17_combout\ & (!\inst2|S_S2[4]~23\)))) # (!\inst2|Add16~17_combout\ & ((\inst2|Add17~17_combout\ & (!\inst2|S_S2[4]~23\)) # 
-- (!\inst2|Add17~17_combout\ & ((\inst2|S_S2[4]~23\) # (GND)))))
-- \inst2|S_S2[5]~25\ = CARRY((\inst2|Add16~17_combout\ & (!\inst2|Add17~17_combout\ & !\inst2|S_S2[4]~23\)) # (!\inst2|Add16~17_combout\ & ((!\inst2|S_S2[4]~23\) # (!\inst2|Add17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add16~17_combout\,
	datab => \inst2|Add17~17_combout\,
	datad => VCC,
	cin => \inst2|S_S2[4]~23\,
	combout => \inst2|S_S2[5]~24_combout\,
	cout => \inst2|S_S2[5]~25\);

-- Location: FF_X56_Y27_N11
\inst2|S_S2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[5]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(5));

-- Location: LCCOMB_X55_Y27_N10
\inst2|a_combined[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[5]~26_combout\ = (\inst2|S_S1\(5) & ((\inst2|S_S2\(5) & (\inst2|a_combined[4]~25\ & VCC)) # (!\inst2|S_S2\(5) & (!\inst2|a_combined[4]~25\)))) # (!\inst2|S_S1\(5) & ((\inst2|S_S2\(5) & (!\inst2|a_combined[4]~25\)) # (!\inst2|S_S2\(5) & 
-- ((\inst2|a_combined[4]~25\) # (GND)))))
-- \inst2|a_combined[5]~27\ = CARRY((\inst2|S_S1\(5) & (!\inst2|S_S2\(5) & !\inst2|a_combined[4]~25\)) # (!\inst2|S_S1\(5) & ((!\inst2|a_combined[4]~25\) # (!\inst2|S_S2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S1\(5),
	datab => \inst2|S_S2\(5),
	datad => VCC,
	cin => \inst2|a_combined[4]~25\,
	combout => \inst2|a_combined[5]~26_combout\,
	cout => \inst2|a_combined[5]~27\);

-- Location: FF_X55_Y27_N11
\inst2|a_combined[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(5));

-- Location: LCCOMB_X70_Y24_N10
\inst2|LDAC[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[5]~26_combout\ = (\inst4|b2v_inst_left|RXReg\(5) & ((\inst2|a_combined\(5) & (\inst2|LDAC[4]~25\ & VCC)) # (!\inst2|a_combined\(5) & (!\inst2|LDAC[4]~25\)))) # (!\inst4|b2v_inst_left|RXReg\(5) & ((\inst2|a_combined\(5) & (!\inst2|LDAC[4]~25\)) 
-- # (!\inst2|a_combined\(5) & ((\inst2|LDAC[4]~25\) # (GND)))))
-- \inst2|LDAC[5]~27\ = CARRY((\inst4|b2v_inst_left|RXReg\(5) & (!\inst2|a_combined\(5) & !\inst2|LDAC[4]~25\)) # (!\inst4|b2v_inst_left|RXReg\(5) & ((!\inst2|LDAC[4]~25\) # (!\inst2|a_combined\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|RXReg\(5),
	datab => \inst2|a_combined\(5),
	datad => VCC,
	cin => \inst2|LDAC[4]~25\,
	combout => \inst2|LDAC[5]~26_combout\,
	cout => \inst2|LDAC[5]~27\);

-- Location: FF_X70_Y24_N11
\inst2|LDAC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[5]~26_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(5));

-- Location: LCCOMB_X69_Y24_N16
\inst4|b2v_inst_left|RXReg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[4]~feeder_combout\ = \inst4|b2v_inst_left|RXReg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_left|RXReg\(3),
	combout => \inst4|b2v_inst_left|RXReg[4]~feeder_combout\);

-- Location: FF_X69_Y24_N17
\inst4|b2v_inst_left|RXReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|RXReg[4]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(4));

-- Location: LCCOMB_X69_Y24_N2
\inst4|b2v_inst_left|RXReg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[5]~feeder_combout\ = \inst4|b2v_inst_left|RXReg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_left|RXReg\(4),
	combout => \inst4|b2v_inst_left|RXReg[5]~feeder_combout\);

-- Location: FF_X69_Y24_N3
\inst4|b2v_inst_left|RXReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|RXReg[5]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(5));

-- Location: LCCOMB_X69_Y24_N28
\inst4|b2v_inst_left|RXReg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[6]~feeder_combout\ = \inst4|b2v_inst_left|RXReg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_left|RXReg\(5),
	combout => \inst4|b2v_inst_left|RXReg[6]~feeder_combout\);

-- Location: FF_X69_Y24_N29
\inst4|b2v_inst_left|RXReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|RXReg[6]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(6));

-- Location: LCCOMB_X70_Y24_N12
\inst2|LDAC[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[6]~28_combout\ = ((\inst2|a_combined\(6) $ (\inst4|b2v_inst_left|RXReg\(6) $ (!\inst2|LDAC[5]~27\)))) # (GND)
-- \inst2|LDAC[6]~29\ = CARRY((\inst2|a_combined\(6) & ((\inst4|b2v_inst_left|RXReg\(6)) # (!\inst2|LDAC[5]~27\))) # (!\inst2|a_combined\(6) & (\inst4|b2v_inst_left|RXReg\(6) & !\inst2|LDAC[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(6),
	datab => \inst4|b2v_inst_left|RXReg\(6),
	datad => VCC,
	cin => \inst2|LDAC[5]~27\,
	combout => \inst2|LDAC[6]~28_combout\,
	cout => \inst2|LDAC[6]~29\);

-- Location: FF_X70_Y24_N13
\inst2|LDAC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[6]~28_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(6));

-- Location: LCCOMB_X69_Y24_N22
\inst4|b2v_inst_left|RXReg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[7]~feeder_combout\ = \inst4|b2v_inst_left|RXReg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_left|RXReg\(6),
	combout => \inst4|b2v_inst_left|RXReg[7]~feeder_combout\);

-- Location: FF_X69_Y24_N23
\inst4|b2v_inst_left|RXReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|RXReg[7]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(7));

-- Location: LCCOMB_X70_Y24_N14
\inst2|LDAC[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[7]~30_combout\ = (\inst2|a_combined\(7) & ((\inst4|b2v_inst_left|RXReg\(7) & (\inst2|LDAC[6]~29\ & VCC)) # (!\inst4|b2v_inst_left|RXReg\(7) & (!\inst2|LDAC[6]~29\)))) # (!\inst2|a_combined\(7) & ((\inst4|b2v_inst_left|RXReg\(7) & 
-- (!\inst2|LDAC[6]~29\)) # (!\inst4|b2v_inst_left|RXReg\(7) & ((\inst2|LDAC[6]~29\) # (GND)))))
-- \inst2|LDAC[7]~31\ = CARRY((\inst2|a_combined\(7) & (!\inst4|b2v_inst_left|RXReg\(7) & !\inst2|LDAC[6]~29\)) # (!\inst2|a_combined\(7) & ((!\inst2|LDAC[6]~29\) # (!\inst4|b2v_inst_left|RXReg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(7),
	datab => \inst4|b2v_inst_left|RXReg\(7),
	datad => VCC,
	cin => \inst2|LDAC[6]~29\,
	combout => \inst2|LDAC[7]~30_combout\,
	cout => \inst2|LDAC[7]~31\);

-- Location: FF_X70_Y24_N15
\inst2|LDAC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[7]~30_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(7));

-- Location: FF_X69_Y24_N25
\inst4|b2v_inst_left|RXReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst4|b2v_inst_left|RXReg\(7),
	clrn => \KEY0~input_o\,
	sload => VCC,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(8));

-- Location: LCCOMB_X70_Y24_N16
\inst2|LDAC[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[8]~32_combout\ = ((\inst2|a_combined\(8) $ (\inst4|b2v_inst_left|RXReg\(8) $ (!\inst2|LDAC[7]~31\)))) # (GND)
-- \inst2|LDAC[8]~33\ = CARRY((\inst2|a_combined\(8) & ((\inst4|b2v_inst_left|RXReg\(8)) # (!\inst2|LDAC[7]~31\))) # (!\inst2|a_combined\(8) & (\inst4|b2v_inst_left|RXReg\(8) & !\inst2|LDAC[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(8),
	datab => \inst4|b2v_inst_left|RXReg\(8),
	datad => VCC,
	cin => \inst2|LDAC[7]~31\,
	combout => \inst2|LDAC[8]~32_combout\,
	cout => \inst2|LDAC[8]~33\);

-- Location: FF_X70_Y24_N17
\inst2|LDAC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[8]~32_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(8));

-- Location: LCCOMB_X52_Y25_N22
\inst2|psac_a_sharp|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[10]~35_combout\ = (\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_a_sharp|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_a_sharp|Res_2[9]~34\ & 
-- VCC))
-- \inst2|psac_a_sharp|Res_2[10]~36\ = CARRY((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_a_sharp|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[9]~34\,
	combout => \inst2|psac_a_sharp|Res_2[10]~35_combout\,
	cout => \inst2|psac_a_sharp|Res_2[10]~36\);

-- Location: FF_X52_Y25_N23
\inst2|psac_a_sharp|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(10));

-- Location: LCCOMB_X55_Y25_N20
\inst2|psac_a_sharp|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~18_combout\ = (\inst2|psac_a_sharp|Res_2\(10) & ((\inst2|psac_a_sharp|Add1~17\) # (GND))) # (!\inst2|psac_a_sharp|Res_2\(10) & (!\inst2|psac_a_sharp|Add1~17\))
-- \inst2|psac_a_sharp|Add1~19\ = CARRY((\inst2|psac_a_sharp|Res_2\(10)) # (!\inst2|psac_a_sharp|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a_sharp|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~17\,
	combout => \inst2|psac_a_sharp|Add1~18_combout\,
	cout => \inst2|psac_a_sharp|Add1~19\);

-- Location: LCCOMB_X55_Y25_N22
\inst2|psac_a_sharp|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~20_combout\ = (\inst2|psac_a_sharp|Res_2\(11) & (!\inst2|psac_a_sharp|Add1~19\ & VCC)) # (!\inst2|psac_a_sharp|Res_2\(11) & (\inst2|psac_a_sharp|Add1~19\ $ (GND)))
-- \inst2|psac_a_sharp|Add1~21\ = CARRY((!\inst2|psac_a_sharp|Res_2\(11) & !\inst2|psac_a_sharp|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~19\,
	combout => \inst2|psac_a_sharp|Add1~20_combout\,
	cout => \inst2|psac_a_sharp|Add1~21\);

-- Location: LCCOMB_X55_Y25_N24
\inst2|psac_a_sharp|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~22_combout\ = (\inst2|psac_a_sharp|Res_2\(12) & ((\inst2|psac_a_sharp|Add1~21\) # (GND))) # (!\inst2|psac_a_sharp|Res_2\(12) & (!\inst2|psac_a_sharp|Add1~21\))
-- \inst2|psac_a_sharp|Add1~23\ = CARRY((\inst2|psac_a_sharp|Res_2\(12)) # (!\inst2|psac_a_sharp|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~21\,
	combout => \inst2|psac_a_sharp|Add1~22_combout\,
	cout => \inst2|psac_a_sharp|Add1~23\);

-- Location: LCCOMB_X55_Y25_N26
\inst2|psac_a_sharp|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~24_combout\ = (\inst2|psac_a_sharp|Res_2\(13) & (!\inst2|psac_a_sharp|Add1~23\ & VCC)) # (!\inst2|psac_a_sharp|Res_2\(13) & (\inst2|psac_a_sharp|Add1~23\ $ (GND)))
-- \inst2|psac_a_sharp|Add1~25\ = CARRY((!\inst2|psac_a_sharp|Res_2\(13) & !\inst2|psac_a_sharp|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~23\,
	combout => \inst2|psac_a_sharp|Add1~24_combout\,
	cout => \inst2|psac_a_sharp|Add1~25\);

-- Location: LCCOMB_X56_Y25_N4
\inst2|AS_B~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~9_combout\ = (\inst|MIDI\(10) & ((\inst2|psac_a_sharp|inv_res_2~q\ & ((\inst2|psac_a_sharp|Add1~24_combout\))) # (!\inst2|psac_a_sharp|inv_res_2~q\ & (\inst2|psac_a_sharp|Res_2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(13),
	datab => \inst|MIDI\(10),
	datac => \inst2|psac_a_sharp|Add1~24_combout\,
	datad => \inst2|psac_a_sharp|inv_res_2~q\,
	combout => \inst2|AS_B~9_combout\);

-- Location: LCCOMB_X52_Y25_N24
\inst2|psac_a_sharp|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[11]~37_combout\ = (\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_a_sharp|Res_2[10]~36\)) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_a_sharp|Res_2[10]~36\) # 
-- (GND)))
-- \inst2|psac_a_sharp|Res_2[11]~38\ = CARRY((!\inst2|psac_a_sharp|Res_2[10]~36\) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[10]~36\,
	combout => \inst2|psac_a_sharp|Res_2[11]~37_combout\,
	cout => \inst2|psac_a_sharp|Res_2[11]~38\);

-- Location: LCCOMB_X52_Y25_N26
\inst2|psac_a_sharp|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[12]~39_combout\ = (\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_a_sharp|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_a_sharp|Res_2[11]~38\ 
-- & VCC))
-- \inst2|psac_a_sharp|Res_2[12]~40\ = CARRY((\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_a_sharp|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_a_sharp|Res_2[11]~38\,
	combout => \inst2|psac_a_sharp|Res_2[12]~39_combout\,
	cout => \inst2|psac_a_sharp|Res_2[12]~40\);

-- Location: FF_X52_Y25_N27
\inst2|psac_a_sharp|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(12));

-- Location: LCCOMB_X54_Y25_N30
\inst2|AS_B~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~8_combout\ = (\inst|MIDI\(10) & ((\inst2|psac_a_sharp|inv_res_2~q\ & ((\inst2|psac_a_sharp|Add1~22_combout\))) # (!\inst2|psac_a_sharp|inv_res_2~q\ & (\inst2|psac_a_sharp|Res_2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(10),
	datab => \inst2|psac_a_sharp|inv_res_2~q\,
	datac => \inst2|psac_a_sharp|Res_2\(12),
	datad => \inst2|psac_a_sharp|Add1~22_combout\,
	combout => \inst2|AS_B~8_combout\);

-- Location: FF_X52_Y25_N25
\inst2|psac_a_sharp|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(11));

-- Location: LCCOMB_X54_Y25_N28
\inst2|AS_B~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~7_combout\ = (\inst|MIDI\(10) & ((\inst2|psac_a_sharp|inv_res_2~q\ & ((\inst2|psac_a_sharp|Add1~20_combout\))) # (!\inst2|psac_a_sharp|inv_res_2~q\ & (\inst2|psac_a_sharp|Res_2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(10),
	datab => \inst2|psac_a_sharp|inv_res_2~q\,
	datac => \inst2|psac_a_sharp|Res_2\(11),
	datad => \inst2|psac_a_sharp|Add1~20_combout\,
	combout => \inst2|AS_B~7_combout\);

-- Location: LCCOMB_X56_Y25_N8
\inst2|AS_B~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~6_combout\ = (\inst|MIDI\(10) & ((\inst2|psac_a_sharp|inv_res_2~q\ & ((\inst2|psac_a_sharp|Add1~18_combout\))) # (!\inst2|psac_a_sharp|inv_res_2~q\ & (\inst2|psac_a_sharp|Res_2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|Res_2\(10),
	datab => \inst2|psac_a_sharp|inv_res_2~q\,
	datac => \inst|MIDI\(10),
	datad => \inst2|psac_a_sharp|Add1~18_combout\,
	combout => \inst2|AS_B~6_combout\);

-- Location: LCCOMB_X57_Y25_N18
\inst2|Add17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~18_combout\ = ((\inst2|psac_b|Add1~26_combout\ $ (\inst2|AS_B~6_combout\ $ (!\inst2|Add17~16\)))) # (GND)
-- \inst2|Add17~19\ = CARRY((\inst2|psac_b|Add1~26_combout\ & ((\inst2|AS_B~6_combout\) # (!\inst2|Add17~16\))) # (!\inst2|psac_b|Add1~26_combout\ & (\inst2|AS_B~6_combout\ & !\inst2|Add17~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Add1~26_combout\,
	datab => \inst2|AS_B~6_combout\,
	datad => VCC,
	cin => \inst2|Add17~16\,
	combout => \inst2|Add17~18_combout\,
	cout => \inst2|Add17~19\);

-- Location: LCCOMB_X57_Y25_N22
\inst2|Add17~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~24_combout\ = ((\inst2|psac_b|Add1~32_combout\ $ (\inst2|AS_B~8_combout\ $ (!\inst2|Add17~22\)))) # (GND)
-- \inst2|Add17~25\ = CARRY((\inst2|psac_b|Add1~32_combout\ & ((\inst2|AS_B~8_combout\) # (!\inst2|Add17~22\))) # (!\inst2|psac_b|Add1~32_combout\ & (\inst2|AS_B~8_combout\ & !\inst2|Add17~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Add1~32_combout\,
	datab => \inst2|AS_B~8_combout\,
	datad => VCC,
	cin => \inst2|Add17~22\,
	combout => \inst2|Add17~24_combout\,
	cout => \inst2|Add17~25\);

-- Location: LCCOMB_X57_Y25_N24
\inst2|Add17~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~27_combout\ = (\inst2|psac_b|Add1~35_combout\ & ((\inst2|AS_B~9_combout\ & (\inst2|Add17~25\ & VCC)) # (!\inst2|AS_B~9_combout\ & (!\inst2|Add17~25\)))) # (!\inst2|psac_b|Add1~35_combout\ & ((\inst2|AS_B~9_combout\ & (!\inst2|Add17~25\)) # 
-- (!\inst2|AS_B~9_combout\ & ((\inst2|Add17~25\) # (GND)))))
-- \inst2|Add17~28\ = CARRY((\inst2|psac_b|Add1~35_combout\ & (!\inst2|AS_B~9_combout\ & !\inst2|Add17~25\)) # (!\inst2|psac_b|Add1~35_combout\ & ((!\inst2|Add17~25\) # (!\inst2|AS_B~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Add1~35_combout\,
	datab => \inst2|AS_B~9_combout\,
	datad => VCC,
	cin => \inst2|Add17~25\,
	combout => \inst2|Add17~27_combout\,
	cout => \inst2|Add17~28\);

-- Location: LCCOMB_X56_Y25_N22
\inst2|Add17~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~29_combout\ = (\inst|MIDI\(11) & ((\inst2|Add17~27_combout\))) # (!\inst|MIDI\(11) & (\inst2|AS_B~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(11),
	datac => \inst2|AS_B~9_combout\,
	datad => \inst2|Add17~27_combout\,
	combout => \inst2|Add17~29_combout\);

-- Location: LCCOMB_X54_Y25_N24
\inst2|Add17~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~26_combout\ = (\inst|MIDI\(11) & ((\inst2|Add17~24_combout\))) # (!\inst|MIDI\(11) & (\inst2|AS_B~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(11),
	datac => \inst2|AS_B~8_combout\,
	datad => \inst2|Add17~24_combout\,
	combout => \inst2|Add17~26_combout\);

-- Location: LCCOMB_X50_Y27_N16
\inst2|psac_g_sharp|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[7]~29_combout\ = (\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & (\inst2|psac_g_sharp|Res_2[6]~28\ & VCC)) # 
-- (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_g_sharp|Res_2[6]~28\)))) # (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- (!\inst2|psac_g_sharp|Res_2[6]~28\)) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & ((\inst2|psac_g_sharp|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_g_sharp|Res_2[7]~30\ = CARRY((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\ & !\inst2|psac_g_sharp|Res_2[6]~28\)) # 
-- (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((!\inst2|psac_g_sharp|Res_2[6]~28\) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[6]~28\,
	combout => \inst2|psac_g_sharp|Res_2[7]~29_combout\,
	cout => \inst2|psac_g_sharp|Res_2[7]~30\);

-- Location: LCCOMB_X50_Y27_N18
\inst2|psac_g_sharp|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[8]~31_combout\ = ((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (!\inst2|psac_g_sharp|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_g_sharp|Res_2[8]~32\ = CARRY((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\) # (!\inst2|psac_g_sharp|Res_2[7]~30\))) # 
-- (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ & !\inst2|psac_g_sharp|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[7]~30\,
	combout => \inst2|psac_g_sharp|Res_2[8]~31_combout\,
	cout => \inst2|psac_g_sharp|Res_2[8]~32\);

-- Location: LCCOMB_X50_Y27_N20
\inst2|psac_g_sharp|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[9]~33_combout\ = (\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & (\inst2|psac_g_sharp|Res_2[8]~32\ & VCC)) # 
-- (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_g_sharp|Res_2[8]~32\)))) # (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- (!\inst2|psac_g_sharp|Res_2[8]~32\)) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & ((\inst2|psac_g_sharp|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_g_sharp|Res_2[9]~34\ = CARRY((\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & !\inst2|psac_g_sharp|Res_2[8]~32\)) # 
-- (!\inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((!\inst2|psac_g_sharp|Res_2[8]~32\) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[8]~32\,
	combout => \inst2|psac_g_sharp|Res_2[9]~33_combout\,
	cout => \inst2|psac_g_sharp|Res_2[9]~34\);

-- Location: LCCOMB_X50_Y27_N24
\inst2|psac_g_sharp|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[11]~37_combout\ = (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_g_sharp|Res_2[10]~36\)) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_g_sharp|Res_2[10]~36\) # 
-- (GND)))
-- \inst2|psac_g_sharp|Res_2[11]~38\ = CARRY((!\inst2|psac_g_sharp|Res_2[10]~36\) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[10]~36\,
	combout => \inst2|psac_g_sharp|Res_2[11]~37_combout\,
	cout => \inst2|psac_g_sharp|Res_2[11]~38\);

-- Location: FF_X50_Y27_N25
\inst2|psac_g_sharp|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(11));

-- Location: FF_X50_Y27_N19
\inst2|psac_g_sharp|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(8));

-- Location: FF_X50_Y27_N17
\inst2|psac_g_sharp|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(7));

-- Location: LCCOMB_X50_Y26_N16
\inst2|psac_g_sharp|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~14_combout\ = (\inst2|psac_g_sharp|Res_2\(8) & ((\inst2|psac_g_sharp|Add1~13\) # (GND))) # (!\inst2|psac_g_sharp|Res_2\(8) & (!\inst2|psac_g_sharp|Add1~13\))
-- \inst2|psac_g_sharp|Add1~15\ = CARRY((\inst2|psac_g_sharp|Res_2\(8)) # (!\inst2|psac_g_sharp|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g_sharp|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~13\,
	combout => \inst2|psac_g_sharp|Add1~14_combout\,
	cout => \inst2|psac_g_sharp|Add1~15\);

-- Location: LCCOMB_X50_Y26_N18
\inst2|psac_g_sharp|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~16_combout\ = (\inst2|psac_g_sharp|Res_2\(9) & (!\inst2|psac_g_sharp|Add1~15\ & VCC)) # (!\inst2|psac_g_sharp|Res_2\(9) & (\inst2|psac_g_sharp|Add1~15\ $ (GND)))
-- \inst2|psac_g_sharp|Add1~17\ = CARRY((!\inst2|psac_g_sharp|Res_2\(9) & !\inst2|psac_g_sharp|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~15\,
	combout => \inst2|psac_g_sharp|Add1~16_combout\,
	cout => \inst2|psac_g_sharp|Add1~17\);

-- Location: LCCOMB_X50_Y26_N22
\inst2|psac_g_sharp|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~20_combout\ = (\inst2|psac_g_sharp|Res_2\(11) & (!\inst2|psac_g_sharp|Add1~19\ & VCC)) # (!\inst2|psac_g_sharp|Res_2\(11) & (\inst2|psac_g_sharp|Add1~19\ $ (GND)))
-- \inst2|psac_g_sharp|Add1~21\ = CARRY((!\inst2|psac_g_sharp|Res_2\(11) & !\inst2|psac_g_sharp|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g_sharp|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~19\,
	combout => \inst2|psac_g_sharp|Add1~20_combout\,
	cout => \inst2|psac_g_sharp|Add1~21\);

-- Location: LCCOMB_X49_Y27_N12
\inst2|GS_A~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~7_combout\ = (\inst|MIDI\(8) & ((\inst2|psac_g_sharp|inv_res_2~q\ & ((\inst2|psac_g_sharp|Add1~20_combout\))) # (!\inst2|psac_g_sharp|inv_res_2~q\ & (\inst2|psac_g_sharp|Res_2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(8),
	datab => \inst2|psac_g_sharp|Res_2\(11),
	datac => \inst2|psac_g_sharp|Add1~20_combout\,
	datad => \inst2|psac_g_sharp|inv_res_2~q\,
	combout => \inst2|GS_A~7_combout\);

-- Location: LCCOMB_X49_Y31_N18
\inst2|psac_a|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~24_combout\ = (\inst2|psac_a|Res_2\(10) & ((\inst2|psac_a|Add1~22\) # (GND))) # (!\inst2|psac_a|Res_2\(10) & (!\inst2|psac_a|Add1~22\))
-- \inst2|psac_a|Add1~25\ = CARRY((\inst2|psac_a|Res_2\(10)) # (!\inst2|psac_a|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_a|Add1~22\,
	combout => \inst2|psac_a|Add1~24_combout\,
	cout => \inst2|psac_a|Add1~25\);

-- Location: LCCOMB_X50_Y32_N22
\inst2|psac_a|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[10]~35_combout\ = (\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_a|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_a|Res_2[9]~34\ & VCC))
-- \inst2|psac_a|Res_2[10]~36\ = CARRY((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_a|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[9]~34\,
	combout => \inst2|psac_a|Res_2[10]~35_combout\,
	cout => \inst2|psac_a|Res_2[10]~36\);

-- Location: FF_X50_Y32_N23
\inst2|psac_a|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(10));

-- Location: LCCOMB_X50_Y31_N20
\inst2|psac_a|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~26_combout\ = (\inst2|psac_a|inv_res_2~q\ & (\inst2|psac_a|Add1~24_combout\)) # (!\inst2|psac_a|inv_res_2~q\ & ((\inst2|psac_a|Res_2\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|inv_res_2~q\,
	datac => \inst2|psac_a|Add1~24_combout\,
	datad => \inst2|psac_a|Res_2\(10),
	combout => \inst2|psac_a|Add1~26_combout\);

-- Location: LCCOMB_X49_Y26_N28
\inst|Equal18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal18~1_combout\ = (!\inst|scancode\(0) & (\inst|scancode\(3) & !\inst|scancode\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(0),
	datab => \inst|scancode\(3),
	datac => \inst|scancode\(4),
	combout => \inst|Equal18~1_combout\);

-- Location: LCCOMB_X49_Y26_N2
\inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector3~0_combout\ = (\inst|Equal18~1_combout\ & ((\inst|Equal6~0_combout\ & (\inst|scancode\(9))) # (!\inst|Equal6~0_combout\ & ((\inst|MIDI\(8)))))) # (!\inst|Equal18~1_combout\ & (((\inst|MIDI\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|Equal18~1_combout\,
	datac => \inst|MIDI\(8),
	datad => \inst|Equal6~0_combout\,
	combout => \inst|Selector3~0_combout\);

-- Location: FF_X49_Y26_N3
\inst|MIDI[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(8));

-- Location: FF_X50_Y27_N21
\inst2|psac_g_sharp|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(9));

-- Location: LCCOMB_X49_Y27_N16
\inst2|GS_A~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~5_combout\ = (\inst|MIDI\(8) & ((\inst2|psac_g_sharp|inv_res_2~q\ & ((\inst2|psac_g_sharp|Add1~16_combout\))) # (!\inst2|psac_g_sharp|inv_res_2~q\ & (\inst2|psac_g_sharp|Res_2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g_sharp|inv_res_2~q\,
	datab => \inst|MIDI\(8),
	datac => \inst2|psac_g_sharp|Res_2\(9),
	datad => \inst2|psac_g_sharp|Add1~16_combout\,
	combout => \inst2|GS_A~5_combout\);

-- Location: LCCOMB_X49_Y27_N22
\inst2|GS_A~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~4_combout\ = (\inst|MIDI\(8) & ((\inst2|psac_g_sharp|inv_res_2~q\ & (\inst2|psac_g_sharp|Add1~14_combout\)) # (!\inst2|psac_g_sharp|inv_res_2~q\ & ((\inst2|psac_g_sharp|Res_2\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(8),
	datab => \inst2|psac_g_sharp|Add1~14_combout\,
	datac => \inst2|psac_g_sharp|Res_2\(8),
	datad => \inst2|psac_g_sharp|inv_res_2~q\,
	combout => \inst2|GS_A~4_combout\);

-- Location: LCCOMB_X52_Y27_N18
\inst2|Add16~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~21_combout\ = (\inst2|psac_a|Add1~29_combout\ & ((\inst2|GS_A~7_combout\ & (\inst2|Add16~19\ & VCC)) # (!\inst2|GS_A~7_combout\ & (!\inst2|Add16~19\)))) # (!\inst2|psac_a|Add1~29_combout\ & ((\inst2|GS_A~7_combout\ & (!\inst2|Add16~19\)) # 
-- (!\inst2|GS_A~7_combout\ & ((\inst2|Add16~19\) # (GND)))))
-- \inst2|Add16~22\ = CARRY((\inst2|psac_a|Add1~29_combout\ & (!\inst2|GS_A~7_combout\ & !\inst2|Add16~19\)) # (!\inst2|psac_a|Add1~29_combout\ & ((!\inst2|Add16~19\) # (!\inst2|GS_A~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Add1~29_combout\,
	datab => \inst2|GS_A~7_combout\,
	datad => VCC,
	cin => \inst2|Add16~19\,
	combout => \inst2|Add16~21_combout\,
	cout => \inst2|Add16~22\);

-- Location: LCCOMB_X49_Y27_N14
\inst2|Add16~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~23_combout\ = (\inst|MIDI\(9) & ((\inst2|Add16~21_combout\))) # (!\inst|MIDI\(9) & (\inst2|GS_A~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|GS_A~7_combout\,
	datab => \inst|MIDI\(9),
	datad => \inst2|Add16~21_combout\,
	combout => \inst2|Add16~23_combout\);

-- Location: LCCOMB_X56_Y25_N18
\inst2|Add17~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~20_combout\ = (\inst|MIDI\(11) & ((\inst2|Add17~18_combout\))) # (!\inst|MIDI\(11) & (\inst2|AS_B~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|AS_B~6_combout\,
	datac => \inst|MIDI\(11),
	datad => \inst2|Add17~18_combout\,
	combout => \inst2|Add17~20_combout\);

-- Location: LCCOMB_X56_Y27_N12
\inst2|S_S2[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[6]~26_combout\ = ((\inst2|Add16~20_combout\ $ (\inst2|Add17~20_combout\ $ (!\inst2|S_S2[5]~25\)))) # (GND)
-- \inst2|S_S2[6]~27\ = CARRY((\inst2|Add16~20_combout\ & ((\inst2|Add17~20_combout\) # (!\inst2|S_S2[5]~25\))) # (!\inst2|Add16~20_combout\ & (\inst2|Add17~20_combout\ & !\inst2|S_S2[5]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add16~20_combout\,
	datab => \inst2|Add17~20_combout\,
	datad => VCC,
	cin => \inst2|S_S2[5]~25\,
	combout => \inst2|S_S2[6]~26_combout\,
	cout => \inst2|S_S2[6]~27\);

-- Location: LCCOMB_X56_Y27_N16
\inst2|S_S2[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[8]~30_combout\ = ((\inst2|Add16~26_combout\ $ (\inst2|Add17~26_combout\ $ (!\inst2|S_S2[7]~29\)))) # (GND)
-- \inst2|S_S2[8]~31\ = CARRY((\inst2|Add16~26_combout\ & ((\inst2|Add17~26_combout\) # (!\inst2|S_S2[7]~29\))) # (!\inst2|Add16~26_combout\ & (\inst2|Add17~26_combout\ & !\inst2|S_S2[7]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add16~26_combout\,
	datab => \inst2|Add17~26_combout\,
	datad => VCC,
	cin => \inst2|S_S2[7]~29\,
	combout => \inst2|S_S2[8]~30_combout\,
	cout => \inst2|S_S2[8]~31\);

-- Location: LCCOMB_X56_Y27_N18
\inst2|S_S2[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[9]~32_combout\ = (\inst2|Add16~29_combout\ & ((\inst2|Add17~29_combout\ & (\inst2|S_S2[8]~31\ & VCC)) # (!\inst2|Add17~29_combout\ & (!\inst2|S_S2[8]~31\)))) # (!\inst2|Add16~29_combout\ & ((\inst2|Add17~29_combout\ & (!\inst2|S_S2[8]~31\)) # 
-- (!\inst2|Add17~29_combout\ & ((\inst2|S_S2[8]~31\) # (GND)))))
-- \inst2|S_S2[9]~33\ = CARRY((\inst2|Add16~29_combout\ & (!\inst2|Add17~29_combout\ & !\inst2|S_S2[8]~31\)) # (!\inst2|Add16~29_combout\ & ((!\inst2|S_S2[8]~31\) # (!\inst2|Add17~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add16~29_combout\,
	datab => \inst2|Add17~29_combout\,
	datad => VCC,
	cin => \inst2|S_S2[8]~31\,
	combout => \inst2|S_S2[9]~32_combout\,
	cout => \inst2|S_S2[9]~33\);

-- Location: FF_X56_Y27_N19
\inst2|S_S2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[9]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(9));

-- Location: FF_X56_Y27_N17
\inst2|S_S2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[8]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(8));

-- Location: LCCOMB_X46_Y24_N10
\inst2|x_f[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[6]~17_combout\ = (\inst2|x_f\(6) & (\inst2|x_f[5]~16\ & VCC)) # (!\inst2|x_f\(6) & (!\inst2|x_f[5]~16\))
-- \inst2|x_f[6]~18\ = CARRY((!\inst2|x_f\(6) & !\inst2|x_f[5]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f\(6),
	datad => VCC,
	cin => \inst2|x_f[5]~16\,
	combout => \inst2|x_f[6]~17_combout\,
	cout => \inst2|x_f[6]~18\);

-- Location: LCCOMB_X46_Y24_N12
\inst2|x_f[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[7]~19_combout\ = (\inst2|x_f\(7) & ((GND) # (!\inst2|x_f[6]~18\))) # (!\inst2|x_f\(7) & (\inst2|x_f[6]~18\ $ (GND)))
-- \inst2|x_f[7]~20\ = CARRY((\inst2|x_f\(7)) # (!\inst2|x_f[6]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f\(7),
	datad => VCC,
	cin => \inst2|x_f[6]~18\,
	combout => \inst2|x_f[7]~19_combout\,
	cout => \inst2|x_f[7]~20\);

-- Location: LCCOMB_X46_Y24_N14
\inst2|x_f[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[8]~21_combout\ = (\inst2|x_f\(8) & (\inst2|x_f[7]~20\ & VCC)) # (!\inst2|x_f\(8) & (!\inst2|x_f[7]~20\))
-- \inst2|x_f[8]~22\ = CARRY((!\inst2|x_f\(8) & !\inst2|x_f[7]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f\(8),
	datad => VCC,
	cin => \inst2|x_f[7]~20\,
	combout => \inst2|x_f[8]~21_combout\,
	cout => \inst2|x_f[8]~22\);

-- Location: FF_X46_Y24_N15
\inst2|x_f[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f[8]~21_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f\(8));

-- Location: LCCOMB_X46_Y24_N16
\inst2|x_f[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[9]~23_combout\ = (\inst2|x_f\(9) & (\inst2|x_f[8]~22\ $ (GND))) # (!\inst2|x_f\(9) & (!\inst2|x_f[8]~22\ & VCC))
-- \inst2|x_f[9]~24\ = CARRY((\inst2|x_f\(9) & !\inst2|x_f[8]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f\(9),
	datad => VCC,
	cin => \inst2|x_f[8]~22\,
	combout => \inst2|x_f[9]~23_combout\,
	cout => \inst2|x_f[9]~24\);

-- Location: FF_X46_Y24_N17
\inst2|x_f[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f[9]~23_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f\(9));

-- Location: LCCOMB_X46_Y24_N18
\inst2|x_f[10]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[10]~25_combout\ = (\inst2|x_f\(10) & (!\inst2|x_f[9]~24\)) # (!\inst2|x_f\(10) & ((\inst2|x_f[9]~24\) # (GND)))
-- \inst2|x_f[10]~26\ = CARRY((!\inst2|x_f[9]~24\) # (!\inst2|x_f\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f\(10),
	datad => VCC,
	cin => \inst2|x_f[9]~24\,
	combout => \inst2|x_f[10]~25_combout\,
	cout => \inst2|x_f[10]~26\);

-- Location: FF_X46_Y24_N19
\inst2|x_f[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f[10]~25_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f\(10));

-- Location: LCCOMB_X46_Y24_N20
\inst2|x_f[11]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[11]~27_combout\ = (\inst2|x_f\(11) & (\inst2|x_f[10]~26\ $ (GND))) # (!\inst2|x_f\(11) & (!\inst2|x_f[10]~26\ & VCC))
-- \inst2|x_f[11]~28\ = CARRY((\inst2|x_f\(11) & !\inst2|x_f[10]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f\(11),
	datad => VCC,
	cin => \inst2|x_f[10]~26\,
	combout => \inst2|x_f[11]~27_combout\,
	cout => \inst2|x_f[11]~28\);

-- Location: FF_X46_Y24_N21
\inst2|x_f[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f[11]~27_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f\(11));

-- Location: LCCOMB_X46_Y24_N24
\inst2|x_f[13]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[13]~31_combout\ = (\inst2|x_f\(13) & (\inst2|x_f[12]~30\ $ (GND))) # (!\inst2|x_f\(13) & (!\inst2|x_f[12]~30\ & VCC))
-- \inst2|x_f[13]~32\ = CARRY((\inst2|x_f\(13) & !\inst2|x_f[12]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_f\(13),
	datad => VCC,
	cin => \inst2|x_f[12]~30\,
	combout => \inst2|x_f[13]~31_combout\,
	cout => \inst2|x_f[13]~32\);

-- Location: FF_X46_Y24_N25
\inst2|x_f[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f[13]~31_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f\(13));

-- Location: LCCOMB_X46_Y24_N26
\inst2|x_f[14]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[14]~33_combout\ = (\inst2|x_f\(14) & (!\inst2|x_f[13]~32\)) # (!\inst2|x_f\(14) & ((\inst2|x_f[13]~32\) # (GND)))
-- \inst2|x_f[14]~34\ = CARRY((!\inst2|x_f[13]~32\) # (!\inst2|x_f\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f\(14),
	datad => VCC,
	cin => \inst2|x_f[13]~32\,
	combout => \inst2|x_f[14]~33_combout\,
	cout => \inst2|x_f[14]~34\);

-- Location: LCCOMB_X46_Y24_N28
\inst2|x_f[15]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_f[15]~35_combout\ = \inst2|x_f[14]~34\ $ (!\inst2|x_f\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_f\(15),
	cin => \inst2|x_f[14]~34\,
	combout => \inst2|x_f[15]~35_combout\);

-- Location: FF_X46_Y24_N29
\inst2|x_f[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f[15]~35_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f\(15));

-- Location: FF_X47_Y25_N31
\inst2|psac_f|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|x_f\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|inv_res_1~q\);

-- Location: FF_X47_Y25_N9
\inst2|psac_f|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_f|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|inv_res_2~q\);

-- Location: LCCOMB_X45_Y24_N0
\inst2|psac_f|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[8]~0_combout\ = \inst2|x_f\(14) $ (\inst2|x_f\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f\(14),
	datac => \inst2|x_f\(8),
	combout => \inst2|psac_f|x2[8]~0_combout\);

-- Location: FF_X46_Y24_N27
\inst2|x_f[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f[14]~33_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f\(14));

-- Location: LCCOMB_X45_Y24_N26
\inst2|psac_f|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[9]~1_combout\ = \inst2|x_f\(14) $ (\inst2|x_f\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f\(14),
	datad => \inst2|x_f\(9),
	combout => \inst2|psac_f|x2[9]~1_combout\);

-- Location: LCCOMB_X45_Y24_N4
\inst2|psac_f|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[10]~2_combout\ = \inst2|x_f\(14) $ (\inst2|x_f\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f\(14),
	datad => \inst2|x_f\(10),
	combout => \inst2|psac_f|x2[10]~2_combout\);

-- Location: LCCOMB_X46_Y24_N0
\inst2|psac_f|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[11]~3_combout\ = \inst2|x_f\(14) $ (\inst2|x_f\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f\(14),
	datad => \inst2|x_f\(11),
	combout => \inst2|psac_f|x2[11]~3_combout\);

-- Location: LCCOMB_X46_Y24_N2
\inst2|psac_f|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[12]~4_combout\ = \inst2|x_f\(12) $ (\inst2|x_f\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f\(12),
	datac => \inst2|x_f\(14),
	combout => \inst2|psac_f|x2[12]~4_combout\);

-- Location: LCCOMB_X45_Y24_N6
\inst2|psac_f|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[13]~5_combout\ = \inst2|x_f\(14) $ (\inst2|x_f\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f\(14),
	datad => \inst2|x_f\(13),
	combout => \inst2|psac_f|x2[13]~5_combout\);

-- Location: LCCOMB_X45_Y24_N16
\inst2|psac_f|x2[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[2]~6_combout\ = \inst2|x_b\(0) $ (\inst2|x_f\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(0),
	datac => \inst2|x_f\(14),
	combout => \inst2|psac_f|x2[2]~6_combout\);

-- Location: LCCOMB_X45_Y24_N2
\inst2|psac_f|x2[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[3]~7_combout\ = \inst2|x_a_sharp\(1) $ (\inst2|x_f\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_a_sharp\(1),
	datac => \inst2|x_f\(14),
	combout => \inst2|psac_f|x2[3]~7_combout\);

-- Location: LCCOMB_X45_Y24_N28
\inst2|psac_f|x2[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[4]~8_combout\ = \inst2|x_g_sharp\(2) $ (\inst2|x_f\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g_sharp\(2),
	datac => \inst2|x_f\(14),
	combout => \inst2|psac_f|x2[4]~8_combout\);

-- Location: LCCOMB_X45_Y24_N14
\inst2|psac_f|x2[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[5]~9_combout\ = \inst2|x_f\(14) $ (\inst2|x_f\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f\(14),
	datac => \inst2|x_f\(5),
	combout => \inst2|psac_f|x2[5]~9_combout\);

-- Location: FF_X46_Y24_N11
\inst2|x_f[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f[6]~17_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f\(6));

-- Location: LCCOMB_X45_Y24_N24
\inst2|psac_f|x2[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[6]~10_combout\ = \inst2|x_f\(14) $ (\inst2|x_f\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_f\(14),
	datac => \inst2|x_f\(6),
	combout => \inst2|psac_f|x2[6]~10_combout\);

-- Location: FF_X46_Y24_N13
\inst2|x_f[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_f[7]~19_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_f\(7));

-- Location: LCCOMB_X46_Y24_N30
\inst2|psac_f|x2[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|x2[7]~11_combout\ = \inst2|x_f\(14) $ (\inst2|x_f\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_f\(14),
	datad => \inst2|x_f\(7),
	combout => \inst2|psac_f|x2[7]~11_combout\);

-- Location: DSPMULT_X44_Y24_N0
\inst2|psac_f|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_f|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X48_Y24_N2
\inst2|psac_f|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[1]~17_combout\ = (\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a21\ & (\inst2|psac_f|Res_2[0]~16\ & VCC)) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- (!\inst2|psac_f|Res_2[0]~16\)))) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_f|Res_2[0]~16\)) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\inst2|psac_f|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_f|Res_2[1]~18\ = CARRY((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a21\ & !\inst2|psac_f|Res_2[0]~16\)) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\inst2|psac_f|Res_2[0]~16\) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[0]~16\,
	combout => \inst2|psac_f|Res_2[1]~17_combout\,
	cout => \inst2|psac_f|Res_2[1]~18\);

-- Location: LCCOMB_X48_Y24_N4
\inst2|psac_f|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[2]~19_combout\ = ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (!\inst2|psac_f|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_f|Res_2[2]~20\ = CARRY((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a20\) # (!\inst2|psac_f|Res_2[1]~18\))) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT10\ & 
-- (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a20\ & !\inst2|psac_f|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[1]~18\,
	combout => \inst2|psac_f|Res_2[2]~19_combout\,
	cout => \inst2|psac_f|Res_2[2]~20\);

-- Location: LCCOMB_X48_Y24_N6
\inst2|psac_f|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[3]~21_combout\ = (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a19\ & ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT11\ & (\inst2|psac_f|Res_2[2]~20\ & VCC)) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\inst2|psac_f|Res_2[2]~20\)))) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a19\ & ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_f|Res_2[2]~20\)) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\inst2|psac_f|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_f|Res_2[3]~22\ = CARRY((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\inst2|psac_f|Res_2[2]~20\)) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- ((!\inst2|psac_f|Res_2[2]~20\) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datab => \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[2]~20\,
	combout => \inst2|psac_f|Res_2[3]~21_combout\,
	cout => \inst2|psac_f|Res_2[3]~22\);

-- Location: LCCOMB_X48_Y24_N8
\inst2|psac_f|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[4]~23_combout\ = ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (!\inst2|psac_f|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_f|Res_2[4]~24\ = CARRY((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT12\ & ((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a18\) # (!\inst2|psac_f|Res_2[3]~22\))) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT12\ & 
-- (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a18\ & !\inst2|psac_f|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[3]~22\,
	combout => \inst2|psac_f|Res_2[4]~23_combout\,
	cout => \inst2|psac_f|Res_2[4]~24\);

-- Location: LCCOMB_X48_Y24_N12
\inst2|psac_f|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[6]~27_combout\ = ((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (!\inst2|psac_f|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_f|Res_2[6]~28\ = CARRY((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a16\ & ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\inst2|psac_f|Res_2[5]~26\))) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a16\ & 
-- (\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\inst2|psac_f|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datab => \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[5]~26\,
	combout => \inst2|psac_f|Res_2[6]~27_combout\,
	cout => \inst2|psac_f|Res_2[6]~28\);

-- Location: LCCOMB_X48_Y24_N16
\inst2|psac_f|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[8]~31_combout\ = ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (!\inst2|psac_f|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_f|Res_2[8]~32\ = CARRY((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a14\) # (!\inst2|psac_f|Res_2[7]~30\))) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a14\ & !\inst2|psac_f|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[7]~30\,
	combout => \inst2|psac_f|Res_2[8]~31_combout\,
	cout => \inst2|psac_f|Res_2[8]~32\);

-- Location: LCCOMB_X48_Y24_N18
\inst2|psac_f|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[9]~33_combout\ = (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a13\ & ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\inst2|psac_f|Res_2[8]~32\ & VCC)) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- (!\inst2|psac_f|Res_2[8]~32\)))) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a13\ & ((\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_f|Res_2[8]~32\)) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- ((\inst2|psac_f|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_f|Res_2[9]~34\ = CARRY((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT17\ & !\inst2|psac_f|Res_2[8]~32\)) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- ((!\inst2|psac_f|Res_2[8]~32\) # (!\inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datab => \inst2|psac_f|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[8]~32\,
	combout => \inst2|psac_f|Res_2[9]~33_combout\,
	cout => \inst2|psac_f|Res_2[9]~34\);

-- Location: LCCOMB_X48_Y24_N20
\inst2|psac_f|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[10]~35_combout\ = (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_f|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_f|Res_2[9]~34\ & VCC))
-- \inst2|psac_f|Res_2[10]~36\ = CARRY((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_f|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[9]~34\,
	combout => \inst2|psac_f|Res_2[10]~35_combout\,
	cout => \inst2|psac_f|Res_2[10]~36\);

-- Location: LCCOMB_X48_Y24_N22
\inst2|psac_f|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[11]~37_combout\ = (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_f|Res_2[10]~36\)) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_f|Res_2[10]~36\) # (GND)))
-- \inst2|psac_f|Res_2[11]~38\ = CARRY((!\inst2|psac_f|Res_2[10]~36\) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[10]~36\,
	combout => \inst2|psac_f|Res_2[11]~37_combout\,
	cout => \inst2|psac_f|Res_2[11]~38\);

-- Location: FF_X48_Y24_N23
\inst2|psac_f|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(11));

-- Location: LCCOMB_X47_Y25_N22
\inst2|psac_f|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~29_combout\ = (\inst2|psac_f|inv_res_2~q\ & (\inst2|psac_f|Add1~27_combout\)) # (!\inst2|psac_f|inv_res_2~q\ & ((\inst2|psac_f|Res_2\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Add1~27_combout\,
	datab => \inst2|psac_f|inv_res_2~q\,
	datac => \inst2|psac_f|Res_2\(11),
	combout => \inst2|psac_f|Add1~29_combout\);

-- Location: LCCOMB_X46_Y31_N0
\inst2|x_e[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[2]~15_cout\ = CARRY(\inst2|x_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datad => VCC,
	cout => \inst2|x_e[2]~15_cout\);

-- Location: LCCOMB_X46_Y31_N2
\inst2|x_e[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[2]~17_cout\ = CARRY((!\inst2|x_b\(1) & !\inst2|x_e[2]~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(1),
	datad => VCC,
	cin => \inst2|x_e[2]~15_cout\,
	cout => \inst2|x_e[2]~17_cout\);

-- Location: LCCOMB_X46_Y31_N4
\inst2|x_e[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[2]~18_combout\ = (\inst2|x_e\(2) & (\inst2|x_e[2]~17_cout\ $ (GND))) # (!\inst2|x_e\(2) & (!\inst2|x_e[2]~17_cout\ & VCC))
-- \inst2|x_e[2]~19\ = CARRY((\inst2|x_e\(2) & !\inst2|x_e[2]~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(2),
	datad => VCC,
	cin => \inst2|x_e[2]~17_cout\,
	combout => \inst2|x_e[2]~18_combout\,
	cout => \inst2|x_e[2]~19\);

-- Location: FF_X46_Y31_N5
\inst2|x_e[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[2]~18_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(2));

-- Location: LCCOMB_X46_Y31_N6
\inst2|x_e[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[3]~20_combout\ = (\inst2|x_e\(3) & (\inst2|x_e[2]~19\ & VCC)) # (!\inst2|x_e\(3) & (!\inst2|x_e[2]~19\))
-- \inst2|x_e[3]~21\ = CARRY((!\inst2|x_e\(3) & !\inst2|x_e[2]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_e\(3),
	datad => VCC,
	cin => \inst2|x_e[2]~19\,
	combout => \inst2|x_e[3]~20_combout\,
	cout => \inst2|x_e[3]~21\);

-- Location: LCCOMB_X46_Y31_N8
\inst2|x_e[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[4]~22_combout\ = (\inst2|x_e\(4) & ((GND) # (!\inst2|x_e[3]~21\))) # (!\inst2|x_e\(4) & (\inst2|x_e[3]~21\ $ (GND)))
-- \inst2|x_e[4]~23\ = CARRY((\inst2|x_e\(4)) # (!\inst2|x_e[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(4),
	datad => VCC,
	cin => \inst2|x_e[3]~21\,
	combout => \inst2|x_e[4]~22_combout\,
	cout => \inst2|x_e[4]~23\);

-- Location: FF_X46_Y31_N9
\inst2|x_e[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[4]~22_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(4));

-- Location: LCCOMB_X46_Y31_N10
\inst2|x_e[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[5]~24_combout\ = (\inst2|x_e\(5) & (\inst2|x_e[4]~23\ & VCC)) # (!\inst2|x_e\(5) & (!\inst2|x_e[4]~23\))
-- \inst2|x_e[5]~25\ = CARRY((!\inst2|x_e\(5) & !\inst2|x_e[4]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_e\(5),
	datad => VCC,
	cin => \inst2|x_e[4]~23\,
	combout => \inst2|x_e[5]~24_combout\,
	cout => \inst2|x_e[5]~25\);

-- Location: LCCOMB_X46_Y31_N12
\inst2|x_e[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[6]~26_combout\ = (\inst2|x_e\(6) & (\inst2|x_e[5]~25\ $ (GND))) # (!\inst2|x_e\(6) & (!\inst2|x_e[5]~25\ & VCC))
-- \inst2|x_e[6]~27\ = CARRY((\inst2|x_e\(6) & !\inst2|x_e[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_e\(6),
	datad => VCC,
	cin => \inst2|x_e[5]~25\,
	combout => \inst2|x_e[6]~26_combout\,
	cout => \inst2|x_e[6]~27\);

-- Location: LCCOMB_X46_Y31_N14
\inst2|x_e[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[7]~28_combout\ = (\inst2|x_e\(7) & (\inst2|x_e[6]~27\ & VCC)) # (!\inst2|x_e\(7) & (!\inst2|x_e[6]~27\))
-- \inst2|x_e[7]~29\ = CARRY((!\inst2|x_e\(7) & !\inst2|x_e[6]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(7),
	datad => VCC,
	cin => \inst2|x_e[6]~27\,
	combout => \inst2|x_e[7]~28_combout\,
	cout => \inst2|x_e[7]~29\);

-- Location: FF_X46_Y31_N15
\inst2|x_e[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[7]~28_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(7));

-- Location: LCCOMB_X46_Y31_N16
\inst2|x_e[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[8]~30_combout\ = (\inst2|x_e\(8) & ((GND) # (!\inst2|x_e[7]~29\))) # (!\inst2|x_e\(8) & (\inst2|x_e[7]~29\ $ (GND)))
-- \inst2|x_e[8]~31\ = CARRY((\inst2|x_e\(8)) # (!\inst2|x_e[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(8),
	datad => VCC,
	cin => \inst2|x_e[7]~29\,
	combout => \inst2|x_e[8]~30_combout\,
	cout => \inst2|x_e[8]~31\);

-- Location: FF_X46_Y31_N17
\inst2|x_e[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[8]~30_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(8));

-- Location: LCCOMB_X46_Y31_N18
\inst2|x_e[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[9]~32_combout\ = (\inst2|x_e\(9) & (!\inst2|x_e[8]~31\)) # (!\inst2|x_e\(9) & ((\inst2|x_e[8]~31\) # (GND)))
-- \inst2|x_e[9]~33\ = CARRY((!\inst2|x_e[8]~31\) # (!\inst2|x_e\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(9),
	datad => VCC,
	cin => \inst2|x_e[8]~31\,
	combout => \inst2|x_e[9]~32_combout\,
	cout => \inst2|x_e[9]~33\);

-- Location: FF_X46_Y31_N19
\inst2|x_e[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[9]~32_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(9));

-- Location: LCCOMB_X46_Y31_N20
\inst2|x_e[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[10]~34_combout\ = (\inst2|x_e\(10) & (\inst2|x_e[9]~33\ $ (GND))) # (!\inst2|x_e\(10) & (!\inst2|x_e[9]~33\ & VCC))
-- \inst2|x_e[10]~35\ = CARRY((\inst2|x_e\(10) & !\inst2|x_e[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(10),
	datad => VCC,
	cin => \inst2|x_e[9]~33\,
	combout => \inst2|x_e[10]~34_combout\,
	cout => \inst2|x_e[10]~35\);

-- Location: FF_X46_Y31_N21
\inst2|x_e[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[10]~34_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(10));

-- Location: LCCOMB_X46_Y31_N22
\inst2|x_e[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[11]~36_combout\ = (\inst2|x_e\(11) & (!\inst2|x_e[10]~35\)) # (!\inst2|x_e\(11) & ((\inst2|x_e[10]~35\) # (GND)))
-- \inst2|x_e[11]~37\ = CARRY((!\inst2|x_e[10]~35\) # (!\inst2|x_e\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_e\(11),
	datad => VCC,
	cin => \inst2|x_e[10]~35\,
	combout => \inst2|x_e[11]~36_combout\,
	cout => \inst2|x_e[11]~37\);

-- Location: LCCOMB_X46_Y31_N24
\inst2|x_e[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[12]~38_combout\ = (\inst2|x_e\(12) & (\inst2|x_e[11]~37\ $ (GND))) # (!\inst2|x_e\(12) & (!\inst2|x_e[11]~37\ & VCC))
-- \inst2|x_e[12]~39\ = CARRY((\inst2|x_e\(12) & !\inst2|x_e[11]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(12),
	datad => VCC,
	cin => \inst2|x_e[11]~37\,
	combout => \inst2|x_e[12]~38_combout\,
	cout => \inst2|x_e[12]~39\);

-- Location: FF_X46_Y31_N25
\inst2|x_e[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[12]~38_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(12));

-- Location: LCCOMB_X46_Y31_N26
\inst2|x_e[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[13]~40_combout\ = (\inst2|x_e\(13) & (!\inst2|x_e[12]~39\)) # (!\inst2|x_e\(13) & ((\inst2|x_e[12]~39\) # (GND)))
-- \inst2|x_e[13]~41\ = CARRY((!\inst2|x_e[12]~39\) # (!\inst2|x_e\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_e\(13),
	datad => VCC,
	cin => \inst2|x_e[12]~39\,
	combout => \inst2|x_e[13]~40_combout\,
	cout => \inst2|x_e[13]~41\);

-- Location: LCCOMB_X46_Y31_N28
\inst2|x_e[14]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[14]~42_combout\ = (\inst2|x_e\(14) & (\inst2|x_e[13]~41\ $ (GND))) # (!\inst2|x_e\(14) & (!\inst2|x_e[13]~41\ & VCC))
-- \inst2|x_e[14]~43\ = CARRY((\inst2|x_e\(14) & !\inst2|x_e[13]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(14),
	datad => VCC,
	cin => \inst2|x_e[13]~41\,
	combout => \inst2|x_e[14]~42_combout\,
	cout => \inst2|x_e[14]~43\);

-- Location: FF_X46_Y31_N29
\inst2|x_e[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[14]~42_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(14));

-- Location: LCCOMB_X46_Y31_N30
\inst2|x_e[15]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_e[15]~44_combout\ = \inst2|x_e\(15) $ (\inst2|x_e[14]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_e\(15),
	cin => \inst2|x_e[14]~43\,
	combout => \inst2|x_e[15]~44_combout\);

-- Location: FF_X46_Y31_N31
\inst2|x_e[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[15]~44_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(15));

-- Location: LCCOMB_X42_Y28_N30
\inst2|psac_e|inv_res_1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|inv_res_1~feeder_combout\ = \inst2|x_e\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_e\(15),
	combout => \inst2|psac_e|inv_res_1~feeder_combout\);

-- Location: FF_X42_Y28_N31
\inst2|psac_e|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|inv_res_1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|inv_res_1~q\);

-- Location: FF_X42_Y28_N17
\inst2|psac_e|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_e|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|inv_res_2~q\);

-- Location: LCCOMB_X45_Y31_N24
\inst2|psac_e|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[8]~0_combout\ = \inst2|x_e\(14) $ (\inst2|x_e\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(14),
	datad => \inst2|x_e\(8),
	combout => \inst2|psac_e|x2[8]~0_combout\);

-- Location: LCCOMB_X45_Y31_N18
\inst2|psac_e|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[9]~1_combout\ = \inst2|x_e\(14) $ (\inst2|x_e\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(14),
	datad => \inst2|x_e\(9),
	combout => \inst2|psac_e|x2[9]~1_combout\);

-- Location: LCCOMB_X45_Y31_N4
\inst2|psac_e|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[10]~2_combout\ = \inst2|x_e\(10) $ (\inst2|x_e\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_e\(10),
	datad => \inst2|x_e\(14),
	combout => \inst2|psac_e|x2[10]~2_combout\);

-- Location: FF_X46_Y31_N23
\inst2|x_e[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[11]~36_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(11));

-- Location: LCCOMB_X45_Y31_N6
\inst2|psac_e|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[11]~3_combout\ = \inst2|x_e\(14) $ (\inst2|x_e\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(14),
	datad => \inst2|x_e\(11),
	combout => \inst2|psac_e|x2[11]~3_combout\);

-- Location: LCCOMB_X45_Y31_N8
\inst2|psac_e|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[12]~4_combout\ = \inst2|x_e\(14) $ (\inst2|x_e\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(14),
	datad => \inst2|x_e\(12),
	combout => \inst2|psac_e|x2[12]~4_combout\);

-- Location: FF_X46_Y31_N27
\inst2|x_e[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[13]~40_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(13));

-- Location: LCCOMB_X45_Y31_N26
\inst2|psac_e|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[13]~5_combout\ = \inst2|x_e\(14) $ (\inst2|x_e\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(14),
	datac => \inst2|x_e\(13),
	combout => \inst2|psac_e|x2[13]~5_combout\);

-- Location: LCCOMB_X45_Y31_N20
\inst2|psac_e|x2[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[0]~6_combout\ = \inst2|x_b\(0) $ (\inst2|x_e\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(0),
	datad => \inst2|x_e\(14),
	combout => \inst2|psac_e|x2[0]~6_combout\);

-- Location: LCCOMB_X45_Y31_N22
\inst2|psac_e|x2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[1]~7_combout\ = \inst2|x_b\(1) $ (\inst2|x_e\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_b\(1),
	datad => \inst2|x_e\(14),
	combout => \inst2|psac_e|x2[1]~7_combout\);

-- Location: LCCOMB_X45_Y31_N0
\inst2|psac_e|x2[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[2]~8_combout\ = \inst2|x_e\(14) $ (\inst2|x_e\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(14),
	datad => \inst2|x_e\(2),
	combout => \inst2|psac_e|x2[2]~8_combout\);

-- Location: FF_X46_Y31_N7
\inst2|x_e[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[3]~20_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(3));

-- Location: LCCOMB_X45_Y31_N2
\inst2|psac_e|x2[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[3]~9_combout\ = \inst2|x_e\(14) $ (\inst2|x_e\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_e\(14),
	datad => \inst2|x_e\(3),
	combout => \inst2|psac_e|x2[3]~9_combout\);

-- Location: LCCOMB_X45_Y31_N28
\inst2|psac_e|x2[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[4]~10_combout\ = \inst2|x_e\(4) $ (\inst2|x_e\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_e\(4),
	datad => \inst2|x_e\(14),
	combout => \inst2|psac_e|x2[4]~10_combout\);

-- Location: FF_X46_Y31_N11
\inst2|x_e[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[5]~24_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(5));

-- Location: LCCOMB_X45_Y31_N14
\inst2|psac_e|x2[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[5]~11_combout\ = \inst2|x_e\(5) $ (\inst2|x_e\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_e\(5),
	datad => \inst2|x_e\(14),
	combout => \inst2|psac_e|x2[5]~11_combout\);

-- Location: FF_X46_Y31_N13
\inst2|x_e[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_e[6]~26_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_e\(6));

-- Location: LCCOMB_X45_Y31_N16
\inst2|psac_e|x2[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[6]~12_combout\ = \inst2|x_e\(6) $ (\inst2|x_e\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_e\(6),
	datad => \inst2|x_e\(14),
	combout => \inst2|psac_e|x2[6]~12_combout\);

-- Location: LCCOMB_X45_Y31_N10
\inst2|psac_e|x2[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|x2[7]~13_combout\ = \inst2|x_e\(7) $ (\inst2|x_e\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_e\(7),
	datad => \inst2|x_e\(14),
	combout => \inst2|psac_e|x2[7]~13_combout\);

-- Location: DSPMULT_X44_Y31_N0
\inst2|psac_e|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_e|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X43_Y31_N2
\inst2|psac_e|Res_2[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[0]~15_combout\ = (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a22\ & (\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (VCC))) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a22\ & 
-- (\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT8\ & VCC))
-- \inst2|psac_e|Res_2[0]~16\ = CARRY((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a22\ & \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a22\,
	datab => \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	combout => \inst2|psac_e|Res_2[0]~15_combout\,
	cout => \inst2|psac_e|Res_2[0]~16\);

-- Location: LCCOMB_X43_Y31_N6
\inst2|psac_e|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[2]~19_combout\ = ((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (!\inst2|psac_e|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_e|Res_2[2]~20\ = CARRY((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a20\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT10\) # (!\inst2|psac_e|Res_2[1]~18\))) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a20\ & 
-- (\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT10\ & !\inst2|psac_e|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datab => \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[1]~18\,
	combout => \inst2|psac_e|Res_2[2]~19_combout\,
	cout => \inst2|psac_e|Res_2[2]~20\);

-- Location: LCCOMB_X43_Y31_N8
\inst2|psac_e|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[3]~21_combout\ = (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a19\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT11\ & (\inst2|psac_e|Res_2[2]~20\ & VCC)) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\inst2|psac_e|Res_2[2]~20\)))) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a19\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_e|Res_2[2]~20\)) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\inst2|psac_e|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_e|Res_2[3]~22\ = CARRY((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\inst2|psac_e|Res_2[2]~20\)) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- ((!\inst2|psac_e|Res_2[2]~20\) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datab => \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[2]~20\,
	combout => \inst2|psac_e|Res_2[3]~21_combout\,
	cout => \inst2|psac_e|Res_2[3]~22\);

-- Location: LCCOMB_X43_Y31_N10
\inst2|psac_e|Res_2[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[4]~23_combout\ = ((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a18\ $ (\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\inst2|psac_e|Res_2[3]~22\)))) # (GND)
-- \inst2|psac_e|Res_2[4]~24\ = CARRY((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a18\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\inst2|psac_e|Res_2[3]~22\))) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a18\ & 
-- (\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\inst2|psac_e|Res_2[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a18\,
	datab => \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[3]~22\,
	combout => \inst2|psac_e|Res_2[4]~23_combout\,
	cout => \inst2|psac_e|Res_2[4]~24\);

-- Location: LCCOMB_X43_Y31_N12
\inst2|psac_e|Res_2[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[5]~25_combout\ = (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\inst2|psac_e|Res_2[4]~24\ & VCC)) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\inst2|psac_e|Res_2[4]~24\)))) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a17\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\inst2|psac_e|Res_2[4]~24\)) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\inst2|psac_e|Res_2[4]~24\) # (GND)))))
-- \inst2|psac_e|Res_2[5]~26\ = CARRY((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a17\ & (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\inst2|psac_e|Res_2[4]~24\)) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a17\ & 
-- ((!\inst2|psac_e|Res_2[4]~24\) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a17\,
	datab => \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[4]~24\,
	combout => \inst2|psac_e|Res_2[5]~25_combout\,
	cout => \inst2|psac_e|Res_2[5]~26\);

-- Location: LCCOMB_X43_Y31_N14
\inst2|psac_e|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[6]~27_combout\ = ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (!\inst2|psac_e|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_e|Res_2[6]~28\ = CARRY((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a16\) # (!\inst2|psac_e|Res_2[5]~26\))) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a16\ & !\inst2|psac_e|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[5]~26\,
	combout => \inst2|psac_e|Res_2[6]~27_combout\,
	cout => \inst2|psac_e|Res_2[6]~28\);

-- Location: LCCOMB_X43_Y31_N16
\inst2|psac_e|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[7]~29_combout\ = (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a15\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\inst2|psac_e|Res_2[6]~28\ & VCC)) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\inst2|psac_e|Res_2[6]~28\)))) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a15\ & ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_e|Res_2[6]~28\)) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\inst2|psac_e|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_e|Res_2[7]~30\ = CARRY((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\inst2|psac_e|Res_2[6]~28\)) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- ((!\inst2|psac_e|Res_2[6]~28\) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datab => \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[6]~28\,
	combout => \inst2|psac_e|Res_2[7]~29_combout\,
	cout => \inst2|psac_e|Res_2[7]~30\);

-- Location: LCCOMB_X43_Y31_N18
\inst2|psac_e|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[8]~31_combout\ = ((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (!\inst2|psac_e|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_e|Res_2[8]~32\ = CARRY((\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a14\) # (!\inst2|psac_e|Res_2[7]~30\))) # (!\inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a14\ & !\inst2|psac_e|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[7]~30\,
	combout => \inst2|psac_e|Res_2[8]~31_combout\,
	cout => \inst2|psac_e|Res_2[8]~32\);

-- Location: LCCOMB_X43_Y31_N22
\inst2|psac_e|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[10]~35_combout\ = (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_e|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_e|Res_2[9]~34\ & VCC))
-- \inst2|psac_e|Res_2[10]~36\ = CARRY((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_e|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[9]~34\,
	combout => \inst2|psac_e|Res_2[10]~35_combout\,
	cout => \inst2|psac_e|Res_2[10]~36\);

-- Location: FF_X43_Y31_N23
\inst2|psac_e|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(10));

-- Location: LCCOMB_X49_Y26_N8
\inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector7~0_combout\ = (\inst|scancode\(4) & ((\inst|Equal10~0_combout\ & (\inst|scancode\(9))) # (!\inst|Equal10~0_combout\ & ((\inst|MIDI\(4)))))) # (!\inst|scancode\(4) & (((\inst|MIDI\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|scancode\(4),
	datac => \inst|MIDI\(4),
	datad => \inst|Equal10~0_combout\,
	combout => \inst|Selector7~0_combout\);

-- Location: FF_X49_Y26_N9
\inst|MIDI[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(4));

-- Location: LCCOMB_X47_Y28_N24
\inst2|E_F~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~6_combout\ = (\inst|MIDI\(4) & ((\inst2|psac_e|inv_res_2~q\ & (\inst2|psac_e|Add1~18_combout\)) # (!\inst2|psac_e|inv_res_2~q\ & ((\inst2|psac_e|Res_2\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Add1~18_combout\,
	datab => \inst2|psac_e|inv_res_2~q\,
	datac => \inst2|psac_e|Res_2\(10),
	datad => \inst|MIDI\(4),
	combout => \inst2|E_F~6_combout\);

-- Location: FF_X43_Y31_N19
\inst2|psac_e|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(8));

-- Location: FF_X43_Y31_N17
\inst2|psac_e|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(7));

-- Location: FF_X43_Y31_N15
\inst2|psac_e|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(6));

-- Location: FF_X43_Y31_N13
\inst2|psac_e|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(5));

-- Location: FF_X43_Y31_N11
\inst2|psac_e|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(4));

-- Location: FF_X43_Y31_N9
\inst2|psac_e|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(3));

-- Location: FF_X43_Y31_N7
\inst2|psac_e|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(2));

-- Location: FF_X43_Y31_N3
\inst2|psac_e|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(0));

-- Location: LCCOMB_X43_Y28_N2
\inst2|psac_e|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~1_cout\ = CARRY((!\inst2|psac_e|Res_2\(1) & !\inst2|psac_e|Res_2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Res_2\(1),
	datab => \inst2|psac_e|Res_2\(0),
	datad => VCC,
	cout => \inst2|psac_e|Add1~1_cout\);

-- Location: LCCOMB_X43_Y28_N4
\inst2|psac_e|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~3_cout\ = CARRY((\inst2|psac_e|Res_2\(2)) # (!\inst2|psac_e|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_e|Add1~1_cout\,
	cout => \inst2|psac_e|Add1~3_cout\);

-- Location: LCCOMB_X43_Y28_N6
\inst2|psac_e|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~5_cout\ = CARRY((!\inst2|psac_e|Res_2\(3) & !\inst2|psac_e|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_e|Add1~3_cout\,
	cout => \inst2|psac_e|Add1~5_cout\);

-- Location: LCCOMB_X43_Y28_N8
\inst2|psac_e|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~6_combout\ = (\inst2|psac_e|Res_2\(4) & ((\inst2|psac_e|Add1~5_cout\) # (GND))) # (!\inst2|psac_e|Res_2\(4) & (!\inst2|psac_e|Add1~5_cout\))
-- \inst2|psac_e|Add1~7\ = CARRY((\inst2|psac_e|Res_2\(4)) # (!\inst2|psac_e|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_e|Add1~5_cout\,
	combout => \inst2|psac_e|Add1~6_combout\,
	cout => \inst2|psac_e|Add1~7\);

-- Location: LCCOMB_X43_Y28_N16
\inst2|psac_e|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~14_combout\ = (\inst2|psac_e|Res_2\(8) & ((\inst2|psac_e|Add1~13\) # (GND))) # (!\inst2|psac_e|Res_2\(8) & (!\inst2|psac_e|Add1~13\))
-- \inst2|psac_e|Add1~15\ = CARRY((\inst2|psac_e|Res_2\(8)) # (!\inst2|psac_e|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_e|Add1~13\,
	combout => \inst2|psac_e|Add1~14_combout\,
	cout => \inst2|psac_e|Add1~15\);

-- Location: LCCOMB_X43_Y28_N18
\inst2|psac_e|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~16_combout\ = (\inst2|psac_e|Res_2\(9) & (!\inst2|psac_e|Add1~15\ & VCC)) # (!\inst2|psac_e|Res_2\(9) & (\inst2|psac_e|Add1~15\ $ (GND)))
-- \inst2|psac_e|Add1~17\ = CARRY((!\inst2|psac_e|Res_2\(9) & !\inst2|psac_e|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_e|Add1~15\,
	combout => \inst2|psac_e|Add1~16_combout\,
	cout => \inst2|psac_e|Add1~17\);

-- Location: LCCOMB_X47_Y28_N4
\inst2|E_F~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~5_combout\ = (\inst|MIDI\(4) & ((\inst2|psac_e|inv_res_2~q\ & ((\inst2|psac_e|Add1~16_combout\))) # (!\inst2|psac_e|inv_res_2~q\ & (\inst2|psac_e|Res_2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Res_2\(9),
	datab => \inst2|psac_e|inv_res_2~q\,
	datac => \inst2|psac_e|Add1~16_combout\,
	datad => \inst|MIDI\(4),
	combout => \inst2|E_F~5_combout\);

-- Location: FF_X48_Y24_N17
\inst2|psac_f|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(8));

-- Location: FF_X48_Y24_N9
\inst2|psac_f|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(4));

-- Location: FF_X48_Y24_N7
\inst2|psac_f|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(3));

-- Location: FF_X48_Y24_N5
\inst2|psac_f|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(2));

-- Location: FF_X48_Y24_N3
\inst2|psac_f|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(1));

-- Location: LCCOMB_X48_Y25_N0
\inst2|psac_f|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~1_cout\ = CARRY((!\inst2|psac_f|Res_2\(0) & !\inst2|psac_f|Res_2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Res_2\(0),
	datab => \inst2|psac_f|Res_2\(1),
	datad => VCC,
	cout => \inst2|psac_f|Add1~1_cout\);

-- Location: LCCOMB_X48_Y25_N2
\inst2|psac_f|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~3_cout\ = CARRY((\inst2|psac_f|Res_2\(2)) # (!\inst2|psac_f|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_f|Add1~1_cout\,
	cout => \inst2|psac_f|Add1~3_cout\);

-- Location: LCCOMB_X48_Y25_N4
\inst2|psac_f|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~5_cout\ = CARRY((!\inst2|psac_f|Res_2\(3) & !\inst2|psac_f|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_f|Add1~3_cout\,
	cout => \inst2|psac_f|Add1~5_cout\);

-- Location: LCCOMB_X48_Y25_N10
\inst2|psac_f|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~12_combout\ = (\inst2|psac_f|Res_2\(6) & ((\inst2|psac_f|Add1~10\) # (GND))) # (!\inst2|psac_f|Res_2\(6) & (!\inst2|psac_f|Add1~10\))
-- \inst2|psac_f|Add1~13\ = CARRY((\inst2|psac_f|Res_2\(6)) # (!\inst2|psac_f|Add1~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Res_2\(6),
	datad => VCC,
	cin => \inst2|psac_f|Add1~10\,
	combout => \inst2|psac_f|Add1~12_combout\,
	cout => \inst2|psac_f|Add1~13\);

-- Location: LCCOMB_X48_Y25_N14
\inst2|psac_f|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~18_combout\ = (\inst2|psac_f|Res_2\(8) & ((\inst2|psac_f|Add1~16\) # (GND))) # (!\inst2|psac_f|Res_2\(8) & (!\inst2|psac_f|Add1~16\))
-- \inst2|psac_f|Add1~19\ = CARRY((\inst2|psac_f|Res_2\(8)) # (!\inst2|psac_f|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_f|Add1~16\,
	combout => \inst2|psac_f|Add1~18_combout\,
	cout => \inst2|psac_f|Add1~19\);

-- Location: LCCOMB_X47_Y25_N16
\inst2|psac_f|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~20_combout\ = (\inst2|psac_f|inv_res_2~q\ & (\inst2|psac_f|Add1~18_combout\)) # (!\inst2|psac_f|inv_res_2~q\ & ((\inst2|psac_f|Res_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|inv_res_2~q\,
	datac => \inst2|psac_f|Add1~18_combout\,
	datad => \inst2|psac_f|Res_2\(8),
	combout => \inst2|psac_f|Add1~20_combout\);

-- Location: LCCOMB_X47_Y28_N28
\inst2|E_F~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~3_combout\ = (\inst|MIDI\(4) & ((\inst2|psac_e|inv_res_2~q\ & (\inst2|psac_e|Add1~12_combout\)) # (!\inst2|psac_e|inv_res_2~q\ & ((\inst2|psac_e|Res_2\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Add1~12_combout\,
	datab => \inst2|psac_e|inv_res_2~q\,
	datac => \inst2|psac_e|Res_2\(7),
	datad => \inst|MIDI\(4),
	combout => \inst2|E_F~3_combout\);

-- Location: FF_X48_Y24_N13
\inst2|psac_f|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(6));

-- Location: LCCOMB_X47_Y25_N12
\inst2|psac_f|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~14_combout\ = (\inst2|psac_f|inv_res_2~q\ & (\inst2|psac_f|Add1~12_combout\)) # (!\inst2|psac_f|inv_res_2~q\ & ((\inst2|psac_f|Res_2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|inv_res_2~q\,
	datac => \inst2|psac_f|Add1~12_combout\,
	datad => \inst2|psac_f|Res_2\(6),
	combout => \inst2|psac_f|Add1~14_combout\);

-- Location: LCCOMB_X42_Y28_N16
\inst2|E_F~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~1_combout\ = (\inst|MIDI\(4) & ((\inst2|psac_e|inv_res_2~q\ & (\inst2|psac_e|Add1~8_combout\)) # (!\inst2|psac_e|inv_res_2~q\ & ((\inst2|psac_e|Res_2\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Add1~8_combout\,
	datab => \inst|MIDI\(4),
	datac => \inst2|psac_e|inv_res_2~q\,
	datad => \inst2|psac_e|Res_2\(5),
	combout => \inst2|E_F~1_combout\);

-- Location: LCCOMB_X43_Y28_N0
\inst2|E_F~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~0_combout\ = (\inst|MIDI\(4) & ((\inst2|psac_e|inv_res_2~q\ & ((\inst2|psac_e|Add1~6_combout\))) # (!\inst2|psac_e|inv_res_2~q\ & (\inst2|psac_e|Res_2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(4),
	datab => \inst2|psac_e|Res_2\(4),
	datac => \inst2|psac_e|inv_res_2~q\,
	datad => \inst2|psac_e|Add1~6_combout\,
	combout => \inst2|E_F~0_combout\);

-- Location: LCCOMB_X48_Y28_N12
\inst2|Add14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~9_combout\ = (\inst2|psac_f|Add1~17_combout\ & ((\inst2|E_F~3_combout\ & (\inst2|Add14~7\ & VCC)) # (!\inst2|E_F~3_combout\ & (!\inst2|Add14~7\)))) # (!\inst2|psac_f|Add1~17_combout\ & ((\inst2|E_F~3_combout\ & (!\inst2|Add14~7\)) # 
-- (!\inst2|E_F~3_combout\ & ((\inst2|Add14~7\) # (GND)))))
-- \inst2|Add14~10\ = CARRY((\inst2|psac_f|Add1~17_combout\ & (!\inst2|E_F~3_combout\ & !\inst2|Add14~7\)) # (!\inst2|psac_f|Add1~17_combout\ & ((!\inst2|Add14~7\) # (!\inst2|E_F~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Add1~17_combout\,
	datab => \inst2|E_F~3_combout\,
	datad => VCC,
	cin => \inst2|Add14~7\,
	combout => \inst2|Add14~9_combout\,
	cout => \inst2|Add14~10\);

-- Location: LCCOMB_X48_Y28_N14
\inst2|Add14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~12_combout\ = ((\inst2|E_F~4_combout\ $ (\inst2|psac_f|Add1~20_combout\ $ (!\inst2|Add14~10\)))) # (GND)
-- \inst2|Add14~13\ = CARRY((\inst2|E_F~4_combout\ & ((\inst2|psac_f|Add1~20_combout\) # (!\inst2|Add14~10\))) # (!\inst2|E_F~4_combout\ & (\inst2|psac_f|Add1~20_combout\ & !\inst2|Add14~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|E_F~4_combout\,
	datab => \inst2|psac_f|Add1~20_combout\,
	datad => VCC,
	cin => \inst2|Add14~10\,
	combout => \inst2|Add14~12_combout\,
	cout => \inst2|Add14~13\);

-- Location: LCCOMB_X48_Y28_N16
\inst2|Add14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~15_combout\ = (\inst2|psac_f|Add1~23_combout\ & ((\inst2|E_F~5_combout\ & (\inst2|Add14~13\ & VCC)) # (!\inst2|E_F~5_combout\ & (!\inst2|Add14~13\)))) # (!\inst2|psac_f|Add1~23_combout\ & ((\inst2|E_F~5_combout\ & (!\inst2|Add14~13\)) # 
-- (!\inst2|E_F~5_combout\ & ((\inst2|Add14~13\) # (GND)))))
-- \inst2|Add14~16\ = CARRY((\inst2|psac_f|Add1~23_combout\ & (!\inst2|E_F~5_combout\ & !\inst2|Add14~13\)) # (!\inst2|psac_f|Add1~23_combout\ & ((!\inst2|Add14~13\) # (!\inst2|E_F~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Add1~23_combout\,
	datab => \inst2|E_F~5_combout\,
	datad => VCC,
	cin => \inst2|Add14~13\,
	combout => \inst2|Add14~15_combout\,
	cout => \inst2|Add14~16\);

-- Location: LCCOMB_X48_Y28_N18
\inst2|Add14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~18_combout\ = ((\inst2|psac_f|Add1~26_combout\ $ (\inst2|E_F~6_combout\ $ (!\inst2|Add14~16\)))) # (GND)
-- \inst2|Add14~19\ = CARRY((\inst2|psac_f|Add1~26_combout\ & ((\inst2|E_F~6_combout\) # (!\inst2|Add14~16\))) # (!\inst2|psac_f|Add1~26_combout\ & (\inst2|E_F~6_combout\ & !\inst2|Add14~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Add1~26_combout\,
	datab => \inst2|E_F~6_combout\,
	datad => VCC,
	cin => \inst2|Add14~16\,
	combout => \inst2|Add14~18_combout\,
	cout => \inst2|Add14~19\);

-- Location: LCCOMB_X48_Y28_N20
\inst2|Add14~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~21_combout\ = (\inst2|E_F~7_combout\ & ((\inst2|psac_f|Add1~29_combout\ & (\inst2|Add14~19\ & VCC)) # (!\inst2|psac_f|Add1~29_combout\ & (!\inst2|Add14~19\)))) # (!\inst2|E_F~7_combout\ & ((\inst2|psac_f|Add1~29_combout\ & 
-- (!\inst2|Add14~19\)) # (!\inst2|psac_f|Add1~29_combout\ & ((\inst2|Add14~19\) # (GND)))))
-- \inst2|Add14~22\ = CARRY((\inst2|E_F~7_combout\ & (!\inst2|psac_f|Add1~29_combout\ & !\inst2|Add14~19\)) # (!\inst2|E_F~7_combout\ & ((!\inst2|Add14~19\) # (!\inst2|psac_f|Add1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|E_F~7_combout\,
	datab => \inst2|psac_f|Add1~29_combout\,
	datad => VCC,
	cin => \inst2|Add14~19\,
	combout => \inst2|Add14~21_combout\,
	cout => \inst2|Add14~22\);

-- Location: LCCOMB_X43_Y31_N24
\inst2|psac_e|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[11]~37_combout\ = (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_e|Res_2[10]~36\)) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_e|Res_2[10]~36\) # (GND)))
-- \inst2|psac_e|Res_2[11]~38\ = CARRY((!\inst2|psac_e|Res_2[10]~36\) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[10]~36\,
	combout => \inst2|psac_e|Res_2[11]~37_combout\,
	cout => \inst2|psac_e|Res_2[11]~38\);

-- Location: FF_X43_Y31_N25
\inst2|psac_e|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(11));

-- Location: LCCOMB_X43_Y28_N22
\inst2|psac_e|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~20_combout\ = (\inst2|psac_e|Res_2\(11) & (!\inst2|psac_e|Add1~19\ & VCC)) # (!\inst2|psac_e|Res_2\(11) & (\inst2|psac_e|Add1~19\ $ (GND)))
-- \inst2|psac_e|Add1~21\ = CARRY((!\inst2|psac_e|Res_2\(11) & !\inst2|psac_e|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_e|Add1~19\,
	combout => \inst2|psac_e|Add1~20_combout\,
	cout => \inst2|psac_e|Add1~21\);

-- Location: LCCOMB_X47_Y28_N20
\inst2|E_F~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~7_combout\ = (\inst|MIDI\(4) & ((\inst2|psac_e|inv_res_2~q\ & ((\inst2|psac_e|Add1~20_combout\))) # (!\inst2|psac_e|inv_res_2~q\ & (\inst2|psac_e|Res_2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Res_2\(11),
	datab => \inst2|psac_e|inv_res_2~q\,
	datac => \inst2|psac_e|Add1~20_combout\,
	datad => \inst|MIDI\(4),
	combout => \inst2|E_F~7_combout\);

-- Location: LCCOMB_X47_Y28_N6
\inst2|Add14~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~23_combout\ = (\inst|MIDI\(5) & (\inst2|Add14~21_combout\)) # (!\inst|MIDI\(5) & ((\inst2|E_F~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(5),
	datac => \inst2|Add14~21_combout\,
	datad => \inst2|E_F~7_combout\,
	combout => \inst2|Add14~23_combout\);

-- Location: LCCOMB_X49_Y26_N26
\inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector6~0_combout\ = (\inst|scancode\(4) & ((\inst|Equal12~0_combout\ & (\inst|scancode\(9))) # (!\inst|Equal12~0_combout\ & ((\inst|MIDI\(5)))))) # (!\inst|scancode\(4) & (((\inst|MIDI\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|scancode\(4),
	datac => \inst|MIDI\(5),
	datad => \inst|Equal12~0_combout\,
	combout => \inst|Selector6~0_combout\);

-- Location: FF_X49_Y26_N27
\inst|MIDI[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(5));

-- Location: LCCOMB_X47_Y28_N10
\inst2|Add14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~20_combout\ = (\inst|MIDI\(5) & ((\inst2|Add14~18_combout\))) # (!\inst|MIDI\(5) & (\inst2|E_F~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|E_F~6_combout\,
	datac => \inst|MIDI\(5),
	datad => \inst2|Add14~18_combout\,
	combout => \inst2|Add14~20_combout\);

-- Location: LCCOMB_X47_Y28_N30
\inst2|Add14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~17_combout\ = (\inst|MIDI\(5) & ((\inst2|Add14~15_combout\))) # (!\inst|MIDI\(5) & (\inst2|E_F~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|E_F~5_combout\,
	datac => \inst|MIDI\(5),
	datad => \inst2|Add14~15_combout\,
	combout => \inst2|Add14~17_combout\);

-- Location: LCCOMB_X47_Y28_N16
\inst2|E_F~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~4_combout\ = (\inst|MIDI\(4) & ((\inst2|psac_e|inv_res_2~q\ & (\inst2|psac_e|Add1~14_combout\)) # (!\inst2|psac_e|inv_res_2~q\ & ((\inst2|psac_e|Res_2\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(4),
	datab => \inst2|psac_e|inv_res_2~q\,
	datac => \inst2|psac_e|Add1~14_combout\,
	datad => \inst2|psac_e|Res_2\(8),
	combout => \inst2|E_F~4_combout\);

-- Location: LCCOMB_X47_Y28_N26
\inst2|Add14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~14_combout\ = (\inst|MIDI\(5) & (\inst2|Add14~12_combout\)) # (!\inst|MIDI\(5) & ((\inst2|E_F~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(5),
	datac => \inst2|Add14~12_combout\,
	datad => \inst2|E_F~4_combout\,
	combout => \inst2|Add14~14_combout\);

-- Location: LCCOMB_X47_Y28_N14
\inst2|Add14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~11_combout\ = (\inst|MIDI\(5) & (\inst2|Add14~9_combout\)) # (!\inst|MIDI\(5) & ((\inst2|E_F~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(5),
	datac => \inst2|Add14~9_combout\,
	datad => \inst2|E_F~3_combout\,
	combout => \inst2|Add14~11_combout\);

-- Location: LCCOMB_X65_Y30_N12
\inst2|psac_f_sharp|Res_2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[6]~27_combout\ = ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ $ (\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (!\inst2|psac_f_sharp|Res_2[5]~26\)))) # (GND)
-- \inst2|psac_f_sharp|Res_2[6]~28\ = CARRY((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ & ((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\inst2|psac_f_sharp|Res_2[5]~26\))) # 
-- (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\ & (\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\inst2|psac_f_sharp|Res_2[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a16\,
	datab => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[5]~26\,
	combout => \inst2|psac_f_sharp|Res_2[6]~27_combout\,
	cout => \inst2|psac_f_sharp|Res_2[6]~28\);

-- Location: FF_X65_Y30_N13
\inst2|psac_f_sharp|Res_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(6));

-- Location: LCCOMB_X59_Y30_N30
\inst2|G_FS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~2_combout\ = (\inst|MIDI\(6) & ((\inst2|psac_f_sharp|inv_res_2~q\ & (\inst2|psac_f_sharp|Add1~10_combout\)) # (!\inst2|psac_f_sharp|inv_res_2~q\ & ((\inst2|psac_f_sharp|Res_2\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Add1~10_combout\,
	datab => \inst|MIDI\(6),
	datac => \inst2|psac_f_sharp|inv_res_2~q\,
	datad => \inst2|psac_f_sharp|Res_2\(6),
	combout => \inst2|G_FS~2_combout\);

-- Location: LCCOMB_X57_Y30_N28
\inst2|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~8_combout\ = (\inst|MIDI\(7) & (\inst2|Add15~6_combout\)) # (!\inst|MIDI\(7) & ((\inst2|G_FS~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add15~6_combout\,
	datac => \inst|MIDI\(7),
	datad => \inst2|G_FS~2_combout\,
	combout => \inst2|Add15~8_combout\);

-- Location: FF_X65_Y30_N7
\inst2|psac_f_sharp|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(3));

-- Location: FF_X65_Y30_N5
\inst2|psac_f_sharp|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(2));

-- Location: FF_X65_Y30_N1
\inst2|psac_f_sharp|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(0));

-- Location: LCCOMB_X59_Y30_N0
\inst2|psac_f_sharp|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~1_cout\ = CARRY((!\inst2|psac_f_sharp|Res_2\(1) & !\inst2|psac_f_sharp|Res_2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Res_2\(1),
	datab => \inst2|psac_f_sharp|Res_2\(0),
	datad => VCC,
	cout => \inst2|psac_f_sharp|Add1~1_cout\);

-- Location: LCCOMB_X59_Y30_N2
\inst2|psac_f_sharp|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~3_cout\ = CARRY((\inst2|psac_f_sharp|Res_2\(2)) # (!\inst2|psac_f_sharp|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f_sharp|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~1_cout\,
	cout => \inst2|psac_f_sharp|Add1~3_cout\);

-- Location: LCCOMB_X59_Y30_N4
\inst2|psac_f_sharp|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~5_cout\ = CARRY((!\inst2|psac_f_sharp|Res_2\(3) & !\inst2|psac_f_sharp|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f_sharp|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~3_cout\,
	cout => \inst2|psac_f_sharp|Add1~5_cout\);

-- Location: LCCOMB_X59_Y30_N8
\inst2|psac_f_sharp|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~8_combout\ = (\inst2|psac_f_sharp|Res_2\(5) & (!\inst2|psac_f_sharp|Add1~7\ & VCC)) # (!\inst2|psac_f_sharp|Res_2\(5) & (\inst2|psac_f_sharp|Add1~7\ $ (GND)))
-- \inst2|psac_f_sharp|Add1~9\ = CARRY((!\inst2|psac_f_sharp|Res_2\(5) & !\inst2|psac_f_sharp|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Res_2\(5),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~7\,
	combout => \inst2|psac_f_sharp|Add1~8_combout\,
	cout => \inst2|psac_f_sharp|Add1~9\);

-- Location: LCCOMB_X58_Y30_N0
\inst2|G_FS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~1_combout\ = (\inst|MIDI\(6) & ((\inst2|psac_f_sharp|inv_res_2~q\ & ((\inst2|psac_f_sharp|Add1~8_combout\))) # (!\inst2|psac_f_sharp|inv_res_2~q\ & (\inst2|psac_f_sharp|Res_2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Res_2\(5),
	datab => \inst2|psac_f_sharp|Add1~8_combout\,
	datac => \inst2|psac_f_sharp|inv_res_2~q\,
	datad => \inst|MIDI\(6),
	combout => \inst2|G_FS~1_combout\);

-- Location: LCCOMB_X56_Y26_N0
\inst2|x_g[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[5]~12_cout\ = CARRY(\inst2|x_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(0),
	datad => VCC,
	cout => \inst2|x_g[5]~12_cout\);

-- Location: LCCOMB_X56_Y26_N2
\inst2|x_g[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[5]~14_cout\ = CARRY((!\inst2|x_b\(1) & !\inst2|x_g[5]~12_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_b\(1),
	datad => VCC,
	cin => \inst2|x_g[5]~12_cout\,
	cout => \inst2|x_g[5]~14_cout\);

-- Location: LCCOMB_X56_Y26_N4
\inst2|x_g[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[5]~16_cout\ = CARRY((\inst2|x_b\(2)) # (!\inst2|x_g[5]~14_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(2),
	datad => VCC,
	cin => \inst2|x_g[5]~14_cout\,
	cout => \inst2|x_g[5]~16_cout\);

-- Location: LCCOMB_X56_Y26_N6
\inst2|x_g[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[5]~18_cout\ = CARRY((!\inst2|x_g[5]~16_cout\) # (!\inst2|x_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_b\(3),
	datad => VCC,
	cin => \inst2|x_g[5]~16_cout\,
	cout => \inst2|x_g[5]~18_cout\);

-- Location: LCCOMB_X56_Y26_N8
\inst2|x_g[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[5]~19_combout\ = (\inst2|x_g\(5) & (\inst2|x_g[5]~18_cout\ $ (GND))) # (!\inst2|x_g\(5) & (!\inst2|x_g[5]~18_cout\ & VCC))
-- \inst2|x_g[5]~20\ = CARRY((\inst2|x_g\(5) & !\inst2|x_g[5]~18_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g\(5),
	datad => VCC,
	cin => \inst2|x_g[5]~18_cout\,
	combout => \inst2|x_g[5]~19_combout\,
	cout => \inst2|x_g[5]~20\);

-- Location: FF_X56_Y26_N9
\inst2|x_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g[5]~19_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g\(5));

-- Location: LCCOMB_X56_Y26_N10
\inst2|x_g[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[6]~21_combout\ = (\inst2|x_g\(6) & (!\inst2|x_g[5]~20\)) # (!\inst2|x_g\(6) & ((\inst2|x_g[5]~20\) # (GND)))
-- \inst2|x_g[6]~22\ = CARRY((!\inst2|x_g[5]~20\) # (!\inst2|x_g\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g\(6),
	datad => VCC,
	cin => \inst2|x_g[5]~20\,
	combout => \inst2|x_g[6]~21_combout\,
	cout => \inst2|x_g[6]~22\);

-- Location: LCCOMB_X56_Y26_N12
\inst2|x_g[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[7]~23_combout\ = (\inst2|x_g\(7) & (\inst2|x_g[6]~22\ $ (GND))) # (!\inst2|x_g\(7) & (!\inst2|x_g[6]~22\ & VCC))
-- \inst2|x_g[7]~24\ = CARRY((\inst2|x_g\(7) & !\inst2|x_g[6]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g\(7),
	datad => VCC,
	cin => \inst2|x_g[6]~22\,
	combout => \inst2|x_g[7]~23_combout\,
	cout => \inst2|x_g[7]~24\);

-- Location: LCCOMB_X56_Y26_N14
\inst2|x_g[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[8]~25_combout\ = (\inst2|x_g\(8) & (!\inst2|x_g[7]~24\)) # (!\inst2|x_g\(8) & ((\inst2|x_g[7]~24\) # (GND)))
-- \inst2|x_g[8]~26\ = CARRY((!\inst2|x_g[7]~24\) # (!\inst2|x_g\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g\(8),
	datad => VCC,
	cin => \inst2|x_g[7]~24\,
	combout => \inst2|x_g[8]~25_combout\,
	cout => \inst2|x_g[8]~26\);

-- Location: FF_X56_Y26_N15
\inst2|x_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g[8]~25_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g\(8));

-- Location: LCCOMB_X55_Y26_N16
\inst2|psac_g|x2[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[8]~0_combout\ = \inst2|x_g\(14) $ (\inst2|x_g\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g\(14),
	datac => \inst2|x_g\(8),
	combout => \inst2|psac_g|x2[8]~0_combout\);

-- Location: LCCOMB_X56_Y26_N16
\inst2|x_g[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[9]~27_combout\ = (\inst2|x_g\(9) & ((GND) # (!\inst2|x_g[8]~26\))) # (!\inst2|x_g\(9) & (\inst2|x_g[8]~26\ $ (GND)))
-- \inst2|x_g[9]~28\ = CARRY((\inst2|x_g\(9)) # (!\inst2|x_g[8]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g\(9),
	datad => VCC,
	cin => \inst2|x_g[8]~26\,
	combout => \inst2|x_g[9]~27_combout\,
	cout => \inst2|x_g[9]~28\);

-- Location: FF_X56_Y26_N17
\inst2|x_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g[9]~27_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g\(9));

-- Location: LCCOMB_X56_Y26_N18
\inst2|x_g[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[10]~29_combout\ = (\inst2|x_g\(10) & (!\inst2|x_g[9]~28\)) # (!\inst2|x_g\(10) & ((\inst2|x_g[9]~28\) # (GND)))
-- \inst2|x_g[10]~30\ = CARRY((!\inst2|x_g[9]~28\) # (!\inst2|x_g\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g\(10),
	datad => VCC,
	cin => \inst2|x_g[9]~28\,
	combout => \inst2|x_g[10]~29_combout\,
	cout => \inst2|x_g[10]~30\);

-- Location: FF_X56_Y26_N19
\inst2|x_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g[10]~29_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g\(10));

-- Location: LCCOMB_X56_Y26_N20
\inst2|x_g[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[11]~31_combout\ = (\inst2|x_g\(11) & (\inst2|x_g[10]~30\ $ (GND))) # (!\inst2|x_g\(11) & (!\inst2|x_g[10]~30\ & VCC))
-- \inst2|x_g[11]~32\ = CARRY((\inst2|x_g\(11) & !\inst2|x_g[10]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g\(11),
	datad => VCC,
	cin => \inst2|x_g[10]~30\,
	combout => \inst2|x_g[11]~31_combout\,
	cout => \inst2|x_g[11]~32\);

-- Location: FF_X56_Y26_N21
\inst2|x_g[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g[11]~31_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g\(11));

-- Location: LCCOMB_X56_Y26_N22
\inst2|x_g[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[12]~33_combout\ = (\inst2|x_g\(12) & (!\inst2|x_g[11]~32\)) # (!\inst2|x_g\(12) & ((\inst2|x_g[11]~32\) # (GND)))
-- \inst2|x_g[12]~34\ = CARRY((!\inst2|x_g[11]~32\) # (!\inst2|x_g\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g\(12),
	datad => VCC,
	cin => \inst2|x_g[11]~32\,
	combout => \inst2|x_g[12]~33_combout\,
	cout => \inst2|x_g[12]~34\);

-- Location: LCCOMB_X56_Y26_N24
\inst2|x_g[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[13]~35_combout\ = (\inst2|x_g\(13) & (\inst2|x_g[12]~34\ $ (GND))) # (!\inst2|x_g\(13) & (!\inst2|x_g[12]~34\ & VCC))
-- \inst2|x_g[13]~36\ = CARRY((\inst2|x_g\(13) & !\inst2|x_g[12]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|x_g\(13),
	datad => VCC,
	cin => \inst2|x_g[12]~34\,
	combout => \inst2|x_g[13]~35_combout\,
	cout => \inst2|x_g[13]~36\);

-- Location: FF_X56_Y26_N25
\inst2|x_g[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g[13]~35_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g\(13));

-- Location: LCCOMB_X56_Y26_N26
\inst2|x_g[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[14]~37_combout\ = (\inst2|x_g\(14) & (!\inst2|x_g[13]~36\)) # (!\inst2|x_g\(14) & ((\inst2|x_g[13]~36\) # (GND)))
-- \inst2|x_g[14]~38\ = CARRY((!\inst2|x_g[13]~36\) # (!\inst2|x_g\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g\(14),
	datad => VCC,
	cin => \inst2|x_g[13]~36\,
	combout => \inst2|x_g[14]~37_combout\,
	cout => \inst2|x_g[14]~38\);

-- Location: FF_X56_Y26_N27
\inst2|x_g[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g[14]~37_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g\(14));

-- Location: LCCOMB_X55_Y26_N26
\inst2|psac_g|x2[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[9]~1_combout\ = \inst2|x_g\(14) $ (\inst2|x_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g\(14),
	datad => \inst2|x_g\(9),
	combout => \inst2|psac_g|x2[9]~1_combout\);

-- Location: LCCOMB_X55_Y26_N4
\inst2|psac_g|x2[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[10]~2_combout\ = \inst2|x_g\(14) $ (\inst2|x_g\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g\(14),
	datad => \inst2|x_g\(10),
	combout => \inst2|psac_g|x2[10]~2_combout\);

-- Location: LCCOMB_X55_Y26_N14
\inst2|psac_g|x2[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[11]~3_combout\ = \inst2|x_g\(14) $ (\inst2|x_g\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g\(14),
	datac => \inst2|x_g\(11),
	combout => \inst2|psac_g|x2[11]~3_combout\);

-- Location: FF_X56_Y26_N23
\inst2|x_g[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g[12]~33_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g\(12));

-- Location: LCCOMB_X55_Y26_N24
\inst2|psac_g|x2[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[12]~4_combout\ = \inst2|x_g\(14) $ (\inst2|x_g\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g\(14),
	datad => \inst2|x_g\(12),
	combout => \inst2|psac_g|x2[12]~4_combout\);

-- Location: LCCOMB_X55_Y26_N2
\inst2|psac_g|x2[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[13]~5_combout\ = \inst2|x_g\(14) $ (\inst2|x_g\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g\(14),
	datad => \inst2|x_g\(13),
	combout => \inst2|psac_g|x2[13]~5_combout\);

-- Location: LCCOMB_X55_Y26_N12
\inst2|psac_g|x2[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[1]~6_combout\ = \inst2|x_g\(14) $ (\inst2|x_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g\(14),
	datad => \inst2|x_b\(0),
	combout => \inst2|psac_g|x2[1]~6_combout\);

-- Location: LCCOMB_X55_Y26_N30
\inst2|psac_g|x2[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[2]~7_combout\ = \inst2|x_g\(14) $ (\inst2|x_b\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g\(14),
	datac => \inst2|x_b\(1),
	combout => \inst2|psac_g|x2[2]~7_combout\);

-- Location: LCCOMB_X55_Y26_N8
\inst2|psac_g|x2[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[3]~8_combout\ = \inst2|x_g\(14) $ (\inst2|x_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g\(14),
	datac => \inst2|x_b\(2),
	combout => \inst2|psac_g|x2[3]~8_combout\);

-- Location: FF_X66_Y25_N7
\inst2|x_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_b[3]~22_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_b\(3));

-- Location: LCCOMB_X55_Y26_N10
\inst2|psac_g|x2[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[4]~9_combout\ = \inst2|x_g\(14) $ (\inst2|x_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g\(14),
	datac => \inst2|x_b\(3),
	combout => \inst2|psac_g|x2[4]~9_combout\);

-- Location: LCCOMB_X55_Y26_N28
\inst2|psac_g|x2[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[5]~10_combout\ = \inst2|x_g\(14) $ (\inst2|x_g\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g\(14),
	datac => \inst2|x_g\(5),
	combout => \inst2|psac_g|x2[5]~10_combout\);

-- Location: FF_X56_Y26_N11
\inst2|x_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g[6]~21_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g\(6));

-- Location: LCCOMB_X55_Y26_N22
\inst2|psac_g|x2[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[6]~11_combout\ = \inst2|x_g\(14) $ (\inst2|x_g\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|x_g\(14),
	datac => \inst2|x_g\(6),
	combout => \inst2|psac_g|x2[6]~11_combout\);

-- Location: FF_X56_Y26_N13
\inst2|x_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g[7]~23_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g\(7));

-- Location: LCCOMB_X56_Y26_N30
\inst2|psac_g|x2[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|x2[7]~12_combout\ = \inst2|x_g\(14) $ (\inst2|x_g\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|x_g\(14),
	datad => \inst2|x_g\(7),
	combout => \inst2|psac_g|x2[7]~12_combout\);

-- Location: DSPMULT_X44_Y26_N0
\inst2|psac_g|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|psac_g|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X52_Y26_N2
\inst2|psac_g|Res_2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[1]~17_combout\ = (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\inst2|psac_g|Res_2[0]~16\ & VCC)) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\inst2|psac_g|Res_2[0]~16\)))) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a21\ & ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\inst2|psac_g|Res_2[0]~16\)) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\inst2|psac_g|Res_2[0]~16\) # (GND)))))
-- \inst2|psac_g|Res_2[1]~18\ = CARRY((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a21\ & (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\inst2|psac_g|Res_2[0]~16\)) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a21\ & 
-- ((!\inst2|psac_g|Res_2[0]~16\) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a21\,
	datab => \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[0]~16\,
	combout => \inst2|psac_g|Res_2[1]~17_combout\,
	cout => \inst2|psac_g|Res_2[1]~18\);

-- Location: LCCOMB_X52_Y26_N4
\inst2|psac_g|Res_2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[2]~19_combout\ = ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a20\ $ (!\inst2|psac_g|Res_2[1]~18\)))) # (GND)
-- \inst2|psac_g|Res_2[2]~20\ = CARRY((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a20\) # (!\inst2|psac_g|Res_2[1]~18\))) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT10\ & 
-- (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a20\ & !\inst2|psac_g|Res_2[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a20\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[1]~18\,
	combout => \inst2|psac_g|Res_2[2]~19_combout\,
	cout => \inst2|psac_g|Res_2[2]~20\);

-- Location: LCCOMB_X52_Y26_N6
\inst2|psac_g|Res_2[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[3]~21_combout\ = (\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a19\ & (\inst2|psac_g|Res_2[2]~20\ & VCC)) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- (!\inst2|psac_g|Res_2[2]~20\)))) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a19\ & (!\inst2|psac_g|Res_2[2]~20\)) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\inst2|psac_g|Res_2[2]~20\) # (GND)))))
-- \inst2|psac_g|Res_2[3]~22\ = CARRY((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a19\ & !\inst2|psac_g|Res_2[2]~20\)) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\inst2|psac_g|Res_2[2]~20\) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a19\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[2]~20\,
	combout => \inst2|psac_g|Res_2[3]~21_combout\,
	cout => \inst2|psac_g|Res_2[3]~22\);

-- Location: FF_X52_Y26_N7
\inst2|psac_g|Res_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(3));

-- Location: FF_X52_Y26_N5
\inst2|psac_g|Res_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(2));

-- Location: FF_X52_Y26_N3
\inst2|psac_g|Res_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(1));

-- Location: LCCOMB_X53_Y26_N0
\inst2|psac_g|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~1_cout\ = CARRY((!\inst2|psac_g|Res_2\(0) & !\inst2|psac_g|Res_2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Res_2\(0),
	datab => \inst2|psac_g|Res_2\(1),
	datad => VCC,
	cout => \inst2|psac_g|Add1~1_cout\);

-- Location: LCCOMB_X53_Y26_N2
\inst2|psac_g|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~3_cout\ = CARRY((\inst2|psac_g|Res_2\(2)) # (!\inst2|psac_g|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_g|Add1~1_cout\,
	cout => \inst2|psac_g|Add1~3_cout\);

-- Location: LCCOMB_X53_Y26_N4
\inst2|psac_g|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~5_cout\ = CARRY((!\inst2|psac_g|Res_2\(3) & !\inst2|psac_g|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_g|Add1~3_cout\,
	cout => \inst2|psac_g|Add1~5_cout\);

-- Location: LCCOMB_X53_Y26_N6
\inst2|psac_g|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~6_combout\ = (\inst2|psac_g|Res_2\(4) & ((\inst2|psac_g|Add1~5_cout\) # (GND))) # (!\inst2|psac_g|Res_2\(4) & (!\inst2|psac_g|Add1~5_cout\))
-- \inst2|psac_g|Add1~7\ = CARRY((\inst2|psac_g|Res_2\(4)) # (!\inst2|psac_g|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Res_2\(4),
	datad => VCC,
	cin => \inst2|psac_g|Add1~5_cout\,
	combout => \inst2|psac_g|Add1~6_combout\,
	cout => \inst2|psac_g|Add1~7\);

-- Location: LCCOMB_X56_Y26_N28
\inst2|x_g[15]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|x_g[15]~39_combout\ = \inst2|x_g[14]~38\ $ (!\inst2|x_g\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_g\(15),
	cin => \inst2|x_g[14]~38\,
	combout => \inst2|x_g[15]~39_combout\);

-- Location: FF_X56_Y26_N29
\inst2|x_g[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|x_g[15]~39_combout\,
	sclr => \ALT_INV_KEY0~input_o\,
	ena => \inst2|x_g_sharp[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|x_g\(15));

-- Location: LCCOMB_X54_Y26_N30
\inst2|psac_g|inv_res_1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|inv_res_1~feeder_combout\ = \inst2|x_g\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|x_g\(15),
	combout => \inst2|psac_g|inv_res_1~feeder_combout\);

-- Location: FF_X54_Y26_N31
\inst2|psac_g|inv_res_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|inv_res_1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|inv_res_1~q\);

-- Location: FF_X54_Y26_N25
\inst2|psac_g|inv_res_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|psac_g|inv_res_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|inv_res_2~q\);

-- Location: LCCOMB_X54_Y26_N2
\inst2|psac_g|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~8_combout\ = (\inst2|psac_g|inv_res_2~q\ & ((\inst2|psac_g|Add1~6_combout\))) # (!\inst2|psac_g|inv_res_2~q\ & (\inst2|psac_g|Res_2\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Res_2\(4),
	datac => \inst2|psac_g|Add1~6_combout\,
	datad => \inst2|psac_g|inv_res_2~q\,
	combout => \inst2|psac_g|Add1~8_combout\);

-- Location: LCCOMB_X57_Y30_N4
\inst2|Add15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~3_combout\ = (\inst2|psac_g|Add1~11_combout\ & ((\inst2|G_FS~1_combout\ & (\inst2|Add15~1\ & VCC)) # (!\inst2|G_FS~1_combout\ & (!\inst2|Add15~1\)))) # (!\inst2|psac_g|Add1~11_combout\ & ((\inst2|G_FS~1_combout\ & (!\inst2|Add15~1\)) # 
-- (!\inst2|G_FS~1_combout\ & ((\inst2|Add15~1\) # (GND)))))
-- \inst2|Add15~4\ = CARRY((\inst2|psac_g|Add1~11_combout\ & (!\inst2|G_FS~1_combout\ & !\inst2|Add15~1\)) # (!\inst2|psac_g|Add1~11_combout\ & ((!\inst2|Add15~1\) # (!\inst2|G_FS~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Add1~11_combout\,
	datab => \inst2|G_FS~1_combout\,
	datad => VCC,
	cin => \inst2|Add15~1\,
	combout => \inst2|Add15~3_combout\,
	cout => \inst2|Add15~4\);

-- Location: LCCOMB_X57_Y30_N0
\inst2|Add15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~5_combout\ = (\inst|MIDI\(7) & ((\inst2|Add15~3_combout\))) # (!\inst|MIDI\(7) & (\inst2|G_FS~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(7),
	datab => \inst2|G_FS~1_combout\,
	datac => \inst2|Add15~3_combout\,
	combout => \inst2|Add15~5_combout\);

-- Location: LCCOMB_X55_Y30_N8
\inst2|S_S4[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[4]~22_combout\ = ((\inst2|Add15~14_combout\ $ (\inst2|Add14~14_combout\ $ (!\inst2|S_S4[3]~21\)))) # (GND)
-- \inst2|S_S4[4]~23\ = CARRY((\inst2|Add15~14_combout\ & ((\inst2|Add14~14_combout\) # (!\inst2|S_S4[3]~21\))) # (!\inst2|Add15~14_combout\ & (\inst2|Add14~14_combout\ & !\inst2|S_S4[3]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add15~14_combout\,
	datab => \inst2|Add14~14_combout\,
	datad => VCC,
	cin => \inst2|S_S4[3]~21\,
	combout => \inst2|S_S4[4]~22_combout\,
	cout => \inst2|S_S4[4]~23\);

-- Location: LCCOMB_X55_Y30_N10
\inst2|S_S4[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[5]~24_combout\ = (\inst2|Add15~17_combout\ & ((\inst2|Add14~17_combout\ & (\inst2|S_S4[4]~23\ & VCC)) # (!\inst2|Add14~17_combout\ & (!\inst2|S_S4[4]~23\)))) # (!\inst2|Add15~17_combout\ & ((\inst2|Add14~17_combout\ & (!\inst2|S_S4[4]~23\)) # 
-- (!\inst2|Add14~17_combout\ & ((\inst2|S_S4[4]~23\) # (GND)))))
-- \inst2|S_S4[5]~25\ = CARRY((\inst2|Add15~17_combout\ & (!\inst2|Add14~17_combout\ & !\inst2|S_S4[4]~23\)) # (!\inst2|Add15~17_combout\ & ((!\inst2|S_S4[4]~23\) # (!\inst2|Add14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add15~17_combout\,
	datab => \inst2|Add14~17_combout\,
	datad => VCC,
	cin => \inst2|S_S4[4]~23\,
	combout => \inst2|S_S4[5]~24_combout\,
	cout => \inst2|S_S4[5]~25\);

-- Location: LCCOMB_X55_Y30_N12
\inst2|S_S4[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[6]~26_combout\ = ((\inst2|Add15~20_combout\ $ (\inst2|Add14~20_combout\ $ (!\inst2|S_S4[5]~25\)))) # (GND)
-- \inst2|S_S4[6]~27\ = CARRY((\inst2|Add15~20_combout\ & ((\inst2|Add14~20_combout\) # (!\inst2|S_S4[5]~25\))) # (!\inst2|Add15~20_combout\ & (\inst2|Add14~20_combout\ & !\inst2|S_S4[5]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add15~20_combout\,
	datab => \inst2|Add14~20_combout\,
	datad => VCC,
	cin => \inst2|S_S4[5]~25\,
	combout => \inst2|S_S4[6]~26_combout\,
	cout => \inst2|S_S4[6]~27\);

-- Location: LCCOMB_X55_Y30_N14
\inst2|S_S4[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[7]~28_combout\ = (\inst2|Add15~23_combout\ & ((\inst2|Add14~23_combout\ & (\inst2|S_S4[6]~27\ & VCC)) # (!\inst2|Add14~23_combout\ & (!\inst2|S_S4[6]~27\)))) # (!\inst2|Add15~23_combout\ & ((\inst2|Add14~23_combout\ & (!\inst2|S_S4[6]~27\)) # 
-- (!\inst2|Add14~23_combout\ & ((\inst2|S_S4[6]~27\) # (GND)))))
-- \inst2|S_S4[7]~29\ = CARRY((\inst2|Add15~23_combout\ & (!\inst2|Add14~23_combout\ & !\inst2|S_S4[6]~27\)) # (!\inst2|Add15~23_combout\ & ((!\inst2|S_S4[6]~27\) # (!\inst2|Add14~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add15~23_combout\,
	datab => \inst2|Add14~23_combout\,
	datad => VCC,
	cin => \inst2|S_S4[6]~27\,
	combout => \inst2|S_S4[7]~28_combout\,
	cout => \inst2|S_S4[7]~29\);

-- Location: FF_X55_Y30_N15
\inst2|S_S4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(7));

-- Location: FF_X55_Y30_N13
\inst2|S_S4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(6));

-- Location: FF_X55_Y30_N11
\inst2|S_S4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[5]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(5));

-- Location: FF_X55_Y30_N9
\inst2|S_S4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(4));

-- Location: LCCOMB_X54_Y30_N16
\inst2|S_S1[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[7]~29_combout\ = (\inst2|S_S3\(7) & ((\inst2|S_S4\(7) & (\inst2|S_S1[6]~28\ & VCC)) # (!\inst2|S_S4\(7) & (!\inst2|S_S1[6]~28\)))) # (!\inst2|S_S3\(7) & ((\inst2|S_S4\(7) & (!\inst2|S_S1[6]~28\)) # (!\inst2|S_S4\(7) & ((\inst2|S_S1[6]~28\) # 
-- (GND)))))
-- \inst2|S_S1[7]~30\ = CARRY((\inst2|S_S3\(7) & (!\inst2|S_S4\(7) & !\inst2|S_S1[6]~28\)) # (!\inst2|S_S3\(7) & ((!\inst2|S_S1[6]~28\) # (!\inst2|S_S4\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S3\(7),
	datab => \inst2|S_S4\(7),
	datad => VCC,
	cin => \inst2|S_S1[6]~28\,
	combout => \inst2|S_S1[7]~29_combout\,
	cout => \inst2|S_S1[7]~30\);

-- Location: FF_X54_Y30_N17
\inst2|S_S1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(7));

-- Location: FF_X56_Y27_N13
\inst2|S_S2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(6));

-- Location: LCCOMB_X55_Y27_N14
\inst2|a_combined[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[7]~30_combout\ = (\inst2|S_S2\(7) & ((\inst2|S_S1\(7) & (\inst2|a_combined[6]~29\ & VCC)) # (!\inst2|S_S1\(7) & (!\inst2|a_combined[6]~29\)))) # (!\inst2|S_S2\(7) & ((\inst2|S_S1\(7) & (!\inst2|a_combined[6]~29\)) # (!\inst2|S_S1\(7) & 
-- ((\inst2|a_combined[6]~29\) # (GND)))))
-- \inst2|a_combined[7]~31\ = CARRY((\inst2|S_S2\(7) & (!\inst2|S_S1\(7) & !\inst2|a_combined[6]~29\)) # (!\inst2|S_S2\(7) & ((!\inst2|a_combined[6]~29\) # (!\inst2|S_S1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S2\(7),
	datab => \inst2|S_S1\(7),
	datad => VCC,
	cin => \inst2|a_combined[6]~29\,
	combout => \inst2|a_combined[7]~30_combout\,
	cout => \inst2|a_combined[7]~31\);

-- Location: LCCOMB_X55_Y27_N16
\inst2|a_combined[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[8]~32_combout\ = ((\inst2|S_S1\(8) $ (\inst2|S_S2\(8) $ (!\inst2|a_combined[7]~31\)))) # (GND)
-- \inst2|a_combined[8]~33\ = CARRY((\inst2|S_S1\(8) & ((\inst2|S_S2\(8)) # (!\inst2|a_combined[7]~31\))) # (!\inst2|S_S1\(8) & (\inst2|S_S2\(8) & !\inst2|a_combined[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S1\(8),
	datab => \inst2|S_S2\(8),
	datad => VCC,
	cin => \inst2|a_combined[7]~31\,
	combout => \inst2|a_combined[8]~32_combout\,
	cout => \inst2|a_combined[8]~33\);

-- Location: LCCOMB_X55_Y27_N18
\inst2|a_combined[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[9]~34_combout\ = (\inst2|S_S1\(9) & ((\inst2|S_S2\(9) & (\inst2|a_combined[8]~33\ & VCC)) # (!\inst2|S_S2\(9) & (!\inst2|a_combined[8]~33\)))) # (!\inst2|S_S1\(9) & ((\inst2|S_S2\(9) & (!\inst2|a_combined[8]~33\)) # (!\inst2|S_S2\(9) & 
-- ((\inst2|a_combined[8]~33\) # (GND)))))
-- \inst2|a_combined[9]~35\ = CARRY((\inst2|S_S1\(9) & (!\inst2|S_S2\(9) & !\inst2|a_combined[8]~33\)) # (!\inst2|S_S1\(9) & ((!\inst2|a_combined[8]~33\) # (!\inst2|S_S2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S1\(9),
	datab => \inst2|S_S2\(9),
	datad => VCC,
	cin => \inst2|a_combined[8]~33\,
	combout => \inst2|a_combined[9]~34_combout\,
	cout => \inst2|a_combined[9]~35\);

-- Location: FF_X55_Y27_N19
\inst2|a_combined[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(9));

-- Location: LCCOMB_X70_Y24_N18
\inst2|LDAC[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[9]~34_combout\ = (\inst4|b2v_inst_left|RXReg\(9) & ((\inst2|a_combined\(9) & (\inst2|LDAC[8]~33\ & VCC)) # (!\inst2|a_combined\(9) & (!\inst2|LDAC[8]~33\)))) # (!\inst4|b2v_inst_left|RXReg\(9) & ((\inst2|a_combined\(9) & (!\inst2|LDAC[8]~33\)) 
-- # (!\inst2|a_combined\(9) & ((\inst2|LDAC[8]~33\) # (GND)))))
-- \inst2|LDAC[9]~35\ = CARRY((\inst4|b2v_inst_left|RXReg\(9) & (!\inst2|a_combined\(9) & !\inst2|LDAC[8]~33\)) # (!\inst4|b2v_inst_left|RXReg\(9) & ((!\inst2|LDAC[8]~33\) # (!\inst2|a_combined\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|RXReg\(9),
	datab => \inst2|a_combined\(9),
	datad => VCC,
	cin => \inst2|LDAC[8]~33\,
	combout => \inst2|LDAC[9]~34_combout\,
	cout => \inst2|LDAC[9]~35\);

-- Location: FF_X70_Y24_N19
\inst2|LDAC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[9]~34_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(9));

-- Location: LCCOMB_X50_Y30_N18
\inst2|psac_c|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[8]~31_combout\ = ((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (!\inst2|psac_c|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_c|Res_2[8]~32\ = CARRY((\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a14\) # (!\inst2|psac_c|Res_2[7]~30\))) # (!\inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a14\ & !\inst2|psac_c|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[7]~30\,
	combout => \inst2|psac_c|Res_2[8]~31_combout\,
	cout => \inst2|psac_c|Res_2[8]~32\);

-- Location: LCCOMB_X50_Y30_N22
\inst2|psac_c|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[10]~35_combout\ = (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_c|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_c|Res_2[9]~34\ & VCC))
-- \inst2|psac_c|Res_2[10]~36\ = CARRY((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_c|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[9]~34\,
	combout => \inst2|psac_c|Res_2[10]~35_combout\,
	cout => \inst2|psac_c|Res_2[10]~36\);

-- Location: LCCOMB_X50_Y30_N24
\inst2|psac_c|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[11]~37_combout\ = (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_c|Res_2[10]~36\)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_c|Res_2[10]~36\) # (GND)))
-- \inst2|psac_c|Res_2[11]~38\ = CARRY((!\inst2|psac_c|Res_2[10]~36\) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[10]~36\,
	combout => \inst2|psac_c|Res_2[11]~37_combout\,
	cout => \inst2|psac_c|Res_2[11]~38\);

-- Location: LCCOMB_X50_Y30_N26
\inst2|psac_c|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[12]~39_combout\ = (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_c|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_c|Res_2[11]~38\ & VCC))
-- \inst2|psac_c|Res_2[12]~40\ = CARRY((\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_c|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[11]~38\,
	combout => \inst2|psac_c|Res_2[12]~39_combout\,
	cout => \inst2|psac_c|Res_2[12]~40\);

-- Location: LCCOMB_X50_Y30_N28
\inst2|psac_c|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[13]~41_combout\ = (\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_c|Res_2[12]~40\)) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_c|Res_2[12]~40\) # (GND)))
-- \inst2|psac_c|Res_2[13]~42\ = CARRY((!\inst2|psac_c|Res_2[12]~40\) # (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_c|Res_2[12]~40\,
	combout => \inst2|psac_c|Res_2[13]~41_combout\,
	cout => \inst2|psac_c|Res_2[13]~42\);

-- Location: LCCOMB_X50_Y30_N30
\inst2|psac_c|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Res_2[14]~43_combout\ = \inst2|psac_c|Res_2[13]~42\ $ (!\inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_c|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_c|Res_2[13]~42\,
	combout => \inst2|psac_c|Res_2[14]~43_combout\);

-- Location: FF_X50_Y30_N31
\inst2|psac_c|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(14));

-- Location: FF_X50_Y30_N27
\inst2|psac_c|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(12));

-- Location: FF_X50_Y30_N23
\inst2|psac_c|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(10));

-- Location: FF_X50_Y30_N13
\inst2|psac_c|Res_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(5));

-- Location: FF_X50_Y30_N11
\inst2|psac_c|Res_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(4));

-- Location: FF_X50_Y30_N3
\inst2|psac_c|Res_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(0));

-- Location: LCCOMB_X47_Y30_N2
\inst2|psac_c|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~1_cout\ = CARRY((!\inst2|psac_c|Res_2\(1) & !\inst2|psac_c|Res_2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(1),
	datab => \inst2|psac_c|Res_2\(0),
	datad => VCC,
	cout => \inst2|psac_c|Add1~1_cout\);

-- Location: LCCOMB_X47_Y30_N4
\inst2|psac_c|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~3_cout\ = CARRY((\inst2|psac_c|Res_2\(2)) # (!\inst2|psac_c|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(2),
	datad => VCC,
	cin => \inst2|psac_c|Add1~1_cout\,
	cout => \inst2|psac_c|Add1~3_cout\);

-- Location: LCCOMB_X47_Y30_N6
\inst2|psac_c|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~5_cout\ = CARRY((!\inst2|psac_c|Res_2\(3) & !\inst2|psac_c|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(3),
	datad => VCC,
	cin => \inst2|psac_c|Add1~3_cout\,
	cout => \inst2|psac_c|Add1~5_cout\);

-- Location: LCCOMB_X47_Y30_N16
\inst2|psac_c|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~14_combout\ = (\inst2|psac_c|Res_2\(8) & ((\inst2|psac_c|Add1~13\) # (GND))) # (!\inst2|psac_c|Res_2\(8) & (!\inst2|psac_c|Add1~13\))
-- \inst2|psac_c|Add1~15\ = CARRY((\inst2|psac_c|Res_2\(8)) # (!\inst2|psac_c|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_c|Add1~13\,
	combout => \inst2|psac_c|Add1~14_combout\,
	cout => \inst2|psac_c|Add1~15\);

-- Location: LCCOMB_X47_Y30_N18
\inst2|psac_c|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~16_combout\ = (\inst2|psac_c|Res_2\(9) & (!\inst2|psac_c|Add1~15\ & VCC)) # (!\inst2|psac_c|Res_2\(9) & (\inst2|psac_c|Add1~15\ $ (GND)))
-- \inst2|psac_c|Add1~17\ = CARRY((!\inst2|psac_c|Res_2\(9) & !\inst2|psac_c|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_c|Add1~15\,
	combout => \inst2|psac_c|Add1~16_combout\,
	cout => \inst2|psac_c|Add1~17\);

-- Location: LCCOMB_X47_Y30_N20
\inst2|psac_c|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~18_combout\ = (\inst2|psac_c|Res_2\(10) & ((\inst2|psac_c|Add1~17\) # (GND))) # (!\inst2|psac_c|Res_2\(10) & (!\inst2|psac_c|Add1~17\))
-- \inst2|psac_c|Add1~19\ = CARRY((\inst2|psac_c|Res_2\(10)) # (!\inst2|psac_c|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_c|Add1~17\,
	combout => \inst2|psac_c|Add1~18_combout\,
	cout => \inst2|psac_c|Add1~19\);

-- Location: LCCOMB_X47_Y30_N22
\inst2|psac_c|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~20_combout\ = (\inst2|psac_c|Res_2\(11) & (!\inst2|psac_c|Add1~19\ & VCC)) # (!\inst2|psac_c|Res_2\(11) & (\inst2|psac_c|Add1~19\ $ (GND)))
-- \inst2|psac_c|Add1~21\ = CARRY((!\inst2|psac_c|Res_2\(11) & !\inst2|psac_c|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_c|Add1~19\,
	combout => \inst2|psac_c|Add1~20_combout\,
	cout => \inst2|psac_c|Add1~21\);

-- Location: LCCOMB_X47_Y30_N26
\inst2|psac_c|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~24_combout\ = (\inst2|psac_c|Res_2\(13) & (!\inst2|psac_c|Add1~23\ & VCC)) # (!\inst2|psac_c|Res_2\(13) & (\inst2|psac_c|Add1~23\ $ (GND)))
-- \inst2|psac_c|Add1~25\ = CARRY((!\inst2|psac_c|Res_2\(13) & !\inst2|psac_c|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_c|Add1~23\,
	combout => \inst2|psac_c|Add1~24_combout\,
	cout => \inst2|psac_c|Add1~25\);

-- Location: LCCOMB_X47_Y30_N28
\inst2|psac_c|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~26_combout\ = (\inst2|psac_c|Res_2\(14) & ((\inst2|psac_c|Add1~25\) # (GND))) # (!\inst2|psac_c|Res_2\(14) & (!\inst2|psac_c|Add1~25\))
-- \inst2|psac_c|Add1~27\ = CARRY((\inst2|psac_c|Res_2\(14)) # (!\inst2|psac_c|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_c|Add1~25\,
	combout => \inst2|psac_c|Add1~26_combout\,
	cout => \inst2|psac_c|Add1~27\);

-- Location: LCCOMB_X48_Y30_N28
\inst2|C_CS~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~10_combout\ = (\inst|MIDI\(0) & ((\inst2|psac_c|inv_res_2~q\ & (\inst2|psac_c|Add1~26_combout\)) # (!\inst2|psac_c|inv_res_2~q\ & ((\inst2|psac_c|Res_2\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(0),
	datab => \inst2|psac_c|Add1~26_combout\,
	datac => \inst2|psac_c|inv_res_2~q\,
	datad => \inst2|psac_c|Res_2\(14),
	combout => \inst2|C_CS~10_combout\);

-- Location: FF_X50_Y30_N29
\inst2|psac_c|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(13));

-- Location: LCCOMB_X48_Y30_N8
\inst2|C_CS~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~9_combout\ = (\inst|MIDI\(0) & ((\inst2|psac_c|inv_res_2~q\ & (\inst2|psac_c|Add1~24_combout\)) # (!\inst2|psac_c|inv_res_2~q\ & ((\inst2|psac_c|Res_2\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|inv_res_2~q\,
	datab => \inst|MIDI\(0),
	datac => \inst2|psac_c|Add1~24_combout\,
	datad => \inst2|psac_c|Res_2\(13),
	combout => \inst2|C_CS~9_combout\);

-- Location: LCCOMB_X50_Y29_N16
\inst2|psac_c_sharp|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[8]~31_combout\ = ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (!\inst2|psac_c_sharp|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_c_sharp|Res_2[8]~32\ = CARRY((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ & ((\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\) # (!\inst2|psac_c_sharp|Res_2[7]~30\))) # 
-- (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ & (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ & !\inst2|psac_c_sharp|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datab => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[7]~30\,
	combout => \inst2|psac_c_sharp|Res_2[8]~31_combout\,
	cout => \inst2|psac_c_sharp|Res_2[8]~32\);

-- Location: LCCOMB_X50_Y29_N18
\inst2|psac_c_sharp|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[9]~33_combout\ = (\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & (\inst2|psac_c_sharp|Res_2[8]~32\ & VCC)) # 
-- (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_c_sharp|Res_2[8]~32\)))) # (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- (!\inst2|psac_c_sharp|Res_2[8]~32\)) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & ((\inst2|psac_c_sharp|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_c_sharp|Res_2[9]~34\ = CARRY((\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & !\inst2|psac_c_sharp|Res_2[8]~32\)) # 
-- (!\inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((!\inst2|psac_c_sharp|Res_2[8]~32\) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[8]~32\,
	combout => \inst2|psac_c_sharp|Res_2[9]~33_combout\,
	cout => \inst2|psac_c_sharp|Res_2[9]~34\);

-- Location: LCCOMB_X50_Y29_N20
\inst2|psac_c_sharp|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[10]~35_combout\ = (\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_c_sharp|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_c_sharp|Res_2[9]~34\ & 
-- VCC))
-- \inst2|psac_c_sharp|Res_2[10]~36\ = CARRY((\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_c_sharp|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[9]~34\,
	combout => \inst2|psac_c_sharp|Res_2[10]~35_combout\,
	cout => \inst2|psac_c_sharp|Res_2[10]~36\);

-- Location: LCCOMB_X50_Y29_N22
\inst2|psac_c_sharp|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Res_2[11]~37_combout\ = (\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_c_sharp|Res_2[10]~36\)) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_c_sharp|Res_2[10]~36\) # 
-- (GND)))
-- \inst2|psac_c_sharp|Res_2[11]~38\ = CARRY((!\inst2|psac_c_sharp|Res_2[10]~36\) # (!\inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_c_sharp|Res_2[10]~36\,
	combout => \inst2|psac_c_sharp|Res_2[11]~37_combout\,
	cout => \inst2|psac_c_sharp|Res_2[11]~38\);

-- Location: FF_X50_Y29_N25
\inst2|psac_c_sharp|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(12));

-- Location: FF_X50_Y29_N23
\inst2|psac_c_sharp|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(11));

-- Location: FF_X50_Y29_N19
\inst2|psac_c_sharp|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(9));

-- Location: FF_X50_Y29_N17
\inst2|psac_c_sharp|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(8));

-- Location: LCCOMB_X49_Y29_N18
\inst2|psac_c_sharp|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~21_combout\ = (\inst2|psac_c_sharp|Res_2\(9) & (!\inst2|psac_c_sharp|Add1~19\ & VCC)) # (!\inst2|psac_c_sharp|Res_2\(9) & (\inst2|psac_c_sharp|Add1~19\ $ (GND)))
-- \inst2|psac_c_sharp|Add1~22\ = CARRY((!\inst2|psac_c_sharp|Res_2\(9) & !\inst2|psac_c_sharp|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~19\,
	combout => \inst2|psac_c_sharp|Add1~21_combout\,
	cout => \inst2|psac_c_sharp|Add1~22\);

-- Location: LCCOMB_X49_Y29_N20
\inst2|psac_c_sharp|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~24_combout\ = (\inst2|psac_c_sharp|Res_2\(10) & ((\inst2|psac_c_sharp|Add1~22\) # (GND))) # (!\inst2|psac_c_sharp|Res_2\(10) & (!\inst2|psac_c_sharp|Add1~22\))
-- \inst2|psac_c_sharp|Add1~25\ = CARRY((\inst2|psac_c_sharp|Res_2\(10)) # (!\inst2|psac_c_sharp|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_c_sharp|Add1~22\,
	combout => \inst2|psac_c_sharp|Add1~24_combout\,
	cout => \inst2|psac_c_sharp|Add1~25\);

-- Location: LCCOMB_X49_Y29_N0
\inst2|psac_c_sharp|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~32_combout\ = (\inst2|psac_c_sharp|inv_res_2~q\ & (\inst2|psac_c_sharp|Add1~30_combout\)) # (!\inst2|psac_c_sharp|inv_res_2~q\ & ((\inst2|psac_c_sharp|Res_2\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|Add1~30_combout\,
	datac => \inst2|psac_c_sharp|inv_res_2~q\,
	datad => \inst2|psac_c_sharp|Res_2\(12),
	combout => \inst2|psac_c_sharp|Add1~32_combout\);

-- Location: FF_X50_Y30_N25
\inst2|psac_c|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(11));

-- Location: LCCOMB_X48_Y30_N4
\inst2|C_CS~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~7_combout\ = (\inst|MIDI\(0) & ((\inst2|psac_c|inv_res_2~q\ & (\inst2|psac_c|Add1~20_combout\)) # (!\inst2|psac_c|inv_res_2~q\ & ((\inst2|psac_c|Res_2\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|inv_res_2~q\,
	datab => \inst|MIDI\(0),
	datac => \inst2|psac_c|Add1~20_combout\,
	datad => \inst2|psac_c|Res_2\(11),
	combout => \inst2|C_CS~7_combout\);

-- Location: FF_X50_Y29_N21
\inst2|psac_c_sharp|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c_sharp|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c_sharp|Res_2\(10));

-- Location: LCCOMB_X48_Y29_N28
\inst2|psac_c_sharp|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~26_combout\ = (\inst2|psac_c_sharp|inv_res_2~q\ & (\inst2|psac_c_sharp|Add1~24_combout\)) # (!\inst2|psac_c_sharp|inv_res_2~q\ & ((\inst2|psac_c_sharp|Res_2\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_c_sharp|inv_res_2~q\,
	datac => \inst2|psac_c_sharp|Add1~24_combout\,
	datad => \inst2|psac_c_sharp|Res_2\(10),
	combout => \inst2|psac_c_sharp|Add1~26_combout\);

-- Location: LCCOMB_X48_Y29_N26
\inst2|psac_c_sharp|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c_sharp|Add1~23_combout\ = (\inst2|psac_c_sharp|inv_res_2~q\ & ((\inst2|psac_c_sharp|Add1~21_combout\))) # (!\inst2|psac_c_sharp|inv_res_2~q\ & (\inst2|psac_c_sharp|Res_2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Res_2\(9),
	datab => \inst2|psac_c_sharp|Add1~21_combout\,
	datad => \inst2|psac_c_sharp|inv_res_2~q\,
	combout => \inst2|psac_c_sharp|Add1~23_combout\);

-- Location: FF_X50_Y30_N19
\inst2|psac_c|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_c|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_c|Res_2\(8));

-- Location: LCCOMB_X48_Y30_N24
\inst2|C_CS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~4_combout\ = (\inst|MIDI\(0) & ((\inst2|psac_c|inv_res_2~q\ & (\inst2|psac_c|Add1~14_combout\)) # (!\inst2|psac_c|inv_res_2~q\ & ((\inst2|psac_c|Res_2\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|inv_res_2~q\,
	datab => \inst|MIDI\(0),
	datac => \inst2|psac_c|Add1~14_combout\,
	datad => \inst2|psac_c|Res_2\(8),
	combout => \inst2|C_CS~4_combout\);

-- Location: LCCOMB_X49_Y30_N10
\inst2|Add12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~15_combout\ = (\inst2|C_CS~5_combout\ & ((\inst2|psac_c_sharp|Add1~23_combout\ & (\inst2|Add12~13\ & VCC)) # (!\inst2|psac_c_sharp|Add1~23_combout\ & (!\inst2|Add12~13\)))) # (!\inst2|C_CS~5_combout\ & ((\inst2|psac_c_sharp|Add1~23_combout\ & 
-- (!\inst2|Add12~13\)) # (!\inst2|psac_c_sharp|Add1~23_combout\ & ((\inst2|Add12~13\) # (GND)))))
-- \inst2|Add12~16\ = CARRY((\inst2|C_CS~5_combout\ & (!\inst2|psac_c_sharp|Add1~23_combout\ & !\inst2|Add12~13\)) # (!\inst2|C_CS~5_combout\ & ((!\inst2|Add12~13\) # (!\inst2|psac_c_sharp|Add1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|C_CS~5_combout\,
	datab => \inst2|psac_c_sharp|Add1~23_combout\,
	datad => VCC,
	cin => \inst2|Add12~13\,
	combout => \inst2|Add12~15_combout\,
	cout => \inst2|Add12~16\);

-- Location: LCCOMB_X49_Y30_N12
\inst2|Add12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~18_combout\ = ((\inst2|C_CS~6_combout\ $ (\inst2|psac_c_sharp|Add1~26_combout\ $ (!\inst2|Add12~16\)))) # (GND)
-- \inst2|Add12~19\ = CARRY((\inst2|C_CS~6_combout\ & ((\inst2|psac_c_sharp|Add1~26_combout\) # (!\inst2|Add12~16\))) # (!\inst2|C_CS~6_combout\ & (\inst2|psac_c_sharp|Add1~26_combout\ & !\inst2|Add12~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|C_CS~6_combout\,
	datab => \inst2|psac_c_sharp|Add1~26_combout\,
	datad => VCC,
	cin => \inst2|Add12~16\,
	combout => \inst2|Add12~18_combout\,
	cout => \inst2|Add12~19\);

-- Location: LCCOMB_X49_Y30_N14
\inst2|Add12~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~21_combout\ = (\inst2|psac_c_sharp|Add1~29_combout\ & ((\inst2|C_CS~7_combout\ & (\inst2|Add12~19\ & VCC)) # (!\inst2|C_CS~7_combout\ & (!\inst2|Add12~19\)))) # (!\inst2|psac_c_sharp|Add1~29_combout\ & ((\inst2|C_CS~7_combout\ & 
-- (!\inst2|Add12~19\)) # (!\inst2|C_CS~7_combout\ & ((\inst2|Add12~19\) # (GND)))))
-- \inst2|Add12~22\ = CARRY((\inst2|psac_c_sharp|Add1~29_combout\ & (!\inst2|C_CS~7_combout\ & !\inst2|Add12~19\)) # (!\inst2|psac_c_sharp|Add1~29_combout\ & ((!\inst2|Add12~19\) # (!\inst2|C_CS~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Add1~29_combout\,
	datab => \inst2|C_CS~7_combout\,
	datad => VCC,
	cin => \inst2|Add12~19\,
	combout => \inst2|Add12~21_combout\,
	cout => \inst2|Add12~22\);

-- Location: LCCOMB_X49_Y30_N16
\inst2|Add12~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~24_combout\ = ((\inst2|C_CS~8_combout\ $ (\inst2|psac_c_sharp|Add1~32_combout\ $ (!\inst2|Add12~22\)))) # (GND)
-- \inst2|Add12~25\ = CARRY((\inst2|C_CS~8_combout\ & ((\inst2|psac_c_sharp|Add1~32_combout\) # (!\inst2|Add12~22\))) # (!\inst2|C_CS~8_combout\ & (\inst2|psac_c_sharp|Add1~32_combout\ & !\inst2|Add12~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|C_CS~8_combout\,
	datab => \inst2|psac_c_sharp|Add1~32_combout\,
	datad => VCC,
	cin => \inst2|Add12~22\,
	combout => \inst2|Add12~24_combout\,
	cout => \inst2|Add12~25\);

-- Location: LCCOMB_X49_Y30_N20
\inst2|Add12~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~30_combout\ = ((\inst2|psac_c_sharp|Add1~38_combout\ $ (\inst2|C_CS~10_combout\ $ (!\inst2|Add12~28\)))) # (GND)
-- \inst2|Add12~31\ = CARRY((\inst2|psac_c_sharp|Add1~38_combout\ & ((\inst2|C_CS~10_combout\) # (!\inst2|Add12~28\))) # (!\inst2|psac_c_sharp|Add1~38_combout\ & (\inst2|C_CS~10_combout\ & !\inst2|Add12~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c_sharp|Add1~38_combout\,
	datab => \inst2|C_CS~10_combout\,
	datad => VCC,
	cin => \inst2|Add12~28\,
	combout => \inst2|Add12~30_combout\,
	cout => \inst2|Add12~31\);

-- Location: LCCOMB_X52_Y30_N18
\inst2|Add12~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~32_combout\ = (\inst|MIDI\(1) & ((\inst2|Add12~30_combout\))) # (!\inst|MIDI\(1) & (\inst2|C_CS~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(1),
	datac => \inst2|C_CS~10_combout\,
	datad => \inst2|Add12~30_combout\,
	combout => \inst2|Add12~32_combout\);

-- Location: LCCOMB_X48_Y26_N16
\inst|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal8~0_combout\ = (!\inst|scancode\(5) & !\inst|scancode\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|scancode\(5),
	datad => \inst|scancode\(0),
	combout => \inst|Equal8~0_combout\);

-- Location: LCCOMB_X48_Y26_N26
\inst|Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Equal8~1_combout\ = (!\inst|scancode\(1) & (\inst|Equal8~0_combout\ & (\inst|scancode\(7) & \inst|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(1),
	datab => \inst|Equal8~0_combout\,
	datac => \inst|scancode\(7),
	datad => \inst|Equal2~0_combout\,
	combout => \inst|Equal8~1_combout\);

-- Location: LCCOMB_X49_Y26_N16
\inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector8~0_combout\ = (\inst|Equal8~1_combout\ & ((\inst|Equal6~2_combout\ & (\inst|scancode\(9))) # (!\inst|Equal6~2_combout\ & ((\inst|MIDI\(3)))))) # (!\inst|Equal8~1_combout\ & (((\inst|MIDI\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|scancode\(9),
	datab => \inst|Equal8~1_combout\,
	datac => \inst|MIDI\(3),
	datad => \inst|Equal6~2_combout\,
	combout => \inst|Selector8~0_combout\);

-- Location: FF_X49_Y26_N17
\inst|MIDI[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|MIDI\(3));

-- Location: LCCOMB_X50_Y28_N16
\inst2|psac_d|Res_2[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[7]~29_combout\ = (\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a15\ & (\inst2|psac_d|Res_2[6]~28\ & VCC)) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- (!\inst2|psac_d|Res_2[6]~28\)))) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a15\ & (!\inst2|psac_d|Res_2[6]~28\)) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a15\ & 
-- ((\inst2|psac_d|Res_2[6]~28\) # (GND)))))
-- \inst2|psac_d|Res_2[7]~30\ = CARRY((\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a15\ & !\inst2|psac_d|Res_2[6]~28\)) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\inst2|psac_d|Res_2[6]~28\) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a15\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[6]~28\,
	combout => \inst2|psac_d|Res_2[7]~29_combout\,
	cout => \inst2|psac_d|Res_2[7]~30\);

-- Location: LCCOMB_X50_Y28_N18
\inst2|psac_d|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[8]~31_combout\ = ((\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (!\inst2|psac_d|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_d|Res_2[8]~32\ = CARRY((\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a14\) # (!\inst2|psac_d|Res_2[7]~30\))) # (!\inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- (\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a14\ & !\inst2|psac_d|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[7]~30\,
	combout => \inst2|psac_d|Res_2[8]~31_combout\,
	cout => \inst2|psac_d|Res_2[8]~32\);

-- Location: LCCOMB_X50_Y28_N22
\inst2|psac_d|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[10]~35_combout\ = (\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_d|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_d|Res_2[9]~34\ & VCC))
-- \inst2|psac_d|Res_2[10]~36\ = CARRY((\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_d|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[9]~34\,
	combout => \inst2|psac_d|Res_2[10]~35_combout\,
	cout => \inst2|psac_d|Res_2[10]~36\);

-- Location: LCCOMB_X50_Y28_N24
\inst2|psac_d|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[11]~37_combout\ = (\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_d|Res_2[10]~36\)) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_d|Res_2[10]~36\) # (GND)))
-- \inst2|psac_d|Res_2[11]~38\ = CARRY((!\inst2|psac_d|Res_2[10]~36\) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[10]~36\,
	combout => \inst2|psac_d|Res_2[11]~37_combout\,
	cout => \inst2|psac_d|Res_2[11]~38\);

-- Location: LCCOMB_X50_Y28_N28
\inst2|psac_d|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[13]~41_combout\ = (\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_d|Res_2[12]~40\)) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_d|Res_2[12]~40\) # (GND)))
-- \inst2|psac_d|Res_2[13]~42\ = CARRY((!\inst2|psac_d|Res_2[12]~40\) # (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_d|Res_2[12]~40\,
	combout => \inst2|psac_d|Res_2[13]~41_combout\,
	cout => \inst2|psac_d|Res_2[13]~42\);

-- Location: FF_X50_Y28_N29
\inst2|psac_d|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(13));

-- Location: FF_X50_Y28_N25
\inst2|psac_d|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(11));

-- Location: FF_X50_Y28_N23
\inst2|psac_d|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(10));

-- Location: FF_X50_Y28_N19
\inst2|psac_d|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(8));

-- Location: FF_X50_Y28_N17
\inst2|psac_d|Res_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(7));

-- Location: LCCOMB_X52_Y28_N14
\inst2|psac_d|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~12_combout\ = (\inst2|psac_d|Res_2\(7) & (!\inst2|psac_d|Add1~11\ & VCC)) # (!\inst2|psac_d|Res_2\(7) & (\inst2|psac_d|Add1~11\ $ (GND)))
-- \inst2|psac_d|Add1~13\ = CARRY((!\inst2|psac_d|Res_2\(7) & !\inst2|psac_d|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_d|Add1~11\,
	combout => \inst2|psac_d|Add1~12_combout\,
	cout => \inst2|psac_d|Add1~13\);

-- Location: LCCOMB_X52_Y28_N16
\inst2|psac_d|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~14_combout\ = (\inst2|psac_d|Res_2\(8) & ((\inst2|psac_d|Add1~13\) # (GND))) # (!\inst2|psac_d|Res_2\(8) & (!\inst2|psac_d|Add1~13\))
-- \inst2|psac_d|Add1~15\ = CARRY((\inst2|psac_d|Res_2\(8)) # (!\inst2|psac_d|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d|Res_2\(8),
	datad => VCC,
	cin => \inst2|psac_d|Add1~13\,
	combout => \inst2|psac_d|Add1~14_combout\,
	cout => \inst2|psac_d|Add1~15\);

-- Location: LCCOMB_X52_Y28_N18
\inst2|psac_d|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~16_combout\ = (\inst2|psac_d|Res_2\(9) & (!\inst2|psac_d|Add1~15\ & VCC)) # (!\inst2|psac_d|Res_2\(9) & (\inst2|psac_d|Add1~15\ $ (GND)))
-- \inst2|psac_d|Add1~17\ = CARRY((!\inst2|psac_d|Res_2\(9) & !\inst2|psac_d|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_d|Add1~15\,
	combout => \inst2|psac_d|Add1~16_combout\,
	cout => \inst2|psac_d|Add1~17\);

-- Location: LCCOMB_X52_Y28_N20
\inst2|psac_d|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~18_combout\ = (\inst2|psac_d|Res_2\(10) & ((\inst2|psac_d|Add1~17\) # (GND))) # (!\inst2|psac_d|Res_2\(10) & (!\inst2|psac_d|Add1~17\))
-- \inst2|psac_d|Add1~19\ = CARRY((\inst2|psac_d|Res_2\(10)) # (!\inst2|psac_d|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_d|Add1~17\,
	combout => \inst2|psac_d|Add1~18_combout\,
	cout => \inst2|psac_d|Add1~19\);

-- Location: LCCOMB_X52_Y28_N22
\inst2|psac_d|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~20_combout\ = (\inst2|psac_d|Res_2\(11) & (!\inst2|psac_d|Add1~19\ & VCC)) # (!\inst2|psac_d|Res_2\(11) & (\inst2|psac_d|Add1~19\ $ (GND)))
-- \inst2|psac_d|Add1~21\ = CARRY((!\inst2|psac_d|Res_2\(11) & !\inst2|psac_d|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_d|Add1~19\,
	combout => \inst2|psac_d|Add1~20_combout\,
	cout => \inst2|psac_d|Add1~21\);

-- Location: LCCOMB_X52_Y28_N26
\inst2|psac_d|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~24_combout\ = (\inst2|psac_d|Res_2\(13) & (!\inst2|psac_d|Add1~23\ & VCC)) # (!\inst2|psac_d|Res_2\(13) & (\inst2|psac_d|Add1~23\ $ (GND)))
-- \inst2|psac_d|Add1~25\ = CARRY((!\inst2|psac_d|Res_2\(13) & !\inst2|psac_d|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_d|Add1~23\,
	combout => \inst2|psac_d|Add1~24_combout\,
	cout => \inst2|psac_d|Add1~25\);

-- Location: LCCOMB_X55_Y28_N24
\inst2|D_DS~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~9_combout\ = (\inst|MIDI\(2) & ((\inst2|psac_d|inv_res_2~q\ & ((\inst2|psac_d|Add1~24_combout\))) # (!\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Res_2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|inv_res_2~q\,
	datab => \inst2|psac_d|Res_2\(13),
	datac => \inst|MIDI\(2),
	datad => \inst2|psac_d|Add1~24_combout\,
	combout => \inst2|D_DS~9_combout\);

-- Location: LCCOMB_X63_Y23_N16
\inst2|psac_d_sharp|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[8]~31_combout\ = ((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (!\inst2|psac_d_sharp|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_d_sharp|Res_2[8]~32\ = CARRY((\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\) # (!\inst2|psac_d_sharp|Res_2[7]~30\))) # 
-- (!\inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ & !\inst2|psac_d_sharp|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[7]~30\,
	combout => \inst2|psac_d_sharp|Res_2[8]~31_combout\,
	cout => \inst2|psac_d_sharp|Res_2[8]~32\);

-- Location: LCCOMB_X63_Y23_N20
\inst2|psac_d_sharp|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[10]~35_combout\ = (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_d_sharp|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_d_sharp|Res_2[9]~34\ & 
-- VCC))
-- \inst2|psac_d_sharp|Res_2[10]~36\ = CARRY((\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_d_sharp|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[9]~34\,
	combout => \inst2|psac_d_sharp|Res_2[10]~35_combout\,
	cout => \inst2|psac_d_sharp|Res_2[10]~36\);

-- Location: LCCOMB_X63_Y23_N22
\inst2|psac_d_sharp|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Res_2[11]~37_combout\ = (\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_d_sharp|Res_2[10]~36\)) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_d_sharp|Res_2[10]~36\) # 
-- (GND)))
-- \inst2|psac_d_sharp|Res_2[11]~38\ = CARRY((!\inst2|psac_d_sharp|Res_2[10]~36\) # (!\inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_d_sharp|Res_2[10]~36\,
	combout => \inst2|psac_d_sharp|Res_2[11]~37_combout\,
	cout => \inst2|psac_d_sharp|Res_2[11]~38\);

-- Location: FF_X63_Y23_N25
\inst2|psac_d_sharp|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(12));

-- Location: FF_X63_Y23_N23
\inst2|psac_d_sharp|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(11));

-- Location: FF_X63_Y23_N21
\inst2|psac_d_sharp|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(10));

-- Location: FF_X63_Y23_N17
\inst2|psac_d_sharp|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d_sharp|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d_sharp|Res_2\(8));

-- Location: LCCOMB_X63_Y24_N24
\inst2|psac_d_sharp|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~30_combout\ = (\inst2|psac_d_sharp|Res_2\(12) & ((\inst2|psac_d_sharp|Add1~28\) # (GND))) # (!\inst2|psac_d_sharp|Res_2\(12) & (!\inst2|psac_d_sharp|Add1~28\))
-- \inst2|psac_d_sharp|Add1~31\ = CARRY((\inst2|psac_d_sharp|Res_2\(12)) # (!\inst2|psac_d_sharp|Add1~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_d_sharp|Add1~28\,
	combout => \inst2|psac_d_sharp|Add1~30_combout\,
	cout => \inst2|psac_d_sharp|Add1~31\);

-- Location: LCCOMB_X62_Y24_N8
\inst2|psac_d_sharp|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~32_combout\ = (\inst2|psac_d_sharp|inv_res_2~q\ & ((\inst2|psac_d_sharp|Add1~30_combout\))) # (!\inst2|psac_d_sharp|inv_res_2~q\ & (\inst2|psac_d_sharp|Res_2\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_d_sharp|inv_res_2~q\,
	datac => \inst2|psac_d_sharp|Res_2\(12),
	datad => \inst2|psac_d_sharp|Add1~30_combout\,
	combout => \inst2|psac_d_sharp|Add1~32_combout\);

-- Location: LCCOMB_X55_Y28_N8
\inst2|D_DS~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~7_combout\ = (\inst|MIDI\(2) & ((\inst2|psac_d|inv_res_2~q\ & ((\inst2|psac_d|Add1~20_combout\))) # (!\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Res_2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(11),
	datab => \inst2|psac_d|Add1~20_combout\,
	datac => \inst2|psac_d|inv_res_2~q\,
	datad => \inst|MIDI\(2),
	combout => \inst2|D_DS~7_combout\);

-- Location: LCCOMB_X53_Y28_N28
\inst2|D_DS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~6_combout\ = (\inst|MIDI\(2) & ((\inst2|psac_d|inv_res_2~q\ & ((\inst2|psac_d|Add1~18_combout\))) # (!\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Res_2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(10),
	datab => \inst2|psac_d|Add1~18_combout\,
	datac => \inst2|psac_d|inv_res_2~q\,
	datad => \inst|MIDI\(2),
	combout => \inst2|D_DS~6_combout\);

-- Location: LCCOMB_X53_Y28_N20
\inst2|D_DS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~5_combout\ = (\inst|MIDI\(2) & ((\inst2|psac_d|inv_res_2~q\ & ((\inst2|psac_d|Add1~16_combout\))) # (!\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Res_2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(9),
	datab => \inst2|psac_d|Add1~16_combout\,
	datac => \inst2|psac_d|inv_res_2~q\,
	datad => \inst|MIDI\(2),
	combout => \inst2|D_DS~5_combout\);

-- Location: LCCOMB_X53_Y28_N30
\inst2|D_DS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~4_combout\ = (\inst|MIDI\(2) & ((\inst2|psac_d|inv_res_2~q\ & ((\inst2|psac_d|Add1~14_combout\))) # (!\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Res_2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(8),
	datab => \inst|MIDI\(2),
	datac => \inst2|psac_d|inv_res_2~q\,
	datad => \inst2|psac_d|Add1~14_combout\,
	combout => \inst2|D_DS~4_combout\);

-- Location: LCCOMB_X52_Y28_N0
\inst2|D_DS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~3_combout\ = (\inst|MIDI\(2) & ((\inst2|psac_d|inv_res_2~q\ & ((\inst2|psac_d|Add1~12_combout\))) # (!\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Res_2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(2),
	datab => \inst2|psac_d|Res_2\(7),
	datac => \inst2|psac_d|Add1~12_combout\,
	datad => \inst2|psac_d|inv_res_2~q\,
	combout => \inst2|D_DS~3_combout\);

-- Location: LCCOMB_X54_Y28_N12
\inst2|Add13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~12_combout\ = ((\inst2|psac_d_sharp|Add1~20_combout\ $ (\inst2|D_DS~4_combout\ $ (!\inst2|Add13~10\)))) # (GND)
-- \inst2|Add13~13\ = CARRY((\inst2|psac_d_sharp|Add1~20_combout\ & ((\inst2|D_DS~4_combout\) # (!\inst2|Add13~10\))) # (!\inst2|psac_d_sharp|Add1~20_combout\ & (\inst2|D_DS~4_combout\ & !\inst2|Add13~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Add1~20_combout\,
	datab => \inst2|D_DS~4_combout\,
	datad => VCC,
	cin => \inst2|Add13~10\,
	combout => \inst2|Add13~12_combout\,
	cout => \inst2|Add13~13\);

-- Location: LCCOMB_X54_Y28_N22
\inst2|Add13~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~27_combout\ = (\inst2|psac_d_sharp|Add1~35_combout\ & ((\inst2|D_DS~9_combout\ & (\inst2|Add13~25\ & VCC)) # (!\inst2|D_DS~9_combout\ & (!\inst2|Add13~25\)))) # (!\inst2|psac_d_sharp|Add1~35_combout\ & ((\inst2|D_DS~9_combout\ & 
-- (!\inst2|Add13~25\)) # (!\inst2|D_DS~9_combout\ & ((\inst2|Add13~25\) # (GND)))))
-- \inst2|Add13~28\ = CARRY((\inst2|psac_d_sharp|Add1~35_combout\ & (!\inst2|D_DS~9_combout\ & !\inst2|Add13~25\)) # (!\inst2|psac_d_sharp|Add1~35_combout\ & ((!\inst2|Add13~25\) # (!\inst2|D_DS~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d_sharp|Add1~35_combout\,
	datab => \inst2|D_DS~9_combout\,
	datad => VCC,
	cin => \inst2|Add13~25\,
	combout => \inst2|Add13~27_combout\,
	cout => \inst2|Add13~28\);

-- Location: LCCOMB_X54_Y28_N2
\inst2|Add13~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~29_combout\ = (\inst|MIDI\(3) & (\inst2|Add13~27_combout\)) # (!\inst|MIDI\(3) & ((\inst2|D_DS~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(3),
	datac => \inst2|Add13~27_combout\,
	datad => \inst2|D_DS~9_combout\,
	combout => \inst2|Add13~29_combout\);

-- Location: LCCOMB_X49_Y30_N30
\inst2|Add12~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~26_combout\ = (\inst|MIDI\(1) & ((\inst2|Add12~24_combout\))) # (!\inst|MIDI\(1) & (\inst2|C_CS~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|C_CS~8_combout\,
	datac => \inst|MIDI\(1),
	datad => \inst2|Add12~24_combout\,
	combout => \inst2|Add12~26_combout\);

-- Location: LCCOMB_X50_Y30_N0
\inst2|Add12~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~23_combout\ = (\inst|MIDI\(1) & ((\inst2|Add12~21_combout\))) # (!\inst|MIDI\(1) & (\inst2|C_CS~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(1),
	datac => \inst2|C_CS~7_combout\,
	datad => \inst2|Add12~21_combout\,
	combout => \inst2|Add12~23_combout\);

-- Location: LCCOMB_X48_Y30_N16
\inst2|C_CS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~6_combout\ = (\inst|MIDI\(0) & ((\inst2|psac_c|inv_res_2~q\ & ((\inst2|psac_c|Add1~18_combout\))) # (!\inst2|psac_c|inv_res_2~q\ & (\inst2|psac_c|Res_2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(10),
	datab => \inst2|psac_c|Add1~18_combout\,
	datac => \inst2|psac_c|inv_res_2~q\,
	datad => \inst|MIDI\(0),
	combout => \inst2|C_CS~6_combout\);

-- Location: LCCOMB_X48_Y30_N18
\inst2|Add12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~20_combout\ = (\inst|MIDI\(1) & (\inst2|Add12~18_combout\)) # (!\inst|MIDI\(1) & ((\inst2|C_CS~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(1),
	datac => \inst2|Add12~18_combout\,
	datad => \inst2|C_CS~6_combout\,
	combout => \inst2|Add12~20_combout\);

-- Location: LCCOMB_X48_Y30_N12
\inst2|C_CS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~5_combout\ = (\inst|MIDI\(0) & ((\inst2|psac_c|inv_res_2~q\ & ((\inst2|psac_c|Add1~16_combout\))) # (!\inst2|psac_c|inv_res_2~q\ & (\inst2|psac_c|Res_2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|Res_2\(9),
	datab => \inst2|psac_c|Add1~16_combout\,
	datac => \inst2|psac_c|inv_res_2~q\,
	datad => \inst|MIDI\(0),
	combout => \inst2|C_CS~5_combout\);

-- Location: LCCOMB_X48_Y30_N30
\inst2|Add12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~17_combout\ = (\inst|MIDI\(1) & (\inst2|Add12~15_combout\)) # (!\inst|MIDI\(1) & ((\inst2|C_CS~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(1),
	datac => \inst2|Add12~15_combout\,
	datad => \inst2|C_CS~5_combout\,
	combout => \inst2|Add12~17_combout\);

-- Location: LCCOMB_X53_Y28_N8
\inst2|Add13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~14_combout\ = (\inst|MIDI\(3) & (\inst2|Add13~12_combout\)) # (!\inst|MIDI\(3) & ((\inst2|D_DS~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(3),
	datab => \inst2|Add13~12_combout\,
	datac => \inst2|D_DS~4_combout\,
	combout => \inst2|Add13~14_combout\);

-- Location: LCCOMB_X53_Y30_N22
\inst2|S_S3[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[10]~34_combout\ = ((\inst2|Add13~32_combout\ $ (\inst2|Add12~32_combout\ $ (!\inst2|S_S3[9]~33\)))) # (GND)
-- \inst2|S_S3[10]~35\ = CARRY((\inst2|Add13~32_combout\ & ((\inst2|Add12~32_combout\) # (!\inst2|S_S3[9]~33\))) # (!\inst2|Add13~32_combout\ & (\inst2|Add12~32_combout\ & !\inst2|S_S3[9]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add13~32_combout\,
	datab => \inst2|Add12~32_combout\,
	datad => VCC,
	cin => \inst2|S_S3[9]~33\,
	combout => \inst2|S_S3[10]~34_combout\,
	cout => \inst2|S_S3[10]~35\);

-- Location: FF_X53_Y30_N23
\inst2|S_S3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(10));

-- Location: LCCOMB_X65_Y30_N16
\inst2|psac_f_sharp|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[8]~31_combout\ = ((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (!\inst2|psac_f_sharp|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_f_sharp|Res_2[8]~32\ = CARRY((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\) # (!\inst2|psac_f_sharp|Res_2[7]~30\))) # 
-- (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\ & !\inst2|psac_f_sharp|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[7]~30\,
	combout => \inst2|psac_f_sharp|Res_2[8]~31_combout\,
	cout => \inst2|psac_f_sharp|Res_2[8]~32\);

-- Location: LCCOMB_X65_Y30_N18
\inst2|psac_f_sharp|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[9]~33_combout\ = (\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & (\inst2|psac_f_sharp|Res_2[8]~32\ & VCC)) # 
-- (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_f_sharp|Res_2[8]~32\)))) # (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- (!\inst2|psac_f_sharp|Res_2[8]~32\)) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & ((\inst2|psac_f_sharp|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_f_sharp|Res_2[9]~34\ = CARRY((\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\ & !\inst2|psac_f_sharp|Res_2[8]~32\)) # 
-- (!\inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((!\inst2|psac_f_sharp|Res_2[8]~32\) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[8]~32\,
	combout => \inst2|psac_f_sharp|Res_2[9]~33_combout\,
	cout => \inst2|psac_f_sharp|Res_2[9]~34\);

-- Location: LCCOMB_X65_Y30_N22
\inst2|psac_f_sharp|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[11]~37_combout\ = (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_f_sharp|Res_2[10]~36\)) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_f_sharp|Res_2[10]~36\) # 
-- (GND)))
-- \inst2|psac_f_sharp|Res_2[11]~38\ = CARRY((!\inst2|psac_f_sharp|Res_2[10]~36\) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[10]~36\,
	combout => \inst2|psac_f_sharp|Res_2[11]~37_combout\,
	cout => \inst2|psac_f_sharp|Res_2[11]~38\);

-- Location: LCCOMB_X65_Y30_N24
\inst2|psac_f_sharp|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[12]~39_combout\ = (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_f_sharp|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_f_sharp|Res_2[11]~38\ 
-- & VCC))
-- \inst2|psac_f_sharp|Res_2[12]~40\ = CARRY((\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_f_sharp|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[11]~38\,
	combout => \inst2|psac_f_sharp|Res_2[12]~39_combout\,
	cout => \inst2|psac_f_sharp|Res_2[12]~40\);

-- Location: LCCOMB_X65_Y30_N26
\inst2|psac_f_sharp|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[13]~41_combout\ = (\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_f_sharp|Res_2[12]~40\)) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_f_sharp|Res_2[12]~40\) # 
-- (GND)))
-- \inst2|psac_f_sharp|Res_2[13]~42\ = CARRY((!\inst2|psac_f_sharp|Res_2[12]~40\) # (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_f_sharp|Res_2[12]~40\,
	combout => \inst2|psac_f_sharp|Res_2[13]~41_combout\,
	cout => \inst2|psac_f_sharp|Res_2[13]~42\);

-- Location: FF_X65_Y30_N27
\inst2|psac_f_sharp|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(13));

-- Location: FF_X65_Y30_N23
\inst2|psac_f_sharp|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(11));

-- Location: FF_X65_Y30_N19
\inst2|psac_f_sharp|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(9));

-- Location: FF_X65_Y30_N17
\inst2|psac_f_sharp|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(8));

-- Location: LCCOMB_X59_Y30_N12
\inst2|psac_f_sharp|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~12_combout\ = (\inst2|psac_f_sharp|Res_2\(7) & (!\inst2|psac_f_sharp|Add1~11\ & VCC)) # (!\inst2|psac_f_sharp|Res_2\(7) & (\inst2|psac_f_sharp|Add1~11\ $ (GND)))
-- \inst2|psac_f_sharp|Add1~13\ = CARRY((!\inst2|psac_f_sharp|Res_2\(7) & !\inst2|psac_f_sharp|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Res_2\(7),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~11\,
	combout => \inst2|psac_f_sharp|Add1~12_combout\,
	cout => \inst2|psac_f_sharp|Add1~13\);

-- Location: LCCOMB_X59_Y30_N20
\inst2|psac_f_sharp|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~20_combout\ = (\inst2|psac_f_sharp|Res_2\(11) & (!\inst2|psac_f_sharp|Add1~19\ & VCC)) # (!\inst2|psac_f_sharp|Res_2\(11) & (\inst2|psac_f_sharp|Add1~19\ $ (GND)))
-- \inst2|psac_f_sharp|Add1~21\ = CARRY((!\inst2|psac_f_sharp|Res_2\(11) & !\inst2|psac_f_sharp|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f_sharp|Res_2\(11),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~19\,
	combout => \inst2|psac_f_sharp|Add1~20_combout\,
	cout => \inst2|psac_f_sharp|Add1~21\);

-- Location: LCCOMB_X59_Y30_N22
\inst2|psac_f_sharp|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~22_combout\ = (\inst2|psac_f_sharp|Res_2\(12) & ((\inst2|psac_f_sharp|Add1~21\) # (GND))) # (!\inst2|psac_f_sharp|Res_2\(12) & (!\inst2|psac_f_sharp|Add1~21\))
-- \inst2|psac_f_sharp|Add1~23\ = CARRY((\inst2|psac_f_sharp|Res_2\(12)) # (!\inst2|psac_f_sharp|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~21\,
	combout => \inst2|psac_f_sharp|Add1~22_combout\,
	cout => \inst2|psac_f_sharp|Add1~23\);

-- Location: LCCOMB_X59_Y30_N24
\inst2|psac_f_sharp|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~24_combout\ = (\inst2|psac_f_sharp|Res_2\(13) & (!\inst2|psac_f_sharp|Add1~23\ & VCC)) # (!\inst2|psac_f_sharp|Res_2\(13) & (\inst2|psac_f_sharp|Add1~23\ $ (GND)))
-- \inst2|psac_f_sharp|Add1~25\ = CARRY((!\inst2|psac_f_sharp|Res_2\(13) & !\inst2|psac_f_sharp|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f_sharp|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~23\,
	combout => \inst2|psac_f_sharp|Add1~24_combout\,
	cout => \inst2|psac_f_sharp|Add1~25\);

-- Location: LCCOMB_X58_Y30_N12
\inst2|G_FS~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~9_combout\ = (\inst|MIDI\(6) & ((\inst2|psac_f_sharp|inv_res_2~q\ & ((\inst2|psac_f_sharp|Add1~24_combout\))) # (!\inst2|psac_f_sharp|inv_res_2~q\ & (\inst2|psac_f_sharp|Res_2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(6),
	datab => \inst2|psac_f_sharp|inv_res_2~q\,
	datac => \inst2|psac_f_sharp|Res_2\(13),
	datad => \inst2|psac_f_sharp|Add1~24_combout\,
	combout => \inst2|G_FS~9_combout\);

-- Location: FF_X65_Y30_N25
\inst2|psac_f_sharp|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(12));

-- Location: LCCOMB_X58_Y30_N16
\inst2|G_FS~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~8_combout\ = (\inst|MIDI\(6) & ((\inst2|psac_f_sharp|inv_res_2~q\ & ((\inst2|psac_f_sharp|Add1~22_combout\))) # (!\inst2|psac_f_sharp|inv_res_2~q\ & (\inst2|psac_f_sharp|Res_2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(6),
	datab => \inst2|psac_f_sharp|inv_res_2~q\,
	datac => \inst2|psac_f_sharp|Res_2\(12),
	datad => \inst2|psac_f_sharp|Add1~22_combout\,
	combout => \inst2|G_FS~8_combout\);

-- Location: LCCOMB_X58_Y30_N22
\inst2|G_FS~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~7_combout\ = (\inst|MIDI\(6) & ((\inst2|psac_f_sharp|inv_res_2~q\ & (\inst2|psac_f_sharp|Add1~20_combout\)) # (!\inst2|psac_f_sharp|inv_res_2~q\ & ((\inst2|psac_f_sharp|Res_2\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(6),
	datab => \inst2|psac_f_sharp|inv_res_2~q\,
	datac => \inst2|psac_f_sharp|Add1~20_combout\,
	datad => \inst2|psac_f_sharp|Res_2\(11),
	combout => \inst2|G_FS~7_combout\);

-- Location: LCCOMB_X52_Y26_N16
\inst2|psac_g|Res_2[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[8]~31_combout\ = ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a14\ $ (!\inst2|psac_g|Res_2[7]~30\)))) # (GND)
-- \inst2|psac_g|Res_2[8]~32\ = CARRY((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a14\) # (!\inst2|psac_g|Res_2[7]~30\))) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a14\ & !\inst2|psac_g|Res_2[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a14\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[7]~30\,
	combout => \inst2|psac_g|Res_2[8]~31_combout\,
	cout => \inst2|psac_g|Res_2[8]~32\);

-- Location: LCCOMB_X52_Y26_N18
\inst2|psac_g|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[9]~33_combout\ = (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a13\ & ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\inst2|psac_g|Res_2[8]~32\ & VCC)) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- (!\inst2|psac_g|Res_2[8]~32\)))) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a13\ & ((\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_g|Res_2[8]~32\)) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- ((\inst2|psac_g|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_g|Res_2[9]~34\ = CARRY((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT17\ & !\inst2|psac_g|Res_2[8]~32\)) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- ((!\inst2|psac_g|Res_2[8]~32\) # (!\inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datab => \inst2|psac_g|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[8]~32\,
	combout => \inst2|psac_g|Res_2[9]~33_combout\,
	cout => \inst2|psac_g|Res_2[9]~34\);

-- Location: LCCOMB_X52_Y26_N20
\inst2|psac_g|Res_2[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[10]~35_combout\ = (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a12\ & (\inst2|psac_g|Res_2[9]~34\ $ (GND))) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a12\ & (!\inst2|psac_g|Res_2[9]~34\ & VCC))
-- \inst2|psac_g|Res_2[10]~36\ = CARRY((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a12\ & !\inst2|psac_g|Res_2[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a12\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[9]~34\,
	combout => \inst2|psac_g|Res_2[10]~35_combout\,
	cout => \inst2|psac_g|Res_2[10]~36\);

-- Location: FF_X52_Y26_N21
\inst2|psac_g|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(10));

-- Location: FF_X52_Y26_N19
\inst2|psac_g|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(9));

-- Location: LCCOMB_X53_Y26_N16
\inst2|psac_g|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~21_combout\ = (\inst2|psac_g|Res_2\(9) & (!\inst2|psac_g|Add1~19\ & VCC)) # (!\inst2|psac_g|Res_2\(9) & (\inst2|psac_g|Add1~19\ $ (GND)))
-- \inst2|psac_g|Add1~22\ = CARRY((!\inst2|psac_g|Res_2\(9) & !\inst2|psac_g|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Res_2\(9),
	datad => VCC,
	cin => \inst2|psac_g|Add1~19\,
	combout => \inst2|psac_g|Add1~21_combout\,
	cout => \inst2|psac_g|Add1~22\);

-- Location: LCCOMB_X53_Y26_N18
\inst2|psac_g|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~24_combout\ = (\inst2|psac_g|Res_2\(10) & ((\inst2|psac_g|Add1~22\) # (GND))) # (!\inst2|psac_g|Res_2\(10) & (!\inst2|psac_g|Add1~22\))
-- \inst2|psac_g|Add1~25\ = CARRY((\inst2|psac_g|Res_2\(10)) # (!\inst2|psac_g|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Res_2\(10),
	datad => VCC,
	cin => \inst2|psac_g|Add1~22\,
	combout => \inst2|psac_g|Add1~24_combout\,
	cout => \inst2|psac_g|Add1~25\);

-- Location: LCCOMB_X54_Y26_N28
\inst2|psac_g|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~26_combout\ = (\inst2|psac_g|inv_res_2~q\ & (\inst2|psac_g|Add1~24_combout\)) # (!\inst2|psac_g|inv_res_2~q\ & ((\inst2|psac_g|Res_2\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Add1~24_combout\,
	datac => \inst2|psac_g|Res_2\(10),
	datad => \inst2|psac_g|inv_res_2~q\,
	combout => \inst2|psac_g|Add1~26_combout\);

-- Location: LCCOMB_X54_Y26_N10
\inst2|psac_g|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~23_combout\ = (\inst2|psac_g|inv_res_2~q\ & ((\inst2|psac_g|Add1~21_combout\))) # (!\inst2|psac_g|inv_res_2~q\ & (\inst2|psac_g|Res_2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Res_2\(9),
	datac => \inst2|psac_g|Add1~21_combout\,
	datad => \inst2|psac_g|inv_res_2~q\,
	combout => \inst2|psac_g|Add1~23_combout\);

-- Location: FF_X52_Y26_N17
\inst2|psac_g|Res_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(8));

-- Location: LCCOMB_X54_Y26_N8
\inst2|psac_g|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~20_combout\ = (\inst2|psac_g|inv_res_2~q\ & (\inst2|psac_g|Add1~18_combout\)) # (!\inst2|psac_g|inv_res_2~q\ & ((\inst2|psac_g|Res_2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Add1~18_combout\,
	datac => \inst2|psac_g|Res_2\(8),
	datad => \inst2|psac_g|inv_res_2~q\,
	combout => \inst2|psac_g|Add1~20_combout\);

-- Location: LCCOMB_X58_Y30_N28
\inst2|G_FS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~3_combout\ = (\inst|MIDI\(6) & ((\inst2|psac_f_sharp|inv_res_2~q\ & ((\inst2|psac_f_sharp|Add1~12_combout\))) # (!\inst2|psac_f_sharp|inv_res_2~q\ & (\inst2|psac_f_sharp|Res_2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Res_2\(7),
	datab => \inst|MIDI\(6),
	datac => \inst2|psac_f_sharp|Add1~12_combout\,
	datad => \inst2|psac_f_sharp|inv_res_2~q\,
	combout => \inst2|G_FS~3_combout\);

-- Location: LCCOMB_X57_Y30_N18
\inst2|Add15~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~24_combout\ = ((\inst2|psac_g|Add1~32_combout\ $ (\inst2|G_FS~8_combout\ $ (!\inst2|Add15~22\)))) # (GND)
-- \inst2|Add15~25\ = CARRY((\inst2|psac_g|Add1~32_combout\ & ((\inst2|G_FS~8_combout\) # (!\inst2|Add15~22\))) # (!\inst2|psac_g|Add1~32_combout\ & (\inst2|G_FS~8_combout\ & !\inst2|Add15~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Add1~32_combout\,
	datab => \inst2|G_FS~8_combout\,
	datad => VCC,
	cin => \inst2|Add15~22\,
	combout => \inst2|Add15~24_combout\,
	cout => \inst2|Add15~25\);

-- Location: LCCOMB_X57_Y30_N20
\inst2|Add15~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~27_combout\ = (\inst2|psac_g|Add1~35_combout\ & ((\inst2|G_FS~9_combout\ & (\inst2|Add15~25\ & VCC)) # (!\inst2|G_FS~9_combout\ & (!\inst2|Add15~25\)))) # (!\inst2|psac_g|Add1~35_combout\ & ((\inst2|G_FS~9_combout\ & (!\inst2|Add15~25\)) # 
-- (!\inst2|G_FS~9_combout\ & ((\inst2|Add15~25\) # (GND)))))
-- \inst2|Add15~28\ = CARRY((\inst2|psac_g|Add1~35_combout\ & (!\inst2|G_FS~9_combout\ & !\inst2|Add15~25\)) # (!\inst2|psac_g|Add1~35_combout\ & ((!\inst2|Add15~25\) # (!\inst2|G_FS~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Add1~35_combout\,
	datab => \inst2|G_FS~9_combout\,
	datad => VCC,
	cin => \inst2|Add15~25\,
	combout => \inst2|Add15~27_combout\,
	cout => \inst2|Add15~28\);

-- Location: LCCOMB_X58_Y30_N30
\inst2|Add15~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~29_combout\ = (\inst|MIDI\(7) & (\inst2|Add15~27_combout\)) # (!\inst|MIDI\(7) & ((\inst2|G_FS~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add15~27_combout\,
	datac => \inst|MIDI\(7),
	datad => \inst2|G_FS~9_combout\,
	combout => \inst2|Add15~29_combout\);

-- Location: LCCOMB_X58_Y30_N26
\inst2|Add15~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~26_combout\ = (\inst|MIDI\(7) & (\inst2|Add15~24_combout\)) # (!\inst|MIDI\(7) & ((\inst2|G_FS~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add15~24_combout\,
	datac => \inst|MIDI\(7),
	datad => \inst2|G_FS~8_combout\,
	combout => \inst2|Add15~26_combout\);

-- Location: LCCOMB_X55_Y30_N16
\inst2|S_S4[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[8]~30_combout\ = ((\inst2|Add14~26_combout\ $ (\inst2|Add15~26_combout\ $ (!\inst2|S_S4[7]~29\)))) # (GND)
-- \inst2|S_S4[8]~31\ = CARRY((\inst2|Add14~26_combout\ & ((\inst2|Add15~26_combout\) # (!\inst2|S_S4[7]~29\))) # (!\inst2|Add14~26_combout\ & (\inst2|Add15~26_combout\ & !\inst2|S_S4[7]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add14~26_combout\,
	datab => \inst2|Add15~26_combout\,
	datad => VCC,
	cin => \inst2|S_S4[7]~29\,
	combout => \inst2|S_S4[8]~30_combout\,
	cout => \inst2|S_S4[8]~31\);

-- Location: LCCOMB_X55_Y30_N18
\inst2|S_S4[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[9]~32_combout\ = (\inst2|Add14~29_combout\ & ((\inst2|Add15~29_combout\ & (\inst2|S_S4[8]~31\ & VCC)) # (!\inst2|Add15~29_combout\ & (!\inst2|S_S4[8]~31\)))) # (!\inst2|Add14~29_combout\ & ((\inst2|Add15~29_combout\ & (!\inst2|S_S4[8]~31\)) # 
-- (!\inst2|Add15~29_combout\ & ((\inst2|S_S4[8]~31\) # (GND)))))
-- \inst2|S_S4[9]~33\ = CARRY((\inst2|Add14~29_combout\ & (!\inst2|Add15~29_combout\ & !\inst2|S_S4[8]~31\)) # (!\inst2|Add14~29_combout\ & ((!\inst2|S_S4[8]~31\) # (!\inst2|Add15~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add14~29_combout\,
	datab => \inst2|Add15~29_combout\,
	datad => VCC,
	cin => \inst2|S_S4[8]~31\,
	combout => \inst2|S_S4[9]~32_combout\,
	cout => \inst2|S_S4[9]~33\);

-- Location: FF_X55_Y30_N19
\inst2|S_S4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[9]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(9));

-- Location: FF_X55_Y30_N17
\inst2|S_S4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[8]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(8));

-- Location: LCCOMB_X54_Y30_N22
\inst2|S_S1[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[10]~35_combout\ = ((\inst2|S_S4\(10) $ (\inst2|S_S3\(10) $ (!\inst2|S_S1[9]~34\)))) # (GND)
-- \inst2|S_S1[10]~36\ = CARRY((\inst2|S_S4\(10) & ((\inst2|S_S3\(10)) # (!\inst2|S_S1[9]~34\))) # (!\inst2|S_S4\(10) & (\inst2|S_S3\(10) & !\inst2|S_S1[9]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S4\(10),
	datab => \inst2|S_S3\(10),
	datad => VCC,
	cin => \inst2|S_S1[9]~34\,
	combout => \inst2|S_S1[10]~35_combout\,
	cout => \inst2|S_S1[10]~36\);

-- Location: FF_X54_Y30_N23
\inst2|S_S1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(10));

-- Location: LCCOMB_X55_Y27_N20
\inst2|a_combined[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[10]~36_combout\ = ((\inst2|S_S2\(10) $ (\inst2|S_S1\(10) $ (!\inst2|a_combined[9]~35\)))) # (GND)
-- \inst2|a_combined[10]~37\ = CARRY((\inst2|S_S2\(10) & ((\inst2|S_S1\(10)) # (!\inst2|a_combined[9]~35\))) # (!\inst2|S_S2\(10) & (\inst2|S_S1\(10) & !\inst2|a_combined[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S2\(10),
	datab => \inst2|S_S1\(10),
	datad => VCC,
	cin => \inst2|a_combined[9]~35\,
	combout => \inst2|a_combined[10]~36_combout\,
	cout => \inst2|a_combined[10]~37\);

-- Location: FF_X55_Y27_N21
\inst2|a_combined[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(10));

-- Location: LCCOMB_X70_Y24_N20
\inst2|LDAC[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[10]~36_combout\ = ((\inst4|b2v_inst_left|RXReg\(10) $ (\inst2|a_combined\(10) $ (!\inst2|LDAC[9]~35\)))) # (GND)
-- \inst2|LDAC[10]~37\ = CARRY((\inst4|b2v_inst_left|RXReg\(10) & ((\inst2|a_combined\(10)) # (!\inst2|LDAC[9]~35\))) # (!\inst4|b2v_inst_left|RXReg\(10) & (\inst2|a_combined\(10) & !\inst2|LDAC[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|RXReg\(10),
	datab => \inst2|a_combined\(10),
	datad => VCC,
	cin => \inst2|LDAC[9]~35\,
	combout => \inst2|LDAC[10]~36_combout\,
	cout => \inst2|LDAC[10]~37\);

-- Location: FF_X70_Y24_N21
\inst2|LDAC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[10]~36_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(10));

-- Location: LCCOMB_X69_Y24_N18
\inst4|b2v_inst_left|RXReg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[9]~feeder_combout\ = \inst4|b2v_inst_left|RXReg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_left|RXReg\(8),
	combout => \inst4|b2v_inst_left|RXReg[9]~feeder_combout\);

-- Location: FF_X69_Y24_N19
\inst4|b2v_inst_left|RXReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|RXReg[9]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(9));

-- Location: LCCOMB_X69_Y24_N20
\inst4|b2v_inst_left|RXReg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[10]~feeder_combout\ = \inst4|b2v_inst_left|RXReg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_left|RXReg\(9),
	combout => \inst4|b2v_inst_left|RXReg[10]~feeder_combout\);

-- Location: FF_X69_Y24_N21
\inst4|b2v_inst_left|RXReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|RXReg[10]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(10));

-- Location: LCCOMB_X69_Y24_N30
\inst4|b2v_inst_left|RXReg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[11]~feeder_combout\ = \inst4|b2v_inst_left|RXReg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_left|RXReg\(10),
	combout => \inst4|b2v_inst_left|RXReg[11]~feeder_combout\);

-- Location: FF_X69_Y24_N31
\inst4|b2v_inst_left|RXReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|RXReg[11]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(11));

-- Location: LCCOMB_X70_Y24_N22
\inst2|LDAC[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[11]~38_combout\ = (\inst2|a_combined\(11) & ((\inst4|b2v_inst_left|RXReg\(11) & (\inst2|LDAC[10]~37\ & VCC)) # (!\inst4|b2v_inst_left|RXReg\(11) & (!\inst2|LDAC[10]~37\)))) # (!\inst2|a_combined\(11) & ((\inst4|b2v_inst_left|RXReg\(11) & 
-- (!\inst2|LDAC[10]~37\)) # (!\inst4|b2v_inst_left|RXReg\(11) & ((\inst2|LDAC[10]~37\) # (GND)))))
-- \inst2|LDAC[11]~39\ = CARRY((\inst2|a_combined\(11) & (!\inst4|b2v_inst_left|RXReg\(11) & !\inst2|LDAC[10]~37\)) # (!\inst2|a_combined\(11) & ((!\inst2|LDAC[10]~37\) # (!\inst4|b2v_inst_left|RXReg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(11),
	datab => \inst4|b2v_inst_left|RXReg\(11),
	datad => VCC,
	cin => \inst2|LDAC[10]~37\,
	combout => \inst2|LDAC[11]~38_combout\,
	cout => \inst2|LDAC[11]~39\);

-- Location: FF_X70_Y24_N23
\inst2|LDAC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[11]~38_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(11));

-- Location: LCCOMB_X52_Y26_N22
\inst2|psac_g|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[11]~37_combout\ = (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_g|Res_2[10]~36\)) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_g|Res_2[10]~36\) # (GND)))
-- \inst2|psac_g|Res_2[11]~38\ = CARRY((!\inst2|psac_g|Res_2[10]~36\) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[10]~36\,
	combout => \inst2|psac_g|Res_2[11]~37_combout\,
	cout => \inst2|psac_g|Res_2[11]~38\);

-- Location: LCCOMB_X52_Y26_N24
\inst2|psac_g|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[12]~39_combout\ = (\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_g|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_g|Res_2[11]~38\ & VCC))
-- \inst2|psac_g|Res_2[12]~40\ = CARRY((\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_g|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_g|Res_2[11]~38\,
	combout => \inst2|psac_g|Res_2[12]~39_combout\,
	cout => \inst2|psac_g|Res_2[12]~40\);

-- Location: LCCOMB_X52_Y26_N28
\inst2|psac_g|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Res_2[14]~43_combout\ = \inst2|psac_g|Res_2[13]~42\ $ (!\inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_g|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_g|Res_2[13]~42\,
	combout => \inst2|psac_g|Res_2[14]~43_combout\);

-- Location: FF_X52_Y26_N29
\inst2|psac_g|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(14));

-- Location: FF_X52_Y26_N25
\inst2|psac_g|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(12));

-- Location: FF_X52_Y26_N23
\inst2|psac_g|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g|Res_2\(11));

-- Location: LCCOMB_X53_Y26_N28
\inst2|psac_g|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~39_combout\ = \inst2|psac_g|Add1~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_g|Add1~37\,
	combout => \inst2|psac_g|Add1~39_combout\);

-- Location: LCCOMB_X54_Y26_N12
\inst2|psac_g|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g|Add1~41_combout\ = (\inst2|psac_g|Add1~39_combout\ & \inst2|psac_g|inv_res_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Add1~39_combout\,
	datad => \inst2|psac_g|inv_res_2~q\,
	combout => \inst2|psac_g|Add1~41_combout\);

-- Location: LCCOMB_X59_Y30_N26
\inst2|psac_f_sharp|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~26_combout\ = (\inst2|psac_f_sharp|Res_2\(14) & ((\inst2|psac_f_sharp|Add1~25\) # (GND))) # (!\inst2|psac_f_sharp|Res_2\(14) & (!\inst2|psac_f_sharp|Add1~25\))
-- \inst2|psac_f_sharp|Add1~27\ = CARRY((\inst2|psac_f_sharp|Res_2\(14)) # (!\inst2|psac_f_sharp|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f_sharp|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_f_sharp|Add1~25\,
	combout => \inst2|psac_f_sharp|Add1~26_combout\,
	cout => \inst2|psac_f_sharp|Add1~27\);

-- Location: LCCOMB_X59_Y30_N28
\inst2|psac_f_sharp|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Add1~28_combout\ = \inst2|psac_f_sharp|Add1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_f_sharp|Add1~27\,
	combout => \inst2|psac_f_sharp|Add1~28_combout\);

-- Location: LCCOMB_X58_Y30_N18
\inst2|G_FS~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~11_combout\ = (\inst|MIDI\(6) & (\inst2|psac_f_sharp|inv_res_2~q\ & \inst2|psac_f_sharp|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(6),
	datab => \inst2|psac_f_sharp|inv_res_2~q\,
	datad => \inst2|psac_f_sharp|Add1~28_combout\,
	combout => \inst2|G_FS~11_combout\);

-- Location: LCCOMB_X65_Y30_N28
\inst2|psac_f_sharp|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f_sharp|Res_2[14]~43_combout\ = \inst2|psac_f_sharp|Res_2[13]~42\ $ (!\inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_f_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_f_sharp|Res_2[13]~42\,
	combout => \inst2|psac_f_sharp|Res_2[14]~43_combout\);

-- Location: FF_X65_Y30_N29
\inst2|psac_f_sharp|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f_sharp|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f_sharp|Res_2\(14));

-- Location: LCCOMB_X58_Y30_N8
\inst2|G_FS~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|G_FS~10_combout\ = (\inst|MIDI\(6) & ((\inst2|psac_f_sharp|inv_res_2~q\ & ((\inst2|psac_f_sharp|Add1~26_combout\))) # (!\inst2|psac_f_sharp|inv_res_2~q\ & (\inst2|psac_f_sharp|Res_2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(6),
	datab => \inst2|psac_f_sharp|inv_res_2~q\,
	datac => \inst2|psac_f_sharp|Res_2\(14),
	datad => \inst2|psac_f_sharp|Add1~26_combout\,
	combout => \inst2|G_FS~10_combout\);

-- Location: LCCOMB_X57_Y30_N22
\inst2|Add15~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~30_combout\ = ((\inst2|psac_g|Add1~38_combout\ $ (\inst2|G_FS~10_combout\ $ (!\inst2|Add15~28\)))) # (GND)
-- \inst2|Add15~31\ = CARRY((\inst2|psac_g|Add1~38_combout\ & ((\inst2|G_FS~10_combout\) # (!\inst2|Add15~28\))) # (!\inst2|psac_g|Add1~38_combout\ & (\inst2|G_FS~10_combout\ & !\inst2|Add15~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_g|Add1~38_combout\,
	datab => \inst2|G_FS~10_combout\,
	datad => VCC,
	cin => \inst2|Add15~28\,
	combout => \inst2|Add15~30_combout\,
	cout => \inst2|Add15~31\);

-- Location: LCCOMB_X57_Y30_N26
\inst2|Add15~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~36_combout\ = \inst2|psac_g|Add1~41_combout\ $ (\inst2|Add15~34\ $ (!\inst2|G_FS~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g|Add1~41_combout\,
	datad => \inst2|G_FS~11_combout\,
	cin => \inst2|Add15~34\,
	combout => \inst2|Add15~36_combout\);

-- Location: LCCOMB_X58_Y30_N14
\inst2|Add15~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~38_combout\ = (\inst|MIDI\(7) & (\inst2|Add15~36_combout\)) # (!\inst|MIDI\(7) & ((\inst2|G_FS~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(7),
	datac => \inst2|Add15~36_combout\,
	datad => \inst2|G_FS~11_combout\,
	combout => \inst2|Add15~38_combout\);

-- Location: LCCOMB_X43_Y31_N26
\inst2|psac_e|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[12]~39_combout\ = (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_e|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_e|Res_2[11]~38\ & VCC))
-- \inst2|psac_e|Res_2[12]~40\ = CARRY((\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_e|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[11]~38\,
	combout => \inst2|psac_e|Res_2[12]~39_combout\,
	cout => \inst2|psac_e|Res_2[12]~40\);

-- Location: LCCOMB_X43_Y31_N28
\inst2|psac_e|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[13]~41_combout\ = (\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_e|Res_2[12]~40\)) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_e|Res_2[12]~40\) # (GND)))
-- \inst2|psac_e|Res_2[13]~42\ = CARRY((!\inst2|psac_e|Res_2[12]~40\) # (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_e|Res_2[12]~40\,
	combout => \inst2|psac_e|Res_2[13]~41_combout\,
	cout => \inst2|psac_e|Res_2[13]~42\);

-- Location: LCCOMB_X43_Y31_N30
\inst2|psac_e|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Res_2[14]~43_combout\ = \inst2|psac_e|Res_2[13]~42\ $ (!\inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_e|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_e|Res_2[13]~42\,
	combout => \inst2|psac_e|Res_2[14]~43_combout\);

-- Location: FF_X43_Y31_N31
\inst2|psac_e|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(14));

-- Location: FF_X43_Y31_N29
\inst2|psac_e|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(13));

-- Location: FF_X43_Y31_N27
\inst2|psac_e|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_e|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_e|Res_2\(12));

-- Location: LCCOMB_X43_Y28_N24
\inst2|psac_e|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~22_combout\ = (\inst2|psac_e|Res_2\(12) & ((\inst2|psac_e|Add1~21\) # (GND))) # (!\inst2|psac_e|Res_2\(12) & (!\inst2|psac_e|Add1~21\))
-- \inst2|psac_e|Add1~23\ = CARRY((\inst2|psac_e|Res_2\(12)) # (!\inst2|psac_e|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_e|Add1~21\,
	combout => \inst2|psac_e|Add1~22_combout\,
	cout => \inst2|psac_e|Add1~23\);

-- Location: LCCOMB_X43_Y28_N26
\inst2|psac_e|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~24_combout\ = (\inst2|psac_e|Res_2\(13) & (!\inst2|psac_e|Add1~23\ & VCC)) # (!\inst2|psac_e|Res_2\(13) & (\inst2|psac_e|Add1~23\ $ (GND)))
-- \inst2|psac_e|Add1~25\ = CARRY((!\inst2|psac_e|Res_2\(13) & !\inst2|psac_e|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_e|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_e|Add1~23\,
	combout => \inst2|psac_e|Add1~24_combout\,
	cout => \inst2|psac_e|Add1~25\);

-- Location: LCCOMB_X43_Y28_N30
\inst2|psac_e|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_e|Add1~28_combout\ = \inst2|psac_e|Add1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_e|Add1~27\,
	combout => \inst2|psac_e|Add1~28_combout\);

-- Location: LCCOMB_X47_Y28_N22
\inst2|E_F~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~11_combout\ = (\inst|MIDI\(4) & (\inst2|psac_e|inv_res_2~q\ & \inst2|psac_e|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(4),
	datab => \inst2|psac_e|inv_res_2~q\,
	datad => \inst2|psac_e|Add1~28_combout\,
	combout => \inst2|E_F~11_combout\);

-- Location: LCCOMB_X48_Y24_N24
\inst2|psac_f|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[12]~39_combout\ = (\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_f|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_f|Res_2[11]~38\ & VCC))
-- \inst2|psac_f|Res_2[12]~40\ = CARRY((\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_f|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_f|Res_2[11]~38\,
	combout => \inst2|psac_f|Res_2[12]~39_combout\,
	cout => \inst2|psac_f|Res_2[12]~40\);

-- Location: LCCOMB_X48_Y24_N28
\inst2|psac_f|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Res_2[14]~43_combout\ = \inst2|psac_f|Res_2[13]~42\ $ (!\inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_f|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_f|Res_2[13]~42\,
	combout => \inst2|psac_f|Res_2[14]~43_combout\);

-- Location: FF_X48_Y24_N29
\inst2|psac_f|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(14));

-- Location: FF_X48_Y24_N25
\inst2|psac_f|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(12));

-- Location: FF_X48_Y24_N21
\inst2|psac_f|Res_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(10));

-- Location: FF_X48_Y24_N19
\inst2|psac_f|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_f|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_f|Res_2\(9));

-- Location: LCCOMB_X47_Y25_N18
\inst2|psac_f|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_f|Add1~38_combout\ = (\inst2|psac_f|inv_res_2~q\ & ((\inst2|psac_f|Add1~36_combout\))) # (!\inst2|psac_f|inv_res_2~q\ & (\inst2|psac_f|Res_2\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_f|Res_2\(14),
	datac => \inst2|psac_f|inv_res_2~q\,
	datad => \inst2|psac_f|Add1~36_combout\,
	combout => \inst2|psac_f|Add1~38_combout\);

-- Location: LCCOMB_X42_Y28_N10
\inst2|E_F~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~9_combout\ = (\inst|MIDI\(4) & ((\inst2|psac_e|inv_res_2~q\ & ((\inst2|psac_e|Add1~24_combout\))) # (!\inst2|psac_e|inv_res_2~q\ & (\inst2|psac_e|Res_2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Res_2\(13),
	datab => \inst2|psac_e|inv_res_2~q\,
	datac => \inst|MIDI\(4),
	datad => \inst2|psac_e|Add1~24_combout\,
	combout => \inst2|E_F~9_combout\);

-- Location: LCCOMB_X47_Y28_N0
\inst2|E_F~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|E_F~8_combout\ = (\inst|MIDI\(4) & ((\inst2|psac_e|inv_res_2~q\ & ((\inst2|psac_e|Add1~22_combout\))) # (!\inst2|psac_e|inv_res_2~q\ & (\inst2|psac_e|Res_2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_e|Res_2\(12),
	datab => \inst2|psac_e|inv_res_2~q\,
	datac => \inst2|psac_e|Add1~22_combout\,
	datad => \inst|MIDI\(4),
	combout => \inst2|E_F~8_combout\);

-- Location: LCCOMB_X55_Y30_N28
\inst2|Add14~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add14~35_combout\ = (\inst|MIDI\(5) & (\inst2|Add14~33_combout\)) # (!\inst|MIDI\(5) & ((\inst2|E_F~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(5),
	datab => \inst2|Add14~33_combout\,
	datac => \inst2|E_F~11_combout\,
	combout => \inst2|Add14~35_combout\);

-- Location: LCCOMB_X56_Y30_N8
\inst2|Add15~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add15~32_combout\ = (\inst|MIDI\(7) & ((\inst2|Add15~30_combout\))) # (!\inst|MIDI\(7) & (\inst2|G_FS~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|MIDI\(7),
	datac => \inst2|G_FS~10_combout\,
	datad => \inst2|Add15~30_combout\,
	combout => \inst2|Add15~32_combout\);

-- Location: LCCOMB_X55_Y30_N24
\inst2|S_S4[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[12]~38_combout\ = ((\inst2|Add14~38_combout\ $ (\inst2|Add15~38_combout\ $ (!\inst2|S_S4[11]~37\)))) # (GND)
-- \inst2|S_S4[12]~39\ = CARRY((\inst2|Add14~38_combout\ & ((\inst2|Add15~38_combout\) # (!\inst2|S_S4[11]~37\))) # (!\inst2|Add14~38_combout\ & (\inst2|Add15~38_combout\ & !\inst2|S_S4[11]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add14~38_combout\,
	datab => \inst2|Add15~38_combout\,
	datad => VCC,
	cin => \inst2|S_S4[11]~37\,
	combout => \inst2|S_S4[12]~38_combout\,
	cout => \inst2|S_S4[12]~39\);

-- Location: FF_X55_Y30_N25
\inst2|S_S4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[12]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(12));

-- Location: LCCOMB_X47_Y30_N30
\inst2|psac_c|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_c|Add1~28_combout\ = \inst2|psac_c|Add1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_c|Add1~27\,
	combout => \inst2|psac_c|Add1~28_combout\);

-- Location: LCCOMB_X48_Y30_N22
\inst2|C_CS~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|C_CS~11_combout\ = (\inst2|psac_c|inv_res_2~q\ & (\inst|MIDI\(0) & \inst2|psac_c|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_c|inv_res_2~q\,
	datac => \inst|MIDI\(0),
	datad => \inst2|psac_c|Add1~28_combout\,
	combout => \inst2|C_CS~11_combout\);

-- Location: LCCOMB_X53_Y30_N0
\inst2|Add12~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add12~35_combout\ = (\inst|MIDI\(1) & ((\inst2|Add12~33_combout\))) # (!\inst|MIDI\(1) & (\inst2|C_CS~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(1),
	datac => \inst2|C_CS~11_combout\,
	datad => \inst2|Add12~33_combout\,
	combout => \inst2|Add12~35_combout\);

-- Location: LCCOMB_X53_Y30_N24
\inst2|S_S3[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[11]~36_combout\ = (\inst2|Add13~35_combout\ & ((\inst2|Add12~35_combout\ & (\inst2|S_S3[10]~35\ & VCC)) # (!\inst2|Add12~35_combout\ & (!\inst2|S_S3[10]~35\)))) # (!\inst2|Add13~35_combout\ & ((\inst2|Add12~35_combout\ & 
-- (!\inst2|S_S3[10]~35\)) # (!\inst2|Add12~35_combout\ & ((\inst2|S_S3[10]~35\) # (GND)))))
-- \inst2|S_S3[11]~37\ = CARRY((\inst2|Add13~35_combout\ & (!\inst2|Add12~35_combout\ & !\inst2|S_S3[10]~35\)) # (!\inst2|Add13~35_combout\ & ((!\inst2|S_S3[10]~35\) # (!\inst2|Add12~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add13~35_combout\,
	datab => \inst2|Add12~35_combout\,
	datad => VCC,
	cin => \inst2|S_S3[10]~35\,
	combout => \inst2|S_S3[11]~36_combout\,
	cout => \inst2|S_S3[11]~37\);

-- Location: FF_X53_Y30_N25
\inst2|S_S3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[11]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(11));

-- Location: LCCOMB_X54_Y30_N24
\inst2|S_S1[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[11]~37_combout\ = (\inst2|S_S4\(11) & ((\inst2|S_S3\(11) & (\inst2|S_S1[10]~36\ & VCC)) # (!\inst2|S_S3\(11) & (!\inst2|S_S1[10]~36\)))) # (!\inst2|S_S4\(11) & ((\inst2|S_S3\(11) & (!\inst2|S_S1[10]~36\)) # (!\inst2|S_S3\(11) & 
-- ((\inst2|S_S1[10]~36\) # (GND)))))
-- \inst2|S_S1[11]~38\ = CARRY((\inst2|S_S4\(11) & (!\inst2|S_S3\(11) & !\inst2|S_S1[10]~36\)) # (!\inst2|S_S4\(11) & ((!\inst2|S_S1[10]~36\) # (!\inst2|S_S3\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S4\(11),
	datab => \inst2|S_S3\(11),
	datad => VCC,
	cin => \inst2|S_S1[10]~36\,
	combout => \inst2|S_S1[11]~37_combout\,
	cout => \inst2|S_S1[11]~38\);

-- Location: LCCOMB_X54_Y30_N26
\inst2|S_S1[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[12]~39_combout\ = ((\inst2|S_S3\(12) $ (\inst2|S_S4\(12) $ (!\inst2|S_S1[11]~38\)))) # (GND)
-- \inst2|S_S1[12]~40\ = CARRY((\inst2|S_S3\(12) & ((\inst2|S_S4\(12)) # (!\inst2|S_S1[11]~38\))) # (!\inst2|S_S3\(12) & (\inst2|S_S4\(12) & !\inst2|S_S1[11]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S3\(12),
	datab => \inst2|S_S4\(12),
	datad => VCC,
	cin => \inst2|S_S1[11]~38\,
	combout => \inst2|S_S1[12]~39_combout\,
	cout => \inst2|S_S1[12]~40\);

-- Location: FF_X54_Y30_N27
\inst2|S_S1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(12));

-- Location: FF_X54_Y30_N25
\inst2|S_S1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(11));

-- Location: LCCOMB_X55_Y27_N24
\inst2|a_combined[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[12]~40_combout\ = ((\inst2|S_S2\(12) $ (\inst2|S_S1\(12) $ (!\inst2|a_combined[11]~39\)))) # (GND)
-- \inst2|a_combined[12]~41\ = CARRY((\inst2|S_S2\(12) & ((\inst2|S_S1\(12)) # (!\inst2|a_combined[11]~39\))) # (!\inst2|S_S2\(12) & (\inst2|S_S1\(12) & !\inst2|a_combined[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S2\(12),
	datab => \inst2|S_S1\(12),
	datad => VCC,
	cin => \inst2|a_combined[11]~39\,
	combout => \inst2|a_combined[12]~40_combout\,
	cout => \inst2|a_combined[12]~41\);

-- Location: FF_X55_Y27_N25
\inst2|a_combined[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(12));

-- Location: LCCOMB_X70_Y24_N24
\inst2|LDAC[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[12]~40_combout\ = ((\inst4|b2v_inst_left|RXReg\(12) $ (\inst2|a_combined\(12) $ (!\inst2|LDAC[11]~39\)))) # (GND)
-- \inst2|LDAC[12]~41\ = CARRY((\inst4|b2v_inst_left|RXReg\(12) & ((\inst2|a_combined\(12)) # (!\inst2|LDAC[11]~39\))) # (!\inst4|b2v_inst_left|RXReg\(12) & (\inst2|a_combined\(12) & !\inst2|LDAC[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|RXReg\(12),
	datab => \inst2|a_combined\(12),
	datad => VCC,
	cin => \inst2|LDAC[11]~39\,
	combout => \inst2|LDAC[12]~40_combout\,
	cout => \inst2|LDAC[12]~41\);

-- Location: FF_X70_Y24_N25
\inst2|LDAC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[12]~40_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(12));

-- Location: LCCOMB_X63_Y25_N18
\inst2|psac_b|Res_2[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[9]~33_combout\ = (\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a13\ & (\inst2|psac_b|Res_2[8]~32\ & VCC)) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- (!\inst2|psac_b|Res_2[8]~32\)))) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a13\ & (!\inst2|psac_b|Res_2[8]~32\)) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a13\ & 
-- ((\inst2|psac_b|Res_2[8]~32\) # (GND)))))
-- \inst2|psac_b|Res_2[9]~34\ = CARRY((\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a13\ & !\inst2|psac_b|Res_2[8]~32\)) # (!\inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- ((!\inst2|psac_b|Res_2[8]~32\) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a13\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[8]~32\,
	combout => \inst2|psac_b|Res_2[9]~33_combout\,
	cout => \inst2|psac_b|Res_2[9]~34\);

-- Location: LCCOMB_X63_Y25_N22
\inst2|psac_b|Res_2[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[11]~37_combout\ = (\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a11\ & (!\inst2|psac_b|Res_2[10]~36\)) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a11\ & ((\inst2|psac_b|Res_2[10]~36\) # (GND)))
-- \inst2|psac_b|Res_2[11]~38\ = CARRY((!\inst2|psac_b|Res_2[10]~36\) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a11\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[10]~36\,
	combout => \inst2|psac_b|Res_2[11]~37_combout\,
	cout => \inst2|psac_b|Res_2[11]~38\);

-- Location: LCCOMB_X63_Y25_N24
\inst2|psac_b|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[12]~39_combout\ = (\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_b|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_b|Res_2[11]~38\ & VCC))
-- \inst2|psac_b|Res_2[12]~40\ = CARRY((\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_b|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[11]~38\,
	combout => \inst2|psac_b|Res_2[12]~39_combout\,
	cout => \inst2|psac_b|Res_2[12]~40\);

-- Location: LCCOMB_X63_Y25_N26
\inst2|psac_b|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[13]~41_combout\ = (\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_b|Res_2[12]~40\)) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_b|Res_2[12]~40\) # (GND)))
-- \inst2|psac_b|Res_2[13]~42\ = CARRY((!\inst2|psac_b|Res_2[12]~40\) # (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_b|Res_2[12]~40\,
	combout => \inst2|psac_b|Res_2[13]~41_combout\,
	cout => \inst2|psac_b|Res_2[13]~42\);

-- Location: LCCOMB_X63_Y25_N28
\inst2|psac_b|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Res_2[14]~43_combout\ = \inst2|psac_b|Res_2[13]~42\ $ (!\inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_b|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_b|Res_2[13]~42\,
	combout => \inst2|psac_b|Res_2[14]~43_combout\);

-- Location: FF_X63_Y25_N29
\inst2|psac_b|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(14));

-- Location: FF_X63_Y25_N27
\inst2|psac_b|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(13));

-- Location: FF_X63_Y25_N25
\inst2|psac_b|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(12));

-- Location: FF_X63_Y25_N23
\inst2|psac_b|Res_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(11));

-- Location: FF_X63_Y25_N19
\inst2|psac_b|Res_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_b|Res_2[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_b|Res_2\(9));

-- Location: LCCOMB_X62_Y25_N30
\inst2|psac_b|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~39_combout\ = \inst2|psac_b|Add1~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_b|Add1~37\,
	combout => \inst2|psac_b|Add1~39_combout\);

-- Location: LCCOMB_X61_Y25_N12
\inst2|psac_b|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_b|Add1~41_combout\ = (\inst2|psac_b|Add1~39_combout\ & \inst2|psac_b|inv_res_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_b|Add1~39_combout\,
	datad => \inst2|psac_b|inv_res_2~q\,
	combout => \inst2|psac_b|Add1~41_combout\);

-- Location: LCCOMB_X52_Y25_N30
\inst2|psac_a_sharp|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Res_2[14]~43_combout\ = \inst2|psac_a_sharp|Res_2[13]~42\ $ (!\inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_a_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_a_sharp|Res_2[13]~42\,
	combout => \inst2|psac_a_sharp|Res_2[14]~43_combout\);

-- Location: FF_X52_Y25_N31
\inst2|psac_a_sharp|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a_sharp|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a_sharp|Res_2\(14));

-- Location: LCCOMB_X55_Y25_N28
\inst2|psac_a_sharp|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~26_combout\ = (\inst2|psac_a_sharp|Res_2\(14) & ((\inst2|psac_a_sharp|Add1~25\) # (GND))) # (!\inst2|psac_a_sharp|Res_2\(14) & (!\inst2|psac_a_sharp|Add1~25\))
-- \inst2|psac_a_sharp|Add1~27\ = CARRY((\inst2|psac_a_sharp|Res_2\(14)) # (!\inst2|psac_a_sharp|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a_sharp|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_a_sharp|Add1~25\,
	combout => \inst2|psac_a_sharp|Add1~26_combout\,
	cout => \inst2|psac_a_sharp|Add1~27\);

-- Location: LCCOMB_X55_Y25_N0
\inst2|AS_B~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~10_combout\ = (\inst|MIDI\(10) & ((\inst2|psac_a_sharp|inv_res_2~q\ & ((\inst2|psac_a_sharp|Add1~26_combout\))) # (!\inst2|psac_a_sharp|inv_res_2~q\ & (\inst2|psac_a_sharp|Res_2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a_sharp|inv_res_2~q\,
	datab => \inst2|psac_a_sharp|Res_2\(14),
	datac => \inst|MIDI\(10),
	datad => \inst2|psac_a_sharp|Add1~26_combout\,
	combout => \inst2|AS_B~10_combout\);

-- Location: LCCOMB_X57_Y25_N30
\inst2|Add17~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~36_combout\ = \inst2|AS_B~11_combout\ $ (\inst2|Add17~34\ $ (!\inst2|psac_b|Add1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|AS_B~11_combout\,
	datad => \inst2|psac_b|Add1~41_combout\,
	cin => \inst2|Add17~34\,
	combout => \inst2|Add17~36_combout\);

-- Location: LCCOMB_X55_Y25_N30
\inst2|psac_a_sharp|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a_sharp|Add1~28_combout\ = \inst2|psac_a_sharp|Add1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_a_sharp|Add1~27\,
	combout => \inst2|psac_a_sharp|Add1~28_combout\);

-- Location: LCCOMB_X56_Y25_N2
\inst2|AS_B~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|AS_B~11_combout\ = (\inst2|psac_a_sharp|inv_res_2~q\ & (\inst|MIDI\(10) & \inst2|psac_a_sharp|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a_sharp|inv_res_2~q\,
	datac => \inst|MIDI\(10),
	datad => \inst2|psac_a_sharp|Add1~28_combout\,
	combout => \inst2|AS_B~11_combout\);

-- Location: LCCOMB_X56_Y25_N30
\inst2|Add17~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add17~38_combout\ = (\inst|MIDI\(11) & (\inst2|Add17~36_combout\)) # (!\inst|MIDI\(11) & ((\inst2|AS_B~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(11),
	datac => \inst2|Add17~36_combout\,
	datad => \inst2|AS_B~11_combout\,
	combout => \inst2|Add17~38_combout\);

-- Location: LCCOMB_X50_Y32_N26
\inst2|psac_a|Res_2[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Res_2[12]~39_combout\ = (\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a10\ & (\inst2|psac_a|Res_2[11]~38\ $ (GND))) # (!\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a10\ & (!\inst2|psac_a|Res_2[11]~38\ & VCC))
-- \inst2|psac_a|Res_2[12]~40\ = CARRY((\inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a10\ & !\inst2|psac_a|Res_2[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Mux1_rtl_0|auto_generated|ram_block1a10\,
	datad => VCC,
	cin => \inst2|psac_a|Res_2[11]~38\,
	combout => \inst2|psac_a|Res_2[12]~39_combout\,
	cout => \inst2|psac_a|Res_2[12]~40\);

-- Location: FF_X50_Y32_N29
\inst2|psac_a|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(13));

-- Location: FF_X50_Y32_N27
\inst2|psac_a|Res_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_a|Res_2[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_a|Res_2\(12));

-- Location: LCCOMB_X49_Y31_N22
\inst2|psac_a|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~30_combout\ = (\inst2|psac_a|Res_2\(12) & ((\inst2|psac_a|Add1~28\) # (GND))) # (!\inst2|psac_a|Res_2\(12) & (!\inst2|psac_a|Add1~28\))
-- \inst2|psac_a|Add1~31\ = CARRY((\inst2|psac_a|Res_2\(12)) # (!\inst2|psac_a|Add1~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|Res_2\(12),
	datad => VCC,
	cin => \inst2|psac_a|Add1~28\,
	combout => \inst2|psac_a|Add1~30_combout\,
	cout => \inst2|psac_a|Add1~31\);

-- Location: LCCOMB_X49_Y31_N28
\inst2|psac_a|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~39_combout\ = \inst2|psac_a|Add1~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_a|Add1~37\,
	combout => \inst2|psac_a|Add1~39_combout\);

-- Location: LCCOMB_X50_Y31_N4
\inst2|psac_a|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~41_combout\ = (\inst2|psac_a|Add1~39_combout\ & \inst2|psac_a|inv_res_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|psac_a|Add1~39_combout\,
	datad => \inst2|psac_a|inv_res_2~q\,
	combout => \inst2|psac_a|Add1~41_combout\);

-- Location: LCCOMB_X50_Y27_N28
\inst2|psac_g_sharp|Res_2[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[13]~41_combout\ = (\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ & (!\inst2|psac_g_sharp|Res_2[12]~40\)) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\ & ((\inst2|psac_g_sharp|Res_2[12]~40\) # 
-- (GND)))
-- \inst2|psac_g_sharp|Res_2[13]~42\ = CARRY((!\inst2|psac_g_sharp|Res_2[12]~40\) # (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a9\,
	datad => VCC,
	cin => \inst2|psac_g_sharp|Res_2[12]~40\,
	combout => \inst2|psac_g_sharp|Res_2[13]~41_combout\,
	cout => \inst2|psac_g_sharp|Res_2[13]~42\);

-- Location: LCCOMB_X50_Y27_N30
\inst2|psac_g_sharp|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Res_2[14]~43_combout\ = \inst2|psac_g_sharp|Res_2[13]~42\ $ (!\inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_g_sharp|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_g_sharp|Res_2[13]~42\,
	combout => \inst2|psac_g_sharp|Res_2[14]~43_combout\);

-- Location: FF_X50_Y27_N31
\inst2|psac_g_sharp|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(14));

-- Location: FF_X50_Y27_N29
\inst2|psac_g_sharp|Res_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_g_sharp|Res_2[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_g_sharp|Res_2\(13));

-- Location: LCCOMB_X50_Y26_N26
\inst2|psac_g_sharp|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_g_sharp|Add1~24_combout\ = (\inst2|psac_g_sharp|Res_2\(13) & (!\inst2|psac_g_sharp|Add1~23\ & VCC)) # (!\inst2|psac_g_sharp|Res_2\(13) & (\inst2|psac_g_sharp|Add1~23\ $ (GND)))
-- \inst2|psac_g_sharp|Add1~25\ = CARRY((!\inst2|psac_g_sharp|Res_2\(13) & !\inst2|psac_g_sharp|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_g_sharp|Res_2\(13),
	datad => VCC,
	cin => \inst2|psac_g_sharp|Add1~23\,
	combout => \inst2|psac_g_sharp|Add1~24_combout\,
	cout => \inst2|psac_g_sharp|Add1~25\);

-- Location: LCCOMB_X50_Y26_N0
\inst2|GS_A~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~10_combout\ = (\inst|MIDI\(8) & ((\inst2|psac_g_sharp|inv_res_2~q\ & ((\inst2|psac_g_sharp|Add1~26_combout\))) # (!\inst2|psac_g_sharp|inv_res_2~q\ & (\inst2|psac_g_sharp|Res_2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(8),
	datab => \inst2|psac_g_sharp|inv_res_2~q\,
	datac => \inst2|psac_g_sharp|Res_2\(14),
	datad => \inst2|psac_g_sharp|Add1~26_combout\,
	combout => \inst2|GS_A~10_combout\);

-- Location: LCCOMB_X49_Y27_N26
\inst2|GS_A~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|GS_A~9_combout\ = (\inst|MIDI\(8) & ((\inst2|psac_g_sharp|inv_res_2~q\ & (\inst2|psac_g_sharp|Add1~24_combout\)) # (!\inst2|psac_g_sharp|inv_res_2~q\ & ((\inst2|psac_g_sharp|Res_2\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(8),
	datab => \inst2|psac_g_sharp|Add1~24_combout\,
	datac => \inst2|psac_g_sharp|Res_2\(13),
	datad => \inst2|psac_g_sharp|inv_res_2~q\,
	combout => \inst2|GS_A~9_combout\);

-- Location: LCCOMB_X49_Y31_N30
\inst2|psac_a|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_a|Add1~32_combout\ = (\inst2|psac_a|inv_res_2~q\ & (\inst2|psac_a|Add1~30_combout\)) # (!\inst2|psac_a|inv_res_2~q\ & ((\inst2|psac_a|Res_2\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|psac_a|inv_res_2~q\,
	datac => \inst2|psac_a|Add1~30_combout\,
	datad => \inst2|psac_a|Res_2\(12),
	combout => \inst2|psac_a|Add1~32_combout\);

-- Location: LCCOMB_X52_Y27_N24
\inst2|Add16~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~30_combout\ = ((\inst2|psac_a|Add1~38_combout\ $ (\inst2|GS_A~10_combout\ $ (!\inst2|Add16~28\)))) # (GND)
-- \inst2|Add16~31\ = CARRY((\inst2|psac_a|Add1~38_combout\ & ((\inst2|GS_A~10_combout\) # (!\inst2|Add16~28\))) # (!\inst2|psac_a|Add1~38_combout\ & (\inst2|GS_A~10_combout\ & !\inst2|Add16~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_a|Add1~38_combout\,
	datab => \inst2|GS_A~10_combout\,
	datad => VCC,
	cin => \inst2|Add16~28\,
	combout => \inst2|Add16~30_combout\,
	cout => \inst2|Add16~31\);

-- Location: LCCOMB_X56_Y27_N28
\inst2|Add16~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~35_combout\ = (\inst|MIDI\(9) & ((\inst2|Add16~33_combout\))) # (!\inst|MIDI\(9) & (\inst2|GS_A~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|GS_A~11_combout\,
	datac => \inst|MIDI\(9),
	datad => \inst2|Add16~33_combout\,
	combout => \inst2|Add16~35_combout\);

-- Location: LCCOMB_X52_Y27_N30
\inst2|Add16~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add16~32_combout\ = (\inst|MIDI\(9) & ((\inst2|Add16~30_combout\))) # (!\inst|MIDI\(9) & (\inst2|GS_A~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(9),
	datab => \inst2|GS_A~10_combout\,
	datad => \inst2|Add16~30_combout\,
	combout => \inst2|Add16~32_combout\);

-- Location: LCCOMB_X56_Y27_N26
\inst2|S_S2[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S2[13]~40_combout\ = \inst2|Add16~38_combout\ $ (\inst2|Add17~38_combout\ $ (\inst2|S_S2[12]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add16~38_combout\,
	datab => \inst2|Add17~38_combout\,
	cin => \inst2|S_S2[12]~39\,
	combout => \inst2|S_S2[13]~40_combout\);

-- Location: FF_X56_Y27_N27
\inst2|S_S2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S2[13]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S2\(13));

-- Location: LCCOMB_X55_Y27_N26
\inst2|a_combined[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[13]~42_combout\ = (\inst2|S_S1\(13) & ((\inst2|S_S2\(13) & (\inst2|a_combined[12]~41\ & VCC)) # (!\inst2|S_S2\(13) & (!\inst2|a_combined[12]~41\)))) # (!\inst2|S_S1\(13) & ((\inst2|S_S2\(13) & (!\inst2|a_combined[12]~41\)) # 
-- (!\inst2|S_S2\(13) & ((\inst2|a_combined[12]~41\) # (GND)))))
-- \inst2|a_combined[13]~43\ = CARRY((\inst2|S_S1\(13) & (!\inst2|S_S2\(13) & !\inst2|a_combined[12]~41\)) # (!\inst2|S_S1\(13) & ((!\inst2|a_combined[12]~41\) # (!\inst2|S_S2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S1\(13),
	datab => \inst2|S_S2\(13),
	datad => VCC,
	cin => \inst2|a_combined[12]~41\,
	combout => \inst2|a_combined[13]~42_combout\,
	cout => \inst2|a_combined[13]~43\);

-- Location: FF_X55_Y27_N27
\inst2|a_combined[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(13));

-- Location: LCCOMB_X70_Y24_N26
\inst2|LDAC[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[13]~42_combout\ = (\inst4|b2v_inst_left|RXReg\(13) & ((\inst2|a_combined\(13) & (\inst2|LDAC[12]~41\ & VCC)) # (!\inst2|a_combined\(13) & (!\inst2|LDAC[12]~41\)))) # (!\inst4|b2v_inst_left|RXReg\(13) & ((\inst2|a_combined\(13) & 
-- (!\inst2|LDAC[12]~41\)) # (!\inst2|a_combined\(13) & ((\inst2|LDAC[12]~41\) # (GND)))))
-- \inst2|LDAC[13]~43\ = CARRY((\inst4|b2v_inst_left|RXReg\(13) & (!\inst2|a_combined\(13) & !\inst2|LDAC[12]~41\)) # (!\inst4|b2v_inst_left|RXReg\(13) & ((!\inst2|LDAC[12]~41\) # (!\inst2|a_combined\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|RXReg\(13),
	datab => \inst2|a_combined\(13),
	datad => VCC,
	cin => \inst2|LDAC[12]~41\,
	combout => \inst2|LDAC[13]~42_combout\,
	cout => \inst2|LDAC[13]~43\);

-- Location: FF_X70_Y24_N27
\inst2|LDAC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[13]~42_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(13));

-- Location: LCCOMB_X55_Y27_N28
\inst2|a_combined[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[14]~44_combout\ = ((\inst2|S_S1\(14) $ (\inst2|S_S2\(13) $ (!\inst2|a_combined[13]~43\)))) # (GND)
-- \inst2|a_combined[14]~45\ = CARRY((\inst2|S_S1\(14) & ((\inst2|S_S2\(13)) # (!\inst2|a_combined[13]~43\))) # (!\inst2|S_S1\(14) & (\inst2|S_S2\(13) & !\inst2|a_combined[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|S_S1\(14),
	datab => \inst2|S_S2\(13),
	datad => VCC,
	cin => \inst2|a_combined[13]~43\,
	combout => \inst2|a_combined[14]~44_combout\,
	cout => \inst2|a_combined[14]~45\);

-- Location: FF_X55_Y27_N29
\inst2|a_combined[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(14));

-- Location: LCCOMB_X70_Y24_N28
\inst2|LDAC[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[14]~44_combout\ = ((\inst4|b2v_inst_left|RXReg\(14) $ (\inst2|a_combined\(14) $ (!\inst2|LDAC[13]~43\)))) # (GND)
-- \inst2|LDAC[14]~45\ = CARRY((\inst4|b2v_inst_left|RXReg\(14) & ((\inst2|a_combined\(14)) # (!\inst2|LDAC[13]~43\))) # (!\inst4|b2v_inst_left|RXReg\(14) & (\inst2|a_combined\(14) & !\inst2|LDAC[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|RXReg\(14),
	datab => \inst2|a_combined\(14),
	datad => VCC,
	cin => \inst2|LDAC[13]~43\,
	combout => \inst2|LDAC[14]~44_combout\,
	cout => \inst2|LDAC[14]~45\);

-- Location: FF_X70_Y24_N29
\inst2|LDAC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[14]~44_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(14));

-- Location: FF_X69_Y24_N1
\inst4|b2v_inst_left|RXReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst4|b2v_inst_left|RXReg\(11),
	clrn => \KEY0~input_o\,
	sload => VCC,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(12));

-- Location: LCCOMB_X69_Y24_N26
\inst4|b2v_inst_left|RXReg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|RXReg[13]~feeder_combout\ = \inst4|b2v_inst_left|RXReg\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_left|RXReg\(12),
	combout => \inst4|b2v_inst_left|RXReg[13]~feeder_combout\);

-- Location: FF_X69_Y24_N27
\inst4|b2v_inst_left|RXReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|RXReg[13]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(13));

-- Location: FF_X69_Y24_N5
\inst4|b2v_inst_left|RXReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst4|b2v_inst_left|RXReg\(13),
	clrn => \KEY0~input_o\,
	sload => VCC,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(14));

-- Location: FF_X69_Y24_N15
\inst4|b2v_inst_left|RXReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst4|b2v_inst_left|RXReg\(14),
	clrn => \KEY0~input_o\,
	sload => VCC,
	ena => \inst4|b2v_inst_left|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|RXReg\(15));

-- Location: LCCOMB_X70_Y24_N30
\inst2|LDAC[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LDAC[15]~46_combout\ = \inst2|a_combined\(15) $ (\inst2|LDAC[14]~45\ $ (\inst4|b2v_inst_left|RXReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(15),
	datad => \inst4|b2v_inst_left|RXReg\(15),
	cin => \inst2|LDAC[14]~45\,
	combout => \inst2|LDAC[15]~46_combout\);

-- Location: FF_X70_Y24_N31
\inst2|LDAC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|LDAC[15]~46_combout\,
	ena => \inst2|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|LDAC\(15));

-- Location: DSPMULT_X71_Y24_N0
\inst5|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \inst5|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst5|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y24_N2
\inst5|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst5|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst5|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X70_Y25_N21
\inst5|LDAC_out[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_l\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X49_Y21_N14
\inst|current_panning[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning[1]~17_combout\ = \inst|current_panning\(1) $ (((!\inst|current_panning[2]~10_combout\ & (\inst|p6~3_combout\ $ (!\inst|current_panning\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|p6~3_combout\,
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(1),
	datad => \inst|current_panning[2]~10_combout\,
	combout => \inst|current_panning[1]~17_combout\);

-- Location: FF_X49_Y21_N15
\inst|current_panning[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|current_panning[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_panning\(1));

-- Location: LCCOMB_X49_Y21_N24
\inst|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan2~0_combout\ = (!\inst|current_panning\(3) & (\inst|current_panning\(2) & (\inst|current_panning\(1) & \inst|current_panning\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst|current_panning\(2),
	datac => \inst|current_panning\(1),
	datad => \inst|current_panning\(0),
	combout => \inst|LessThan2~0_combout\);

-- Location: LCCOMB_X49_Y25_N24
\inst|Selector12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector12~9_combout\ = (\inst|Selector12~8_combout\) # ((\inst|set\(3) & ((\inst|Equal30~2_combout\) # (\inst|Equal28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Selector12~8_combout\,
	datab => \inst|Equal30~2_combout\,
	datac => \inst|set\(3),
	datad => \inst|Equal28~0_combout\,
	combout => \inst|Selector12~9_combout\);

-- Location: FF_X49_Y25_N25
\inst|set[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector12~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|set\(3));

-- Location: FF_X49_Y25_N31
\inst|last_set[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|set\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|last_set\(3));

-- Location: LCCOMB_X49_Y25_N30
\inst|p6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|p6~3_combout\ = (!\inst|last_set\(3) & \inst|set\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|last_set\(3),
	datad => \inst|set\(3),
	combout => \inst|p6~3_combout\);

-- Location: LCCOMB_X49_Y25_N14
\inst|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector13~4_combout\ = (\inst|Selector13~5_combout\ & ((\inst|set\(2)) # ((\inst|Equal30~2_combout\ & \inst|scancode\(9))))) # (!\inst|Selector13~5_combout\ & (\inst|Equal30~2_combout\ & ((\inst|scancode\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Selector13~5_combout\,
	datab => \inst|Equal30~2_combout\,
	datac => \inst|set\(2),
	datad => \inst|scancode\(9),
	combout => \inst|Selector13~4_combout\);

-- Location: FF_X49_Y25_N15
\inst|set[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|Selector13~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|set\(2));

-- Location: FF_X70_Y26_N9
\inst|last_set[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst|set\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|last_set\(2));

-- Location: LCCOMB_X70_Y26_N8
\inst|p6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|p6~2_combout\ = (\inst|set\(2) & !\inst|last_set\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|set\(2),
	datac => \inst|last_set\(2),
	combout => \inst|p6~2_combout\);

-- Location: LCCOMB_X49_Y21_N2
\inst|current_panning[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning[2]~9_combout\ = ((\inst|current_panning\(3) & (!\inst|current_panning\(2) & !\inst|current_panning\(1)))) # (!\inst|p6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst|current_panning\(2),
	datac => \inst|p6~2_combout\,
	datad => \inst|current_panning\(1),
	combout => \inst|current_panning[2]~9_combout\);

-- Location: LCCOMB_X49_Y21_N12
\inst|current_panning[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning[2]~10_combout\ = ((\inst|p6~3_combout\ & (\inst|LessThan2~0_combout\)) # (!\inst|p6~3_combout\ & ((\inst|current_panning[2]~9_combout\)))) # (!\inst|current_panning[3]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning[3]~8_combout\,
	datab => \inst|LessThan2~0_combout\,
	datac => \inst|p6~3_combout\,
	datad => \inst|current_panning[2]~9_combout\,
	combout => \inst|current_panning[2]~10_combout\);

-- Location: LCCOMB_X49_Y21_N20
\inst|current_panning[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning[2]~12_combout\ = \inst|current_panning\(2) $ (((\inst|current_panning[2]~11_combout\ & !\inst|current_panning[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning[2]~11_combout\,
	datac => \inst|current_panning\(2),
	datad => \inst|current_panning[2]~10_combout\,
	combout => \inst|current_panning[2]~12_combout\);

-- Location: FF_X49_Y21_N21
\inst|current_panning[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|current_panning[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_panning\(2));

-- Location: LCCOMB_X49_Y21_N0
\inst|current_panning~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning~13_combout\ = \inst|current_panning\(0) $ ((((\inst|current_panning\(2)) # (\inst|current_panning\(1))) # (!\inst|current_panning\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst|current_panning\(2),
	datac => \inst|current_panning\(1),
	datad => \inst|current_panning\(0),
	combout => \inst|current_panning~13_combout\);

-- Location: LCCOMB_X49_Y21_N8
\inst|current_panning[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning[0]~0_combout\ = (\inst|p6~2_combout\ & ((\inst|current_panning~13_combout\))) # (!\inst|p6~2_combout\ & (\inst|current_panning\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|p6~2_combout\,
	datac => \inst|current_panning\(0),
	datad => \inst|current_panning~13_combout\,
	combout => \inst|current_panning[0]~0_combout\);

-- Location: LCCOMB_X49_Y21_N26
\inst|current_panning~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning~14_combout\ = ((!\inst|current_panning\(3) & (\inst|current_panning\(2) & \inst|current_panning\(1)))) # (!\inst|current_panning\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst|current_panning\(2),
	datac => \inst|current_panning\(1),
	datad => \inst|current_panning\(0),
	combout => \inst|current_panning~14_combout\);

-- Location: LCCOMB_X49_Y25_N4
\inst|current_panning[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning[3]~8_combout\ = (\inst|set\(1) & (\inst|last_set\(1) & ((\inst|last_set\(0)) # (!\inst|set\(0))))) # (!\inst|set\(1) & (((\inst|last_set\(0))) # (!\inst|set\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|set\(1),
	datab => \inst|set\(0),
	datac => \inst|last_set\(0),
	datad => \inst|last_set\(1),
	combout => \inst|current_panning[3]~8_combout\);

-- Location: FF_X49_Y21_N9
\inst|current_panning[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|current_panning[0]~0_combout\,
	asdata => \inst|current_panning~14_combout\,
	sload => \inst|p6~3_combout\,
	ena => \inst|current_panning[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_panning\(0));

-- Location: LCCOMB_X67_Y21_N14
\inst1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux0~0_combout\ = (!\inst|current_panning\(2) & (!\inst|current_panning\(0) & !\inst|current_panning\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datac => \inst|current_panning\(0),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux0~0_combout\);

-- Location: LCCOMB_X70_Y26_N22
\inst|current_panning~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning~15_combout\ = (!\inst|current_panning\(3) & (((\inst|last_set\(2)) # (!\inst|set\(2))) # (!\inst1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst1|Mux0~0_combout\,
	datac => \inst|set\(2),
	datad => \inst|last_set\(2),
	combout => \inst|current_panning~15_combout\);

-- Location: LCCOMB_X49_Y21_N10
\inst|current_panning~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|current_panning~16_combout\ = (!\inst|current_panning~15_combout\ & (((\inst|last_set\(3)) # (!\inst|set\(3))) # (!\inst|current_panning~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning~7_combout\,
	datab => \inst|current_panning~15_combout\,
	datac => \inst|last_set\(3),
	datad => \inst|set\(3),
	combout => \inst|current_panning~16_combout\);

-- Location: FF_X49_Y21_N11
\inst|current_panning[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst|current_panning~16_combout\,
	ena => \inst|current_panning[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_panning\(3));

-- Location: LCCOMB_X28_Y21_N26
\inst1|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|process_0~0_combout\ = (!\inst|current_panning\(3) & ((\inst|current_panning\(0)) # ((\inst|current_panning\(1)) # (\inst|current_panning\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(0),
	datab => \inst|current_panning\(3),
	datac => \inst|current_panning\(1),
	datad => \inst|current_panning\(2),
	combout => \inst1|process_0~0_combout\);

-- Location: LCCOMB_X67_Y21_N0
\inst1|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux12~0_combout\ = (\inst|current_panning\(2) & ((\inst|current_panning\(0) & (!\inst|current_panning\(3) & !\inst|current_panning\(1))) # (!\inst|current_panning\(0) & ((\inst|current_panning\(1)))))) # (!\inst|current_panning\(2) & 
-- (((\inst|current_panning\(3) & \inst|current_panning\(1))) # (!\inst|current_panning\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux12~0_combout\);

-- Location: LCCOMB_X67_Y21_N2
\inst1|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux11~0_combout\ = (\inst|current_panning\(0) & ((\inst|current_panning\(3) $ (!\inst|current_panning\(1))))) # (!\inst|current_panning\(0) & (\inst|current_panning\(2) $ (((!\inst|current_panning\(1)) # (!\inst|current_panning\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux11~0_combout\);

-- Location: LCCOMB_X67_Y21_N4
\inst1|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux10~0_combout\ = (\inst|current_panning\(2) & ((\inst|current_panning\(1) & ((\inst|current_panning\(3)))) # (!\inst|current_panning\(1) & (\inst|current_panning\(0))))) # (!\inst|current_panning\(2) & ((\inst|current_panning\(0) $ 
-- (!\inst|current_panning\(1))) # (!\inst|current_panning\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux10~0_combout\);

-- Location: LCCOMB_X67_Y21_N6
\inst1|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux9~0_combout\ = (\inst|current_panning\(1) & ((\inst|current_panning\(2) & ((\inst|current_panning\(3)))) # (!\inst|current_panning\(2) & (!\inst|current_panning\(0) & !\inst|current_panning\(3))))) # (!\inst|current_panning\(1) & 
-- (((!\inst|current_panning\(2) & !\inst|current_panning\(3))) # (!\inst|current_panning\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux9~0_combout\);

-- Location: LCCOMB_X67_Y21_N8
\inst1|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux8~0_combout\ = (!\inst|current_panning\(0) & ((\inst|current_panning\(2) $ (\inst|current_panning\(3))) # (!\inst|current_panning\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux8~0_combout\);

-- Location: LCCOMB_X67_Y21_N18
\inst1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux7~0_combout\ = (\inst|current_panning\(0) & ((\inst|current_panning\(3) $ (!\inst|current_panning\(1))))) # (!\inst|current_panning\(0) & (((\inst|current_panning\(1))) # (!\inst|current_panning\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux7~0_combout\);

-- Location: LCCOMB_X67_Y21_N12
\inst1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux6~0_combout\ = (\inst|current_panning\(0) & (\inst|current_panning\(2) $ (((\inst|current_panning\(1)))))) # (!\inst|current_panning\(0) & ((\inst|current_panning\(2) $ (\inst|current_panning\(3))) # (!\inst|current_panning\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux6~0_combout\);

-- Location: LCCOMB_X67_Y21_N30
\inst1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux5~0_combout\ = (\inst|current_panning\(2) & (((\inst|current_panning\(3)) # (!\inst|current_panning\(1))))) # (!\inst|current_panning\(2) & ((\inst|current_panning\(0) $ (!\inst|current_panning\(1))) # (!\inst|current_panning\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux5~0_combout\);

-- Location: LCCOMB_X67_Y21_N16
\inst1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux4~0_combout\ = (\inst|current_panning\(0) & (\inst|current_panning\(2) $ ((!\inst|current_panning\(3))))) # (!\inst|current_panning\(0) & ((\inst|current_panning\(2) $ (!\inst|current_panning\(3))) # (!\inst|current_panning\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux4~0_combout\);

-- Location: LCCOMB_X67_Y21_N10
\inst1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux3~0_combout\ = \inst|current_panning\(2) $ ((((!\inst|current_panning\(0) & !\inst|current_panning\(1))) # (!\inst|current_panning\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux3~0_combout\);

-- Location: LCCOMB_X67_Y21_N20
\inst1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux2~0_combout\ = (\inst|current_panning\(2) & (((\inst|current_panning\(3) & \inst|current_panning\(1))))) # (!\inst|current_panning\(2) & ((\inst|current_panning\(0) & (!\inst|current_panning\(3) & !\inst|current_panning\(1))) # 
-- (!\inst|current_panning\(0) & ((!\inst|current_panning\(1)) # (!\inst|current_panning\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux2~0_combout\);

-- Location: LCCOMB_X67_Y21_N22
\inst1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux1~0_combout\ = (\inst|current_panning\(2) & (\inst|current_panning\(0) & (\inst|current_panning\(3) & \inst|current_panning\(1)))) # (!\inst|current_panning\(2) & (!\inst|current_panning\(1) & ((!\inst|current_panning\(3)) # 
-- (!\inst|current_panning\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(2),
	datab => \inst|current_panning\(0),
	datac => \inst|current_panning\(3),
	datad => \inst|current_panning\(1),
	combout => \inst1|Mux1~0_combout\);

-- Location: DSPMULT_X71_Y22_N0
\inst1|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst1|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst1|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X70_Y25_N18
\inst1|result_l~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~2_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT29\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[15]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & 
-- (\inst5|LDAC_out[15]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|LDAC_out[15]~_Duplicate_1_q\,
	datac => \inst1|process_0~0_combout\,
	datad => \inst1|Mult0|auto_generated|mac_out2~DATAOUT29\,
	combout => \inst1|result_l~2_combout\);

-- Location: LCCOMB_X67_Y26_N28
\i_hs5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_hs5~0_combout\ = !\inst4|b2v_inst_ctrl|cntr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|b2v_inst_ctrl|cntr\(9),
	combout => \i_hs5~0_combout\);

-- Location: FF_X67_Y26_N29
i_hs5 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_hs5~0_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_hs5~q\);

-- Location: LCCOMB_X70_Y22_N0
\inst1|result_l[30]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l[30]~1_combout\ = (\KEY0~input_o\ & ((\i_hs5~q\) # (!\inst|current_panning\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \KEY0~input_o\,
	datad => \i_hs5~q\,
	combout => \inst1|result_l[30]~1_combout\);

-- Location: FF_X70_Y25_N19
\inst1|result_l[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~2_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(29));

-- Location: FF_X70_Y22_N25
\inst5|LDAC_out[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_l\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y22_N2
\inst1|result_l~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~4_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & (\inst1|Mult0|auto_generated|mac_out2~DATAOUT27\)) # (!\inst1|process_0~0_combout\ & ((\inst5|LDAC_out[13]~_Duplicate_1_q\))))) # (!\i_hs5~q\ & 
-- (((\inst5|LDAC_out[13]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst1|process_0~0_combout\,
	datac => \inst1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => \inst5|LDAC_out[13]~_Duplicate_1_q\,
	combout => \inst1|result_l~4_combout\);

-- Location: FF_X70_Y22_N3
\inst1|result_l[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~4_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(27));

-- Location: FF_X70_Y22_N15
\inst5|LDAC_out[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_l\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y22_N26
\inst1|result_l~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~5_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT26\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[12]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & 
-- (((\inst5|LDAC_out[12]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst1|process_0~0_combout\,
	datac => \inst5|LDAC_out[12]~_Duplicate_1_q\,
	datad => \inst1|Mult0|auto_generated|mac_out2~DATAOUT26\,
	combout => \inst1|result_l~5_combout\);

-- Location: FF_X70_Y22_N27
\inst1|result_l[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~5_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(26));

-- Location: LCCOMB_X70_Y25_N2
\inst5|LDAC_out[2]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|LDAC_out[2]~_Duplicate_1feeder_combout\ = \inst5|result_l\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_l\(17),
	combout => \inst5|LDAC_out[2]~_Duplicate_1feeder_combout\);

-- Location: FF_X70_Y25_N3
\inst5|LDAC_out[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|LDAC_out[2]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y25_N12
\inst1|result_l~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~15_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT16\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[2]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & (\inst5|LDAC_out[2]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|LDAC_out[2]~_Duplicate_1_q\,
	datac => \inst1|process_0~0_combout\,
	datad => \inst1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	combout => \inst1|result_l~15_combout\);

-- Location: FF_X70_Y25_N13
\inst1|result_l[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~15_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(16));

-- Location: LCCOMB_X69_Y25_N30
\inst4|b2v_inst_left|TXReg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~15_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(0))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|TXReg\(0),
	datab => \inst1|result_l\(16),
	datad => \inst4|b2v_inst_ctrl|cntr\(9),
	combout => \inst4|b2v_inst_left|TXReg~15_combout\);

-- Location: FF_X68_Y26_N11
\inst4|b2v_inst_ctrl|cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_ctrl|cntr[4]~15_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_ctrl|cntr\(4));

-- Location: FF_X68_Y26_N13
\inst4|b2v_inst_ctrl|cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_ctrl|cntr[5]~17_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_ctrl|cntr\(5));

-- Location: LCCOMB_X68_Y26_N30
\inst4|b2v_inst_ctrl|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|Equal1~1_combout\ = (!\inst4|b2v_inst_ctrl|cntr\(2) & (!\inst4|b2v_inst_ctrl|cntr\(4) & (!\inst4|b2v_inst_ctrl|cntr\(6) & !\inst4|b2v_inst_ctrl|cntr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(2),
	datab => \inst4|b2v_inst_ctrl|cntr\(4),
	datac => \inst4|b2v_inst_ctrl|cntr\(6),
	datad => \inst4|b2v_inst_ctrl|cntr\(5),
	combout => \inst4|b2v_inst_ctrl|Equal1~1_combout\);

-- Location: LCCOMB_X67_Y26_N8
\inst4|b2v_inst_ctrl|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_ctrl|Equal1~2_combout\ = (!\inst4|b2v_inst_ctrl|cntr\(7) & (\inst4|b2v_inst_ctrl|Equal1~1_combout\ & \inst4|b2v_inst_ctrl|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_ctrl|cntr\(7),
	datac => \inst4|b2v_inst_ctrl|Equal1~1_combout\,
	datad => \inst4|b2v_inst_ctrl|Equal1~0_combout\,
	combout => \inst4|b2v_inst_ctrl|Equal1~2_combout\);

-- Location: FF_X67_Y26_N9
\inst2|DAC_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_ctrl|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|DAC_en~q\);

-- Location: FF_X67_Y26_N23
i_hs6 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst2|DAC_en~q\,
	clrn => \KEY0~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_hs6~q\);

-- Location: FF_X67_Y26_N25
i_hs7 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \i_hs6~q\,
	clrn => \KEY0~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_hs7~q\);

-- Location: FF_X68_Y26_N7
\inst4|b2v_inst_ctrl|cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_ctrl|cntr[2]~11_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_ctrl|cntr\(2));

-- Location: LCCOMB_X68_Y26_N24
\inst4|b2v_inst_right|tx~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|tx~0_combout\ = (\inst4|b2v_inst_ctrl|cntr\(0) & (\inst4|b2v_inst_ctrl|cntr\(1) & (\inst4|b2v_inst_ctrl|cntr\(3) & \inst4|b2v_inst_ctrl|cntr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(0),
	datab => \inst4|b2v_inst_ctrl|cntr\(1),
	datac => \inst4|b2v_inst_ctrl|cntr\(3),
	datad => \inst4|b2v_inst_ctrl|cntr\(2),
	combout => \inst4|b2v_inst_right|tx~0_combout\);

-- Location: LCCOMB_X69_Y25_N4
\inst4|b2v_inst_left|TXReg[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg[6]~1_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst4|b2v_inst_right|tx~0_combout\))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\i_hs7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_hs7~q\,
	datac => \inst4|b2v_inst_right|tx~0_combout\,
	datad => \inst4|b2v_inst_ctrl|cntr\(9),
	combout => \inst4|b2v_inst_left|TXReg[6]~1_combout\);

-- Location: FF_X69_Y25_N31
\inst4|b2v_inst_left|TXReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~15_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(1));

-- Location: LCCOMB_X70_Y25_N28
\inst5|LDAC_out[3]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|LDAC_out[3]~_Duplicate_1feeder_combout\ = \inst5|result_l\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_l\(18),
	combout => \inst5|LDAC_out[3]~_Duplicate_1feeder_combout\);

-- Location: FF_X70_Y25_N29
\inst5|LDAC_out[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|LDAC_out[3]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[3]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y25_N26
\inst1|result_l~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~14_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT17\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[3]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & (\inst5|LDAC_out[3]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|LDAC_out[3]~_Duplicate_1_q\,
	datac => \inst1|process_0~0_combout\,
	datad => \inst1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	combout => \inst1|result_l~14_combout\);

-- Location: FF_X70_Y25_N27
\inst1|result_l[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~14_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(17));

-- Location: LCCOMB_X69_Y25_N28
\inst4|b2v_inst_left|TXReg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~14_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(1))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_left|TXReg\(1),
	datad => \inst1|result_l\(17),
	combout => \inst4|b2v_inst_left|TXReg~14_combout\);

-- Location: FF_X69_Y25_N29
\inst4|b2v_inst_left|TXReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~14_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(2));

-- Location: LCCOMB_X70_Y25_N14
\inst5|LDAC_out[4]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|LDAC_out[4]~_Duplicate_1feeder_combout\ = \inst5|result_l\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_l\(19),
	combout => \inst5|LDAC_out[4]~_Duplicate_1feeder_combout\);

-- Location: FF_X70_Y25_N15
\inst5|LDAC_out[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|LDAC_out[4]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y25_N24
\inst1|result_l~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~13_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT18\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[4]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & (\inst5|LDAC_out[4]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|LDAC_out[4]~_Duplicate_1_q\,
	datac => \inst1|process_0~0_combout\,
	datad => \inst1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	combout => \inst1|result_l~13_combout\);

-- Location: FF_X70_Y25_N25
\inst1|result_l[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~13_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(18));

-- Location: LCCOMB_X69_Y25_N18
\inst4|b2v_inst_left|TXReg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~13_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(2))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datab => \inst4|b2v_inst_left|TXReg\(2),
	datad => \inst1|result_l\(18),
	combout => \inst4|b2v_inst_left|TXReg~13_combout\);

-- Location: FF_X69_Y25_N19
\inst4|b2v_inst_left|TXReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~13_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(3));

-- Location: FF_X70_Y25_N17
\inst5|LDAC_out[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_l\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y25_N30
\inst1|result_l~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~12_combout\ = (\inst1|process_0~0_combout\ & ((\i_hs5~q\ & (\inst1|Mult0|auto_generated|mac_out2~DATAOUT19\)) # (!\i_hs5~q\ & ((\inst5|LDAC_out[5]~_Duplicate_1_q\))))) # (!\inst1|process_0~0_combout\ & 
-- (((\inst5|LDAC_out[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|process_0~0_combout\,
	datab => \inst1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datac => \i_hs5~q\,
	datad => \inst5|LDAC_out[5]~_Duplicate_1_q\,
	combout => \inst1|result_l~12_combout\);

-- Location: FF_X70_Y25_N31
\inst1|result_l[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~12_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(19));

-- Location: LCCOMB_X69_Y25_N24
\inst4|b2v_inst_left|TXReg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~12_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(3))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_left|TXReg\(3),
	datac => \inst1|result_l\(19),
	datad => \inst4|b2v_inst_ctrl|cntr\(9),
	combout => \inst4|b2v_inst_left|TXReg~12_combout\);

-- Location: FF_X69_Y25_N25
\inst4|b2v_inst_left|TXReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~12_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(4));

-- Location: FF_X70_Y22_N31
\inst5|LDAC_out[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_l\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[6]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y22_N20
\inst1|result_l~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~11_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT20\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[6]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & 
-- (((\inst5|LDAC_out[6]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst1|process_0~0_combout\,
	datac => \inst5|LDAC_out[6]~_Duplicate_1_q\,
	datad => \inst1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	combout => \inst1|result_l~11_combout\);

-- Location: FF_X70_Y22_N21
\inst1|result_l[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~11_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(20));

-- Location: LCCOMB_X69_Y25_N14
\inst4|b2v_inst_left|TXReg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~11_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(4))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_left|TXReg\(4),
	datac => \inst1|result_l\(20),
	datad => \inst4|b2v_inst_ctrl|cntr\(9),
	combout => \inst4|b2v_inst_left|TXReg~11_combout\);

-- Location: FF_X69_Y25_N15
\inst4|b2v_inst_left|TXReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~11_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(5));

-- Location: LCCOMB_X72_Y24_N0
\inst5|LDAC_out[7]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|LDAC_out[7]~_Duplicate_1feeder_combout\ = \inst5|result_l\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_l\(22),
	combout => \inst5|LDAC_out[7]~_Duplicate_1feeder_combout\);

-- Location: FF_X72_Y24_N1
\inst5|LDAC_out[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|LDAC_out[7]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y22_N10
\inst1|result_l~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~10_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT21\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[7]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & 
-- (((\inst5|LDAC_out[7]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst1|process_0~0_combout\,
	datac => \inst5|LDAC_out[7]~_Duplicate_1_q\,
	datad => \inst1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	combout => \inst1|result_l~10_combout\);

-- Location: FF_X70_Y22_N11
\inst1|result_l[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~10_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(21));

-- Location: LCCOMB_X69_Y25_N20
\inst4|b2v_inst_left|TXReg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~10_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(5))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_left|TXReg\(5),
	datad => \inst1|result_l\(21),
	combout => \inst4|b2v_inst_left|TXReg~10_combout\);

-- Location: FF_X69_Y25_N21
\inst4|b2v_inst_left|TXReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~10_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(6));

-- Location: LCCOMB_X70_Y22_N8
\inst5|LDAC_out[8]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|LDAC_out[8]~_Duplicate_1feeder_combout\ = \inst5|result_l\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_l\(23),
	combout => \inst5|LDAC_out[8]~_Duplicate_1feeder_combout\);

-- Location: FF_X70_Y22_N9
\inst5|LDAC_out[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|LDAC_out[8]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y22_N16
\inst1|result_l~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~9_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT22\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[8]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & 
-- (((\inst5|LDAC_out[8]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst1|process_0~0_combout\,
	datac => \inst5|LDAC_out[8]~_Duplicate_1_q\,
	datad => \inst1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	combout => \inst1|result_l~9_combout\);

-- Location: FF_X70_Y22_N17
\inst1|result_l[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~9_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(22));

-- Location: LCCOMB_X69_Y25_N26
\inst4|b2v_inst_left|TXReg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~9_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(6))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datab => \inst4|b2v_inst_left|TXReg\(6),
	datad => \inst1|result_l\(22),
	combout => \inst4|b2v_inst_left|TXReg~9_combout\);

-- Location: FF_X69_Y25_N27
\inst4|b2v_inst_left|TXReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~9_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(7));

-- Location: LCCOMB_X70_Y22_N18
\inst5|LDAC_out[9]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|LDAC_out[9]~_Duplicate_1feeder_combout\ = \inst5|result_l\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_l\(24),
	combout => \inst5|LDAC_out[9]~_Duplicate_1feeder_combout\);

-- Location: FF_X70_Y22_N19
\inst5|LDAC_out[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|LDAC_out[9]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y22_N22
\inst1|result_l~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~8_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & (\inst1|Mult0|auto_generated|mac_out2~DATAOUT23\)) # (!\inst1|process_0~0_combout\ & ((\inst5|LDAC_out[9]~_Duplicate_1_q\))))) # (!\i_hs5~q\ & 
-- (((\inst5|LDAC_out[9]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst1|process_0~0_combout\,
	datac => \inst1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => \inst5|LDAC_out[9]~_Duplicate_1_q\,
	combout => \inst1|result_l~8_combout\);

-- Location: FF_X70_Y22_N23
\inst1|result_l[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~8_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(23));

-- Location: LCCOMB_X69_Y25_N16
\inst4|b2v_inst_left|TXReg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~8_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(7))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_left|TXReg\(7),
	datad => \inst1|result_l\(23),
	combout => \inst4|b2v_inst_left|TXReg~8_combout\);

-- Location: FF_X69_Y25_N17
\inst4|b2v_inst_left|TXReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~8_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(8));

-- Location: LCCOMB_X70_Y22_N28
\inst5|LDAC_out[10]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|LDAC_out[10]~_Duplicate_1feeder_combout\ = \inst5|result_l\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_l\(25),
	combout => \inst5|LDAC_out[10]~_Duplicate_1feeder_combout\);

-- Location: FF_X70_Y22_N29
\inst5|LDAC_out[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|LDAC_out[10]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y22_N12
\inst1|result_l~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~7_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT24\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[10]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & 
-- (\inst5|LDAC_out[10]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|LDAC_out[10]~_Duplicate_1_q\,
	datac => \inst1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => \inst1|process_0~0_combout\,
	combout => \inst1|result_l~7_combout\);

-- Location: FF_X70_Y22_N13
\inst1|result_l[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~7_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(24));

-- Location: LCCOMB_X69_Y25_N22
\inst4|b2v_inst_left|TXReg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~7_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(8))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_left|TXReg\(8),
	datac => \inst1|result_l\(24),
	datad => \inst4|b2v_inst_ctrl|cntr\(9),
	combout => \inst4|b2v_inst_left|TXReg~7_combout\);

-- Location: FF_X69_Y25_N23
\inst4|b2v_inst_left|TXReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~7_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(9));

-- Location: LCCOMB_X70_Y25_N10
\inst5|LDAC_out[11]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|LDAC_out[11]~_Duplicate_1feeder_combout\ = \inst5|result_l\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_l\(26),
	combout => \inst5|LDAC_out[11]~_Duplicate_1feeder_combout\);

-- Location: FF_X70_Y25_N11
\inst5|LDAC_out[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|LDAC_out[11]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y25_N4
\inst1|result_l~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~6_combout\ = (\inst1|process_0~0_combout\ & ((\i_hs5~q\ & (\inst1|Mult0|auto_generated|mac_out2~DATAOUT25\)) # (!\i_hs5~q\ & ((\inst5|LDAC_out[11]~_Duplicate_1_q\))))) # (!\inst1|process_0~0_combout\ & 
-- (((\inst5|LDAC_out[11]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|process_0~0_combout\,
	datab => \inst1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datac => \i_hs5~q\,
	datad => \inst5|LDAC_out[11]~_Duplicate_1_q\,
	combout => \inst1|result_l~6_combout\);

-- Location: FF_X70_Y25_N5
\inst1|result_l[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~6_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(25));

-- Location: LCCOMB_X69_Y25_N12
\inst4|b2v_inst_left|TXReg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~6_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(9))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_left|TXReg\(9),
	datad => \inst1|result_l\(25),
	combout => \inst4|b2v_inst_left|TXReg~6_combout\);

-- Location: FF_X69_Y25_N13
\inst4|b2v_inst_left|TXReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~6_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(10));

-- Location: LCCOMB_X69_Y25_N10
\inst4|b2v_inst_left|TXReg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~5_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst4|b2v_inst_left|TXReg\(10)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst1|result_l\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datab => \inst1|result_l\(26),
	datad => \inst4|b2v_inst_left|TXReg\(10),
	combout => \inst4|b2v_inst_left|TXReg~5_combout\);

-- Location: FF_X69_Y25_N11
\inst4|b2v_inst_left|TXReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~5_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(11));

-- Location: LCCOMB_X69_Y25_N8
\inst4|b2v_inst_left|TXReg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~4_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst4|b2v_inst_left|TXReg\(11)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst1|result_l\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst1|result_l\(27),
	datad => \inst4|b2v_inst_left|TXReg\(11),
	combout => \inst4|b2v_inst_left|TXReg~4_combout\);

-- Location: FF_X69_Y25_N9
\inst4|b2v_inst_left|TXReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~4_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(12));

-- Location: LCCOMB_X70_Y25_N8
\inst5|LDAC_out[14]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|LDAC_out[14]~_Duplicate_1feeder_combout\ = \inst5|result_l\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|result_l\(29),
	combout => \inst5|LDAC_out[14]~_Duplicate_1feeder_combout\);

-- Location: FF_X70_Y25_N9
\inst5|LDAC_out[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst5|LDAC_out[14]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|LDAC_out[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y25_N6
\inst1|result_l~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~3_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT28\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[14]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & 
-- (\inst5|LDAC_out[14]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|LDAC_out[14]~_Duplicate_1_q\,
	datac => \inst1|process_0~0_combout\,
	datad => \inst1|Mult0|auto_generated|mac_out2~DATAOUT28\,
	combout => \inst1|result_l~3_combout\);

-- Location: FF_X70_Y25_N7
\inst1|result_l[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~3_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(28));

-- Location: LCCOMB_X69_Y25_N6
\inst4|b2v_inst_left|TXReg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~3_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(12))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_left|TXReg\(12),
	datad => \inst1|result_l\(28),
	combout => \inst4|b2v_inst_left|TXReg~3_combout\);

-- Location: FF_X69_Y25_N7
\inst4|b2v_inst_left|TXReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~3_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(13));

-- Location: LCCOMB_X69_Y25_N2
\inst4|b2v_inst_left|TXReg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~2_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst4|b2v_inst_left|TXReg\(13)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst1|result_l\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|cntr\(9),
	datab => \inst1|result_l\(29),
	datad => \inst4|b2v_inst_left|TXReg\(13),
	combout => \inst4|b2v_inst_left|TXReg~2_combout\);

-- Location: FF_X69_Y25_N3
\inst4|b2v_inst_left|TXReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~2_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(14));

-- Location: LCCOMB_X70_Y25_N0
\inst1|result_l~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_l~0_combout\ = (\i_hs5~q\ & ((\inst1|process_0~0_combout\ & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT30\))) # (!\inst1|process_0~0_combout\ & (\inst5|LDAC_out[15]~_Duplicate_1_q\)))) # (!\i_hs5~q\ & 
-- (\inst5|LDAC_out[15]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs5~q\,
	datab => \inst5|LDAC_out[15]~_Duplicate_1_q\,
	datac => \inst1|process_0~0_combout\,
	datad => \inst1|Mult0|auto_generated|mac_out2~DATAOUT30\,
	combout => \inst1|result_l~0_combout\);

-- Location: FF_X70_Y25_N1
\inst1|result_l[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_l~0_combout\,
	ena => \inst1|result_l[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_l\(30));

-- Location: LCCOMB_X69_Y25_N0
\inst4|b2v_inst_left|TXReg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_left|TXReg~0_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(14))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_l\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|b2v_inst_left|TXReg\(14),
	datac => \inst1|result_l\(30),
	datad => \inst4|b2v_inst_ctrl|cntr\(9),
	combout => \inst4|b2v_inst_left|TXReg~0_combout\);

-- Location: FF_X69_Y25_N1
\inst4|b2v_inst_left|TXReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_left|TXReg~0_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_left|TXReg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_left|TXReg\(15));

-- Location: LCCOMB_X70_Y27_N0
\inst2|RDAC[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[0]~16_combout\ = (\inst4|b2v_inst_right|RXReg\(0) & (\inst2|a_combined\(0) $ (VCC))) # (!\inst4|b2v_inst_right|RXReg\(0) & (\inst2|a_combined\(0) & VCC))
-- \inst2|RDAC[0]~17\ = CARRY((\inst4|b2v_inst_right|RXReg\(0) & \inst2|a_combined\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|RXReg\(0),
	datab => \inst2|a_combined\(0),
	datad => VCC,
	combout => \inst2|RDAC[0]~16_combout\,
	cout => \inst2|RDAC[0]~17\);

-- Location: LCCOMB_X67_Y26_N12
\inst2|RDAC[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[15]~18_combout\ = (\inst4|b2v_inst_ctrl|Equal1~1_combout\ & (!\inst4|b2v_inst_ctrl|cntr\(7) & (\inst4|b2v_inst_ctrl|cntr\(9) & \inst4|b2v_inst_ctrl|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_ctrl|Equal1~1_combout\,
	datab => \inst4|b2v_inst_ctrl|cntr\(7),
	datac => \inst4|b2v_inst_ctrl|cntr\(9),
	datad => \inst4|b2v_inst_ctrl|Equal1~0_combout\,
	combout => \inst2|RDAC[15]~18_combout\);

-- Location: FF_X70_Y27_N1
\inst2|RDAC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[0]~16_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(0));

-- Location: LCCOMB_X70_Y27_N2
\inst2|RDAC[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[1]~19_combout\ = (\inst4|b2v_inst_right|RXReg\(1) & ((\inst2|a_combined\(1) & (\inst2|RDAC[0]~17\ & VCC)) # (!\inst2|a_combined\(1) & (!\inst2|RDAC[0]~17\)))) # (!\inst4|b2v_inst_right|RXReg\(1) & ((\inst2|a_combined\(1) & 
-- (!\inst2|RDAC[0]~17\)) # (!\inst2|a_combined\(1) & ((\inst2|RDAC[0]~17\) # (GND)))))
-- \inst2|RDAC[1]~20\ = CARRY((\inst4|b2v_inst_right|RXReg\(1) & (!\inst2|a_combined\(1) & !\inst2|RDAC[0]~17\)) # (!\inst4|b2v_inst_right|RXReg\(1) & ((!\inst2|RDAC[0]~17\) # (!\inst2|a_combined\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|RXReg\(1),
	datab => \inst2|a_combined\(1),
	datad => VCC,
	cin => \inst2|RDAC[0]~17\,
	combout => \inst2|RDAC[1]~19_combout\,
	cout => \inst2|RDAC[1]~20\);

-- Location: FF_X70_Y27_N3
\inst2|RDAC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[1]~19_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(1));

-- Location: LCCOMB_X70_Y27_N4
\inst2|RDAC[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[2]~21_combout\ = ((\inst4|b2v_inst_right|RXReg\(2) $ (\inst2|a_combined\(2) $ (!\inst2|RDAC[1]~20\)))) # (GND)
-- \inst2|RDAC[2]~22\ = CARRY((\inst4|b2v_inst_right|RXReg\(2) & ((\inst2|a_combined\(2)) # (!\inst2|RDAC[1]~20\))) # (!\inst4|b2v_inst_right|RXReg\(2) & (\inst2|a_combined\(2) & !\inst2|RDAC[1]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|RXReg\(2),
	datab => \inst2|a_combined\(2),
	datad => VCC,
	cin => \inst2|RDAC[1]~20\,
	combout => \inst2|RDAC[2]~21_combout\,
	cout => \inst2|RDAC[2]~22\);

-- Location: FF_X70_Y27_N5
\inst2|RDAC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[2]~21_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(2));

-- Location: LCCOMB_X69_Y27_N16
\inst4|b2v_inst_right|RXReg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[0]~feeder_combout\ = \adcdat~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adcdat~input_o\,
	combout => \inst4|b2v_inst_right|RXReg[0]~feeder_combout\);

-- Location: LCCOMB_X68_Y26_N28
\inst4|b2v_inst_right|RXReg[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[15]~0_combout\ = (\inst4|b2v_inst_right|tx~1_combout\ & (!\inst4|b2v_inst_ctrl|cntr\(9) & (!\inst4|b2v_inst_ctrl|cntr\(3) & !\inst4|b2v_inst_ctrl|cntr\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|tx~1_combout\,
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datac => \inst4|b2v_inst_ctrl|cntr\(3),
	datad => \inst4|b2v_inst_ctrl|cntr\(8),
	combout => \inst4|b2v_inst_right|RXReg[15]~0_combout\);

-- Location: FF_X69_Y27_N17
\inst4|b2v_inst_right|RXReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|RXReg[0]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(0));

-- Location: LCCOMB_X69_Y27_N2
\inst4|b2v_inst_right|RXReg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[1]~feeder_combout\ = \inst4|b2v_inst_right|RXReg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_right|RXReg\(0),
	combout => \inst4|b2v_inst_right|RXReg[1]~feeder_combout\);

-- Location: FF_X69_Y27_N3
\inst4|b2v_inst_right|RXReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|RXReg[1]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(1));

-- Location: LCCOMB_X69_Y27_N12
\inst4|b2v_inst_right|RXReg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[2]~feeder_combout\ = \inst4|b2v_inst_right|RXReg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_right|RXReg\(1),
	combout => \inst4|b2v_inst_right|RXReg[2]~feeder_combout\);

-- Location: FF_X69_Y27_N13
\inst4|b2v_inst_right|RXReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|RXReg[2]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(2));

-- Location: LCCOMB_X69_Y27_N6
\inst4|b2v_inst_right|RXReg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[3]~feeder_combout\ = \inst4|b2v_inst_right|RXReg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_right|RXReg\(2),
	combout => \inst4|b2v_inst_right|RXReg[3]~feeder_combout\);

-- Location: FF_X69_Y27_N7
\inst4|b2v_inst_right|RXReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|RXReg[3]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(3));

-- Location: LCCOMB_X70_Y27_N6
\inst2|RDAC[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[3]~23_combout\ = (\inst2|a_combined\(3) & ((\inst4|b2v_inst_right|RXReg\(3) & (\inst2|RDAC[2]~22\ & VCC)) # (!\inst4|b2v_inst_right|RXReg\(3) & (!\inst2|RDAC[2]~22\)))) # (!\inst2|a_combined\(3) & ((\inst4|b2v_inst_right|RXReg\(3) & 
-- (!\inst2|RDAC[2]~22\)) # (!\inst4|b2v_inst_right|RXReg\(3) & ((\inst2|RDAC[2]~22\) # (GND)))))
-- \inst2|RDAC[3]~24\ = CARRY((\inst2|a_combined\(3) & (!\inst4|b2v_inst_right|RXReg\(3) & !\inst2|RDAC[2]~22\)) # (!\inst2|a_combined\(3) & ((!\inst2|RDAC[2]~22\) # (!\inst4|b2v_inst_right|RXReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(3),
	datab => \inst4|b2v_inst_right|RXReg\(3),
	datad => VCC,
	cin => \inst2|RDAC[2]~22\,
	combout => \inst2|RDAC[3]~23_combout\,
	cout => \inst2|RDAC[3]~24\);

-- Location: FF_X70_Y27_N7
\inst2|RDAC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[3]~23_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(3));

-- Location: LCCOMB_X69_Y27_N24
\inst4|b2v_inst_right|RXReg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[4]~feeder_combout\ = \inst4|b2v_inst_right|RXReg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_right|RXReg\(3),
	combout => \inst4|b2v_inst_right|RXReg[4]~feeder_combout\);

-- Location: FF_X69_Y27_N25
\inst4|b2v_inst_right|RXReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|RXReg[4]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(4));

-- Location: LCCOMB_X70_Y27_N8
\inst2|RDAC[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[4]~25_combout\ = ((\inst2|a_combined\(4) $ (\inst4|b2v_inst_right|RXReg\(4) $ (!\inst2|RDAC[3]~24\)))) # (GND)
-- \inst2|RDAC[4]~26\ = CARRY((\inst2|a_combined\(4) & ((\inst4|b2v_inst_right|RXReg\(4)) # (!\inst2|RDAC[3]~24\))) # (!\inst2|a_combined\(4) & (\inst4|b2v_inst_right|RXReg\(4) & !\inst2|RDAC[3]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(4),
	datab => \inst4|b2v_inst_right|RXReg\(4),
	datad => VCC,
	cin => \inst2|RDAC[3]~24\,
	combout => \inst2|RDAC[4]~25_combout\,
	cout => \inst2|RDAC[4]~26\);

-- Location: FF_X70_Y27_N9
\inst2|RDAC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[4]~25_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(4));

-- Location: LCCOMB_X70_Y27_N10
\inst2|RDAC[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[5]~27_combout\ = (\inst4|b2v_inst_right|RXReg\(5) & ((\inst2|a_combined\(5) & (\inst2|RDAC[4]~26\ & VCC)) # (!\inst2|a_combined\(5) & (!\inst2|RDAC[4]~26\)))) # (!\inst4|b2v_inst_right|RXReg\(5) & ((\inst2|a_combined\(5) & 
-- (!\inst2|RDAC[4]~26\)) # (!\inst2|a_combined\(5) & ((\inst2|RDAC[4]~26\) # (GND)))))
-- \inst2|RDAC[5]~28\ = CARRY((\inst4|b2v_inst_right|RXReg\(5) & (!\inst2|a_combined\(5) & !\inst2|RDAC[4]~26\)) # (!\inst4|b2v_inst_right|RXReg\(5) & ((!\inst2|RDAC[4]~26\) # (!\inst2|a_combined\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|RXReg\(5),
	datab => \inst2|a_combined\(5),
	datad => VCC,
	cin => \inst2|RDAC[4]~26\,
	combout => \inst2|RDAC[5]~27_combout\,
	cout => \inst2|RDAC[5]~28\);

-- Location: FF_X70_Y27_N11
\inst2|RDAC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[5]~27_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(5));

-- Location: LCCOMB_X69_Y27_N10
\inst4|b2v_inst_right|RXReg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[5]~feeder_combout\ = \inst4|b2v_inst_right|RXReg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_right|RXReg\(4),
	combout => \inst4|b2v_inst_right|RXReg[5]~feeder_combout\);

-- Location: FF_X69_Y27_N11
\inst4|b2v_inst_right|RXReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|RXReg[5]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(5));

-- Location: LCCOMB_X69_Y27_N20
\inst4|b2v_inst_right|RXReg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[6]~feeder_combout\ = \inst4|b2v_inst_right|RXReg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_right|RXReg\(5),
	combout => \inst4|b2v_inst_right|RXReg[6]~feeder_combout\);

-- Location: FF_X69_Y27_N21
\inst4|b2v_inst_right|RXReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|RXReg[6]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(6));

-- Location: LCCOMB_X70_Y27_N12
\inst2|RDAC[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[6]~29_combout\ = ((\inst2|a_combined\(6) $ (\inst4|b2v_inst_right|RXReg\(6) $ (!\inst2|RDAC[5]~28\)))) # (GND)
-- \inst2|RDAC[6]~30\ = CARRY((\inst2|a_combined\(6) & ((\inst4|b2v_inst_right|RXReg\(6)) # (!\inst2|RDAC[5]~28\))) # (!\inst2|a_combined\(6) & (\inst4|b2v_inst_right|RXReg\(6) & !\inst2|RDAC[5]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(6),
	datab => \inst4|b2v_inst_right|RXReg\(6),
	datad => VCC,
	cin => \inst2|RDAC[5]~28\,
	combout => \inst2|RDAC[6]~29_combout\,
	cout => \inst2|RDAC[6]~30\);

-- Location: FF_X70_Y27_N13
\inst2|RDAC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[6]~29_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(6));

-- Location: FF_X55_Y27_N15
\inst2|a_combined[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(7));

-- Location: LCCOMB_X70_Y27_N14
\inst2|RDAC[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[7]~31_combout\ = (\inst4|b2v_inst_right|RXReg\(7) & ((\inst2|a_combined\(7) & (\inst2|RDAC[6]~30\ & VCC)) # (!\inst2|a_combined\(7) & (!\inst2|RDAC[6]~30\)))) # (!\inst4|b2v_inst_right|RXReg\(7) & ((\inst2|a_combined\(7) & 
-- (!\inst2|RDAC[6]~30\)) # (!\inst2|a_combined\(7) & ((\inst2|RDAC[6]~30\) # (GND)))))
-- \inst2|RDAC[7]~32\ = CARRY((\inst4|b2v_inst_right|RXReg\(7) & (!\inst2|a_combined\(7) & !\inst2|RDAC[6]~30\)) # (!\inst4|b2v_inst_right|RXReg\(7) & ((!\inst2|RDAC[6]~30\) # (!\inst2|a_combined\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|RXReg\(7),
	datab => \inst2|a_combined\(7),
	datad => VCC,
	cin => \inst2|RDAC[6]~30\,
	combout => \inst2|RDAC[7]~31_combout\,
	cout => \inst2|RDAC[7]~32\);

-- Location: FF_X70_Y27_N15
\inst2|RDAC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[7]~31_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(7));

-- Location: FF_X55_Y27_N17
\inst2|a_combined[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(8));

-- Location: LCCOMB_X70_Y27_N16
\inst2|RDAC[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[8]~33_combout\ = ((\inst4|b2v_inst_right|RXReg\(8) $ (\inst2|a_combined\(8) $ (!\inst2|RDAC[7]~32\)))) # (GND)
-- \inst2|RDAC[8]~34\ = CARRY((\inst4|b2v_inst_right|RXReg\(8) & ((\inst2|a_combined\(8)) # (!\inst2|RDAC[7]~32\))) # (!\inst4|b2v_inst_right|RXReg\(8) & (\inst2|a_combined\(8) & !\inst2|RDAC[7]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|RXReg\(8),
	datab => \inst2|a_combined\(8),
	datad => VCC,
	cin => \inst2|RDAC[7]~32\,
	combout => \inst2|RDAC[8]~33_combout\,
	cout => \inst2|RDAC[8]~34\);

-- Location: FF_X70_Y27_N17
\inst2|RDAC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[8]~33_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(8));

-- Location: LCCOMB_X69_Y27_N22
\inst4|b2v_inst_right|RXReg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[7]~feeder_combout\ = \inst4|b2v_inst_right|RXReg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_right|RXReg\(6),
	combout => \inst4|b2v_inst_right|RXReg[7]~feeder_combout\);

-- Location: FF_X69_Y27_N23
\inst4|b2v_inst_right|RXReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|RXReg[7]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(7));

-- Location: FF_X69_Y27_N1
\inst4|b2v_inst_right|RXReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst4|b2v_inst_right|RXReg\(7),
	clrn => \KEY0~input_o\,
	sload => VCC,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(8));

-- Location: LCCOMB_X69_Y27_N18
\inst4|b2v_inst_right|RXReg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[9]~feeder_combout\ = \inst4|b2v_inst_right|RXReg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_right|RXReg\(8),
	combout => \inst4|b2v_inst_right|RXReg[9]~feeder_combout\);

-- Location: FF_X69_Y27_N19
\inst4|b2v_inst_right|RXReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|RXReg[9]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(9));

-- Location: LCCOMB_X70_Y27_N18
\inst2|RDAC[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[9]~35_combout\ = (\inst2|a_combined\(9) & ((\inst4|b2v_inst_right|RXReg\(9) & (\inst2|RDAC[8]~34\ & VCC)) # (!\inst4|b2v_inst_right|RXReg\(9) & (!\inst2|RDAC[8]~34\)))) # (!\inst2|a_combined\(9) & ((\inst4|b2v_inst_right|RXReg\(9) & 
-- (!\inst2|RDAC[8]~34\)) # (!\inst4|b2v_inst_right|RXReg\(9) & ((\inst2|RDAC[8]~34\) # (GND)))))
-- \inst2|RDAC[9]~36\ = CARRY((\inst2|a_combined\(9) & (!\inst4|b2v_inst_right|RXReg\(9) & !\inst2|RDAC[8]~34\)) # (!\inst2|a_combined\(9) & ((!\inst2|RDAC[8]~34\) # (!\inst4|b2v_inst_right|RXReg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(9),
	datab => \inst4|b2v_inst_right|RXReg\(9),
	datad => VCC,
	cin => \inst2|RDAC[8]~34\,
	combout => \inst2|RDAC[9]~35_combout\,
	cout => \inst2|RDAC[9]~36\);

-- Location: FF_X70_Y27_N19
\inst2|RDAC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[9]~35_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(9));

-- Location: LCCOMB_X69_Y27_N4
\inst4|b2v_inst_right|RXReg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[10]~feeder_combout\ = \inst4|b2v_inst_right|RXReg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_right|RXReg\(9),
	combout => \inst4|b2v_inst_right|RXReg[10]~feeder_combout\);

-- Location: FF_X69_Y27_N5
\inst4|b2v_inst_right|RXReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|RXReg[10]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(10));

-- Location: LCCOMB_X70_Y27_N20
\inst2|RDAC[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[10]~37_combout\ = ((\inst2|a_combined\(10) $ (\inst4|b2v_inst_right|RXReg\(10) $ (!\inst2|RDAC[9]~36\)))) # (GND)
-- \inst2|RDAC[10]~38\ = CARRY((\inst2|a_combined\(10) & ((\inst4|b2v_inst_right|RXReg\(10)) # (!\inst2|RDAC[9]~36\))) # (!\inst2|a_combined\(10) & (\inst4|b2v_inst_right|RXReg\(10) & !\inst2|RDAC[9]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(10),
	datab => \inst4|b2v_inst_right|RXReg\(10),
	datad => VCC,
	cin => \inst2|RDAC[9]~36\,
	combout => \inst2|RDAC[10]~37_combout\,
	cout => \inst2|RDAC[10]~38\);

-- Location: FF_X70_Y27_N21
\inst2|RDAC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[10]~37_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(10));

-- Location: FF_X69_Y27_N31
\inst4|b2v_inst_right|RXReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst4|b2v_inst_right|RXReg\(10),
	clrn => \KEY0~input_o\,
	sload => VCC,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(11));

-- Location: LCCOMB_X70_Y27_N22
\inst2|RDAC[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[11]~39_combout\ = (\inst2|a_combined\(11) & ((\inst4|b2v_inst_right|RXReg\(11) & (\inst2|RDAC[10]~38\ & VCC)) # (!\inst4|b2v_inst_right|RXReg\(11) & (!\inst2|RDAC[10]~38\)))) # (!\inst2|a_combined\(11) & ((\inst4|b2v_inst_right|RXReg\(11) & 
-- (!\inst2|RDAC[10]~38\)) # (!\inst4|b2v_inst_right|RXReg\(11) & ((\inst2|RDAC[10]~38\) # (GND)))))
-- \inst2|RDAC[11]~40\ = CARRY((\inst2|a_combined\(11) & (!\inst4|b2v_inst_right|RXReg\(11) & !\inst2|RDAC[10]~38\)) # (!\inst2|a_combined\(11) & ((!\inst2|RDAC[10]~38\) # (!\inst4|b2v_inst_right|RXReg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(11),
	datab => \inst4|b2v_inst_right|RXReg\(11),
	datad => VCC,
	cin => \inst2|RDAC[10]~38\,
	combout => \inst2|RDAC[11]~39_combout\,
	cout => \inst2|RDAC[11]~40\);

-- Location: FF_X70_Y27_N23
\inst2|RDAC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[11]~39_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(11));

-- Location: LCCOMB_X70_Y27_N24
\inst2|RDAC[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[12]~41_combout\ = ((\inst4|b2v_inst_right|RXReg\(12) $ (\inst2|a_combined\(12) $ (!\inst2|RDAC[11]~40\)))) # (GND)
-- \inst2|RDAC[12]~42\ = CARRY((\inst4|b2v_inst_right|RXReg\(12) & ((\inst2|a_combined\(12)) # (!\inst2|RDAC[11]~40\))) # (!\inst4|b2v_inst_right|RXReg\(12) & (\inst2|a_combined\(12) & !\inst2|RDAC[11]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|RXReg\(12),
	datab => \inst2|a_combined\(12),
	datad => VCC,
	cin => \inst2|RDAC[11]~40\,
	combout => \inst2|RDAC[12]~41_combout\,
	cout => \inst2|RDAC[12]~42\);

-- Location: FF_X70_Y27_N25
\inst2|RDAC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[12]~41_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(12));

-- Location: LCCOMB_X70_Y27_N26
\inst2|RDAC[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[13]~43_combout\ = (\inst4|b2v_inst_right|RXReg\(13) & ((\inst2|a_combined\(13) & (\inst2|RDAC[12]~42\ & VCC)) # (!\inst2|a_combined\(13) & (!\inst2|RDAC[12]~42\)))) # (!\inst4|b2v_inst_right|RXReg\(13) & ((\inst2|a_combined\(13) & 
-- (!\inst2|RDAC[12]~42\)) # (!\inst2|a_combined\(13) & ((\inst2|RDAC[12]~42\) # (GND)))))
-- \inst2|RDAC[13]~44\ = CARRY((\inst4|b2v_inst_right|RXReg\(13) & (!\inst2|a_combined\(13) & !\inst2|RDAC[12]~42\)) # (!\inst4|b2v_inst_right|RXReg\(13) & ((!\inst2|RDAC[12]~42\) # (!\inst2|a_combined\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|RXReg\(13),
	datab => \inst2|a_combined\(13),
	datad => VCC,
	cin => \inst2|RDAC[12]~42\,
	combout => \inst2|RDAC[13]~43_combout\,
	cout => \inst2|RDAC[13]~44\);

-- Location: FF_X70_Y27_N27
\inst2|RDAC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[13]~43_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(13));

-- Location: FF_X69_Y27_N9
\inst4|b2v_inst_right|RXReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst4|b2v_inst_right|RXReg\(11),
	clrn => \KEY0~input_o\,
	sload => VCC,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(12));

-- Location: FF_X69_Y27_N27
\inst4|b2v_inst_right|RXReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst4|b2v_inst_right|RXReg\(12),
	clrn => \KEY0~input_o\,
	sload => VCC,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(13));

-- Location: FF_X69_Y27_N29
\inst4|b2v_inst_right|RXReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst4|b2v_inst_right|RXReg\(13),
	clrn => \KEY0~input_o\,
	sload => VCC,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(14));

-- Location: LCCOMB_X70_Y27_N28
\inst2|RDAC[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[14]~45_combout\ = ((\inst2|a_combined\(14) $ (\inst4|b2v_inst_right|RXReg\(14) $ (!\inst2|RDAC[13]~44\)))) # (GND)
-- \inst2|RDAC[14]~46\ = CARRY((\inst2|a_combined\(14) & ((\inst4|b2v_inst_right|RXReg\(14)) # (!\inst2|RDAC[13]~44\))) # (!\inst2|a_combined\(14) & (\inst4|b2v_inst_right|RXReg\(14) & !\inst2|RDAC[13]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|a_combined\(14),
	datab => \inst4|b2v_inst_right|RXReg\(14),
	datad => VCC,
	cin => \inst2|RDAC[13]~44\,
	combout => \inst2|RDAC[14]~45_combout\,
	cout => \inst2|RDAC[14]~46\);

-- Location: FF_X70_Y27_N29
\inst2|RDAC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[14]~45_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(14));

-- Location: LCCOMB_X52_Y28_N28
\inst2|psac_d|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~26_combout\ = (\inst2|psac_d|Res_2\(14) & ((\inst2|psac_d|Add1~25\) # (GND))) # (!\inst2|psac_d|Res_2\(14) & (!\inst2|psac_d|Add1~25\))
-- \inst2|psac_d|Add1~27\ = CARRY((\inst2|psac_d|Res_2\(14)) # (!\inst2|psac_d|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|Res_2\(14),
	datad => VCC,
	cin => \inst2|psac_d|Add1~25\,
	combout => \inst2|psac_d|Add1~26_combout\,
	cout => \inst2|psac_d|Add1~27\);

-- Location: LCCOMB_X52_Y28_N30
\inst2|psac_d|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Add1~28_combout\ = \inst2|psac_d|Add1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_d|Add1~27\,
	combout => \inst2|psac_d|Add1~28_combout\);

-- Location: LCCOMB_X53_Y28_N14
\inst2|D_DS~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~11_combout\ = (\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Add1~28_combout\ & \inst|MIDI\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|inv_res_2~q\,
	datab => \inst2|psac_d|Add1~28_combout\,
	datac => \inst|MIDI\(2),
	combout => \inst2|D_DS~11_combout\);

-- Location: LCCOMB_X63_Y24_N30
\inst2|psac_d_sharp|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~39_combout\ = \inst2|psac_d_sharp|Add1~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|psac_d_sharp|Add1~37\,
	combout => \inst2|psac_d_sharp|Add1~39_combout\);

-- Location: LCCOMB_X62_Y24_N12
\inst2|psac_d_sharp|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d_sharp|Add1~41_combout\ = (\inst2|psac_d_sharp|Add1~39_combout\ & \inst2|psac_d_sharp|inv_res_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|psac_d_sharp|Add1~39_combout\,
	datad => \inst2|psac_d_sharp|inv_res_2~q\,
	combout => \inst2|psac_d_sharp|Add1~41_combout\);

-- Location: LCCOMB_X50_Y28_N30
\inst2|psac_d|Res_2[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|psac_d|Res_2[14]~43_combout\ = \inst2|psac_d|Res_2[13]~42\ $ (!\inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|psac_d|Mux1_rtl_0|auto_generated|ram_block1a23\,
	cin => \inst2|psac_d|Res_2[13]~42\,
	combout => \inst2|psac_d|Res_2[14]~43_combout\);

-- Location: FF_X50_Y28_N31
\inst2|psac_d|Res_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|psac_d|Res_2[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|psac_d|Res_2\(14));

-- Location: LCCOMB_X55_Y28_N10
\inst2|D_DS~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|D_DS~10_combout\ = (\inst|MIDI\(2) & ((\inst2|psac_d|inv_res_2~q\ & ((\inst2|psac_d|Add1~26_combout\))) # (!\inst2|psac_d|inv_res_2~q\ & (\inst2|psac_d|Res_2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|psac_d|inv_res_2~q\,
	datab => \inst2|psac_d|Res_2\(14),
	datac => \inst|MIDI\(2),
	datad => \inst2|psac_d|Add1~26_combout\,
	combout => \inst2|D_DS~10_combout\);

-- Location: LCCOMB_X54_Y28_N28
\inst2|Add13~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~36_combout\ = \inst2|D_DS~11_combout\ $ (\inst2|Add13~34\ $ (!\inst2|psac_d_sharp|Add1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|D_DS~11_combout\,
	datad => \inst2|psac_d_sharp|Add1~41_combout\,
	cin => \inst2|Add13~34\,
	combout => \inst2|Add13~36_combout\);

-- Location: LCCOMB_X53_Y28_N18
\inst2|Add13~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Add13~38_combout\ = (\inst|MIDI\(3) & ((\inst2|Add13~36_combout\))) # (!\inst|MIDI\(3) & (\inst2|D_DS~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|MIDI\(3),
	datac => \inst2|D_DS~11_combout\,
	datad => \inst2|Add13~36_combout\,
	combout => \inst2|Add13~38_combout\);

-- Location: LCCOMB_X53_Y30_N28
\inst2|S_S3[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S3[13]~40_combout\ = \inst2|Add12~38_combout\ $ (\inst2|Add13~38_combout\ $ (\inst2|S_S3[12]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add12~38_combout\,
	datab => \inst2|Add13~38_combout\,
	cin => \inst2|S_S3[12]~39\,
	combout => \inst2|S_S3[13]~40_combout\);

-- Location: FF_X53_Y30_N29
\inst2|S_S3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S3[13]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S3\(13));

-- Location: LCCOMB_X55_Y30_N26
\inst2|S_S4[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S4[13]~40_combout\ = \inst2|Add14~38_combout\ $ (\inst2|Add15~38_combout\ $ (\inst2|S_S4[12]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add14~38_combout\,
	datab => \inst2|Add15~38_combout\,
	cin => \inst2|S_S4[12]~39\,
	combout => \inst2|S_S4[13]~40_combout\);

-- Location: FF_X55_Y30_N27
\inst2|S_S4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S4[13]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S4\(13));

-- Location: LCCOMB_X54_Y30_N30
\inst2|S_S1[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|S_S1[14]~43_combout\ = \inst2|S_S3\(13) $ (\inst2|S_S1[13]~42\ $ (!\inst2|S_S4\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_S3\(13),
	datad => \inst2|S_S4\(13),
	cin => \inst2|S_S1[13]~42\,
	combout => \inst2|S_S1[14]~43_combout\);

-- Location: FF_X54_Y30_N31
\inst2|S_S1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|S_S1[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|S_S1\(14));

-- Location: LCCOMB_X55_Y27_N30
\inst2|a_combined[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|a_combined[15]~46_combout\ = \inst2|S_S1\(14) $ (\inst2|a_combined[14]~45\ $ (\inst2|S_S2\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|S_S1\(14),
	datad => \inst2|S_S2\(13),
	cin => \inst2|a_combined[14]~45\,
	combout => \inst2|a_combined[15]~46_combout\);

-- Location: FF_X55_Y27_N31
\inst2|a_combined[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|a_combined[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|a_combined\(15));

-- Location: LCCOMB_X69_Y27_N14
\inst4|b2v_inst_right|RXReg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|RXReg[15]~feeder_combout\ = \inst4|b2v_inst_right|RXReg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|b2v_inst_right|RXReg\(14),
	combout => \inst4|b2v_inst_right|RXReg[15]~feeder_combout\);

-- Location: FF_X69_Y27_N15
\inst4|b2v_inst_right|RXReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|RXReg[15]~feeder_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|RXReg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|RXReg\(15));

-- Location: LCCOMB_X70_Y27_N30
\inst2|RDAC[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|RDAC[15]~47_combout\ = \inst2|a_combined\(15) $ (\inst2|RDAC[14]~46\ $ (\inst4|b2v_inst_right|RXReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|a_combined\(15),
	datad => \inst4|b2v_inst_right|RXReg\(15),
	cin => \inst2|RDAC[14]~46\,
	combout => \inst2|RDAC[15]~47_combout\);

-- Location: FF_X70_Y27_N31
\inst2|RDAC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst2|RDAC[15]~47_combout\,
	ena => \inst2|RDAC[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|RDAC\(15));

-- Location: DSPMULT_X71_Y27_N0
\inst5|Mult1|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \inst5|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst5|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y27_N2
\inst5|Mult1|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst5|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst5|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPMULT_X71_Y26_N0
\inst1|Mult1|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \fpga_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \inst1|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst1|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: FF_X72_Y26_N27
\inst5|RDAC_out[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	asdata => \inst5|result_r\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|RDAC_out[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X72_Y26_N24
\inst1|result_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r~0_combout\ = (\inst|current_panning\(3) & ((\i_hs5~q\ & ((\inst5|RDAC_out[15]~_Duplicate_1_q\))) # (!\i_hs5~q\ & (\inst1|Mult1|auto_generated|mac_out2~DATAOUT30\)))) # (!\inst|current_panning\(3) & 
-- (((\inst5|RDAC_out[15]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst1|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datac => \inst5|RDAC_out[15]~_Duplicate_1_q\,
	datad => \i_hs5~q\,
	combout => \inst1|result_r~0_combout\);

-- Location: LCCOMB_X49_Y21_N16
\inst3|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add2~0_combout\ = (\inst|current_panning\(1)) # ((\inst|current_panning\(0)) # (\inst|current_panning\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|current_panning\(1),
	datac => \inst|current_panning\(0),
	datad => \inst|current_panning\(2),
	combout => \inst3|Add2~0_combout\);

-- Location: LCCOMB_X72_Y26_N4
\inst1|result_r[30]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|result_r[30]~1_combout\ = (\KEY0~input_o\ & ((\inst|current_panning\(3)) # ((!\i_hs5~q\) # (!\inst3|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \KEY0~input_o\,
	datac => \inst3|Add2~0_combout\,
	datad => \i_hs5~q\,
	combout => \inst1|result_r[30]~1_combout\);

-- Location: FF_X72_Y26_N25
\inst1|result_r[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst1|result_r~0_combout\,
	ena => \inst1|result_r[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|result_r\(30));

-- Location: LCCOMB_X69_Y26_N0
\inst4|b2v_inst_right|TXReg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg~0_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst1|result_r\(30)))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_right|TXReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_right|TXReg\(14),
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datad => \inst1|result_r\(30),
	combout => \inst4|b2v_inst_right|TXReg~0_combout\);

-- Location: LCCOMB_X67_Y26_N10
\inst4|b2v_inst_right|TXReg[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst_right|TXReg[15]~1_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\i_hs7~q\)) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst4|b2v_inst_right|tx~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_hs7~q\,
	datac => \inst4|b2v_inst_ctrl|cntr\(9),
	datad => \inst4|b2v_inst_right|tx~0_combout\,
	combout => \inst4|b2v_inst_right|TXReg[15]~1_combout\);

-- Location: FF_X69_Y26_N1
\inst4|b2v_inst_right|TXReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \inst4|b2v_inst_right|TXReg~0_combout\,
	clrn => \KEY0~input_o\,
	ena => \inst4|b2v_inst_right|TXReg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|b2v_inst_right|TXReg\(15));

-- Location: LCCOMB_X69_Y26_N26
\inst4|b2v_inst1|dacdatout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|b2v_inst1|dacdatout~0_combout\ = (\inst4|b2v_inst_ctrl|cntr\(9) & (\inst4|b2v_inst_left|TXReg\(15))) # (!\inst4|b2v_inst_ctrl|cntr\(9) & ((\inst4|b2v_inst_right|TXReg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|b2v_inst_left|TXReg\(15),
	datab => \inst4|b2v_inst_ctrl|cntr\(9),
	datad => \inst4|b2v_inst_right|TXReg\(15),
	combout => \inst4|b2v_inst1|dacdatout~0_combout\);

-- Location: LCCOMB_X24_Y19_N4
\iRAMcontrol|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add0~0_combout\ = (\i_linecounter|vcnti\(0) & (\i_linecounter|vcnti\(2) $ (VCC))) # (!\i_linecounter|vcnti\(0) & (\i_linecounter|vcnti\(2) & VCC))
-- \iRAMcontrol|Add0~1\ = CARRY((\i_linecounter|vcnti\(0) & \i_linecounter|vcnti\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(0),
	datab => \i_linecounter|vcnti\(2),
	datad => VCC,
	combout => \iRAMcontrol|Add0~0_combout\,
	cout => \iRAMcontrol|Add0~1\);

-- Location: LCCOMB_X24_Y19_N6
\iRAMcontrol|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add0~2_combout\ = (\i_linecounter|vcnti\(3) & ((\i_linecounter|vcnti\(1) & (\iRAMcontrol|Add0~1\ & VCC)) # (!\i_linecounter|vcnti\(1) & (!\iRAMcontrol|Add0~1\)))) # (!\i_linecounter|vcnti\(3) & ((\i_linecounter|vcnti\(1) & 
-- (!\iRAMcontrol|Add0~1\)) # (!\i_linecounter|vcnti\(1) & ((\iRAMcontrol|Add0~1\) # (GND)))))
-- \iRAMcontrol|Add0~3\ = CARRY((\i_linecounter|vcnti\(3) & (!\i_linecounter|vcnti\(1) & !\iRAMcontrol|Add0~1\)) # (!\i_linecounter|vcnti\(3) & ((!\iRAMcontrol|Add0~1\) # (!\i_linecounter|vcnti\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(3),
	datab => \i_linecounter|vcnti\(1),
	datad => VCC,
	cin => \iRAMcontrol|Add0~1\,
	combout => \iRAMcontrol|Add0~2_combout\,
	cout => \iRAMcontrol|Add0~3\);

-- Location: LCCOMB_X24_Y19_N8
\iRAMcontrol|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add0~4_combout\ = ((\i_linecounter|vcnti\(2) $ (\i_linecounter|vcnti\(4) $ (!\iRAMcontrol|Add0~3\)))) # (GND)
-- \iRAMcontrol|Add0~5\ = CARRY((\i_linecounter|vcnti\(2) & ((\i_linecounter|vcnti\(4)) # (!\iRAMcontrol|Add0~3\))) # (!\i_linecounter|vcnti\(2) & (\i_linecounter|vcnti\(4) & !\iRAMcontrol|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(2),
	datab => \i_linecounter|vcnti\(4),
	datad => VCC,
	cin => \iRAMcontrol|Add0~3\,
	combout => \iRAMcontrol|Add0~4_combout\,
	cout => \iRAMcontrol|Add0~5\);

-- Location: LCCOMB_X24_Y19_N10
\iRAMcontrol|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add0~6_combout\ = (\i_linecounter|vcnti\(5) & ((\i_linecounter|vcnti\(3) & (\iRAMcontrol|Add0~5\ & VCC)) # (!\i_linecounter|vcnti\(3) & (!\iRAMcontrol|Add0~5\)))) # (!\i_linecounter|vcnti\(5) & ((\i_linecounter|vcnti\(3) & 
-- (!\iRAMcontrol|Add0~5\)) # (!\i_linecounter|vcnti\(3) & ((\iRAMcontrol|Add0~5\) # (GND)))))
-- \iRAMcontrol|Add0~7\ = CARRY((\i_linecounter|vcnti\(5) & (!\i_linecounter|vcnti\(3) & !\iRAMcontrol|Add0~5\)) # (!\i_linecounter|vcnti\(5) & ((!\iRAMcontrol|Add0~5\) # (!\i_linecounter|vcnti\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(5),
	datab => \i_linecounter|vcnti\(3),
	datad => VCC,
	cin => \iRAMcontrol|Add0~5\,
	combout => \iRAMcontrol|Add0~6_combout\,
	cout => \iRAMcontrol|Add0~7\);

-- Location: LCCOMB_X24_Y19_N12
\iRAMcontrol|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add0~8_combout\ = ((\i_linecounter|vcnti\(4) $ (\i_linecounter|vcnti\(6) $ (!\iRAMcontrol|Add0~7\)))) # (GND)
-- \iRAMcontrol|Add0~9\ = CARRY((\i_linecounter|vcnti\(4) & ((\i_linecounter|vcnti\(6)) # (!\iRAMcontrol|Add0~7\))) # (!\i_linecounter|vcnti\(4) & (\i_linecounter|vcnti\(6) & !\iRAMcontrol|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(4),
	datab => \i_linecounter|vcnti\(6),
	datad => VCC,
	cin => \iRAMcontrol|Add0~7\,
	combout => \iRAMcontrol|Add0~8_combout\,
	cout => \iRAMcontrol|Add0~9\);

-- Location: LCCOMB_X24_Y19_N14
\iRAMcontrol|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add0~10_combout\ = (\i_linecounter|vcnti\(5) & ((\i_linecounter|vcnti\(7) & (\iRAMcontrol|Add0~9\ & VCC)) # (!\i_linecounter|vcnti\(7) & (!\iRAMcontrol|Add0~9\)))) # (!\i_linecounter|vcnti\(5) & ((\i_linecounter|vcnti\(7) & 
-- (!\iRAMcontrol|Add0~9\)) # (!\i_linecounter|vcnti\(7) & ((\iRAMcontrol|Add0~9\) # (GND)))))
-- \iRAMcontrol|Add0~11\ = CARRY((\i_linecounter|vcnti\(5) & (!\i_linecounter|vcnti\(7) & !\iRAMcontrol|Add0~9\)) # (!\i_linecounter|vcnti\(5) & ((!\iRAMcontrol|Add0~9\) # (!\i_linecounter|vcnti\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(5),
	datab => \i_linecounter|vcnti\(7),
	datad => VCC,
	cin => \iRAMcontrol|Add0~9\,
	combout => \iRAMcontrol|Add0~10_combout\,
	cout => \iRAMcontrol|Add0~11\);

-- Location: LCCOMB_X24_Y19_N16
\iRAMcontrol|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add0~12_combout\ = ((\i_linecounter|vcnti\(8) $ (\i_linecounter|vcnti\(6) $ (!\iRAMcontrol|Add0~11\)))) # (GND)
-- \iRAMcontrol|Add0~13\ = CARRY((\i_linecounter|vcnti\(8) & ((\i_linecounter|vcnti\(6)) # (!\iRAMcontrol|Add0~11\))) # (!\i_linecounter|vcnti\(8) & (\i_linecounter|vcnti\(6) & !\iRAMcontrol|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(8),
	datab => \i_linecounter|vcnti\(6),
	datad => VCC,
	cin => \iRAMcontrol|Add0~11\,
	combout => \iRAMcontrol|Add0~12_combout\,
	cout => \iRAMcontrol|Add0~13\);

-- Location: LCCOMB_X24_Y19_N18
\iRAMcontrol|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add0~14_combout\ = (\i_linecounter|vcnti\(7) & ((\i_linecounter|vcnti\(9) & (\iRAMcontrol|Add0~13\ & VCC)) # (!\i_linecounter|vcnti\(9) & (!\iRAMcontrol|Add0~13\)))) # (!\i_linecounter|vcnti\(7) & ((\i_linecounter|vcnti\(9) & 
-- (!\iRAMcontrol|Add0~13\)) # (!\i_linecounter|vcnti\(9) & ((\iRAMcontrol|Add0~13\) # (GND)))))
-- \iRAMcontrol|Add0~15\ = CARRY((\i_linecounter|vcnti\(7) & (!\i_linecounter|vcnti\(9) & !\iRAMcontrol|Add0~13\)) # (!\i_linecounter|vcnti\(7) & ((!\iRAMcontrol|Add0~13\) # (!\i_linecounter|vcnti\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(7),
	datab => \i_linecounter|vcnti\(9),
	datad => VCC,
	cin => \iRAMcontrol|Add0~13\,
	combout => \iRAMcontrol|Add0~14_combout\,
	cout => \iRAMcontrol|Add0~15\);

-- Location: LCCOMB_X24_Y19_N20
\iRAMcontrol|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add0~16_combout\ = (\i_linecounter|vcnti\(8) & (\iRAMcontrol|Add0~15\ $ (GND))) # (!\i_linecounter|vcnti\(8) & (!\iRAMcontrol|Add0~15\ & VCC))
-- \iRAMcontrol|Add0~17\ = CARRY((\i_linecounter|vcnti\(8) & !\iRAMcontrol|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(8),
	datad => VCC,
	cin => \iRAMcontrol|Add0~15\,
	combout => \iRAMcontrol|Add0~16_combout\,
	cout => \iRAMcontrol|Add0~17\);

-- Location: LCCOMB_X24_Y19_N22
\iRAMcontrol|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add0~18_combout\ = (\i_linecounter|vcnti\(9) & (!\iRAMcontrol|Add0~17\)) # (!\i_linecounter|vcnti\(9) & ((\iRAMcontrol|Add0~17\) # (GND)))
-- \iRAMcontrol|Add0~19\ = CARRY((!\iRAMcontrol|Add0~17\) # (!\i_linecounter|vcnti\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_linecounter|vcnti\(9),
	datad => VCC,
	cin => \iRAMcontrol|Add0~17\,
	combout => \iRAMcontrol|Add0~18_combout\,
	cout => \iRAMcontrol|Add0~19\);

-- Location: LCCOMB_X24_Y19_N24
\iRAMcontrol|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add0~20_combout\ = !\iRAMcontrol|Add0~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \iRAMcontrol|Add0~19\,
	combout => \iRAMcontrol|Add0~20_combout\);

-- Location: FF_X25_Y19_N11
\i_linecounter|vcnti[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_linecounter|vcnti[0]~10_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_linecounter|LessThan0~1_combout\,
	ena => \i_linecounter|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_linecounter|vcnti\(0));

-- Location: LCCOMB_X23_Y19_N4
\iRAMcontrol|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~0_combout\ = (\i_pixcounter|hcnti\(7) & (\i_linecounter|vcnti\(0) $ (VCC))) # (!\i_pixcounter|hcnti\(7) & (\i_linecounter|vcnti\(0) & VCC))
-- \iRAMcontrol|Add1~1\ = CARRY((\i_pixcounter|hcnti\(7) & \i_linecounter|vcnti\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(7),
	datab => \i_linecounter|vcnti\(0),
	datad => VCC,
	combout => \iRAMcontrol|Add1~0_combout\,
	cout => \iRAMcontrol|Add1~1\);

-- Location: LCCOMB_X23_Y19_N6
\iRAMcontrol|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~2_combout\ = (\i_linecounter|vcnti\(1) & ((\i_pixcounter|hcnti\(8) & (\iRAMcontrol|Add1~1\ & VCC)) # (!\i_pixcounter|hcnti\(8) & (!\iRAMcontrol|Add1~1\)))) # (!\i_linecounter|vcnti\(1) & ((\i_pixcounter|hcnti\(8) & 
-- (!\iRAMcontrol|Add1~1\)) # (!\i_pixcounter|hcnti\(8) & ((\iRAMcontrol|Add1~1\) # (GND)))))
-- \iRAMcontrol|Add1~3\ = CARRY((\i_linecounter|vcnti\(1) & (!\i_pixcounter|hcnti\(8) & !\iRAMcontrol|Add1~1\)) # (!\i_linecounter|vcnti\(1) & ((!\iRAMcontrol|Add1~1\) # (!\i_pixcounter|hcnti\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(1),
	datab => \i_pixcounter|hcnti\(8),
	datad => VCC,
	cin => \iRAMcontrol|Add1~1\,
	combout => \iRAMcontrol|Add1~2_combout\,
	cout => \iRAMcontrol|Add1~3\);

-- Location: LCCOMB_X23_Y19_N8
\iRAMcontrol|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~4_combout\ = ((\iRAMcontrol|Add0~0_combout\ $ (\i_pixcounter|hcnti\(9) $ (!\iRAMcontrol|Add1~3\)))) # (GND)
-- \iRAMcontrol|Add1~5\ = CARRY((\iRAMcontrol|Add0~0_combout\ & ((\i_pixcounter|hcnti\(9)) # (!\iRAMcontrol|Add1~3\))) # (!\iRAMcontrol|Add0~0_combout\ & (\i_pixcounter|hcnti\(9) & !\iRAMcontrol|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iRAMcontrol|Add0~0_combout\,
	datab => \i_pixcounter|hcnti\(9),
	datad => VCC,
	cin => \iRAMcontrol|Add1~3\,
	combout => \iRAMcontrol|Add1~4_combout\,
	cout => \iRAMcontrol|Add1~5\);

-- Location: LCCOMB_X23_Y19_N10
\iRAMcontrol|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~6_combout\ = (\iRAMcontrol|Add0~2_combout\ & (!\iRAMcontrol|Add1~5\)) # (!\iRAMcontrol|Add0~2_combout\ & ((\iRAMcontrol|Add1~5\) # (GND)))
-- \iRAMcontrol|Add1~7\ = CARRY((!\iRAMcontrol|Add1~5\) # (!\iRAMcontrol|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iRAMcontrol|Add0~2_combout\,
	datad => VCC,
	cin => \iRAMcontrol|Add1~5\,
	combout => \iRAMcontrol|Add1~6_combout\,
	cout => \iRAMcontrol|Add1~7\);

-- Location: LCCOMB_X23_Y19_N12
\iRAMcontrol|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~8_combout\ = (\iRAMcontrol|Add0~4_combout\ & (\iRAMcontrol|Add1~7\ $ (GND))) # (!\iRAMcontrol|Add0~4_combout\ & (!\iRAMcontrol|Add1~7\ & VCC))
-- \iRAMcontrol|Add1~9\ = CARRY((\iRAMcontrol|Add0~4_combout\ & !\iRAMcontrol|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iRAMcontrol|Add0~4_combout\,
	datad => VCC,
	cin => \iRAMcontrol|Add1~7\,
	combout => \iRAMcontrol|Add1~8_combout\,
	cout => \iRAMcontrol|Add1~9\);

-- Location: LCCOMB_X23_Y19_N14
\iRAMcontrol|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~10_combout\ = (\iRAMcontrol|Add0~6_combout\ & (!\iRAMcontrol|Add1~9\)) # (!\iRAMcontrol|Add0~6_combout\ & ((\iRAMcontrol|Add1~9\) # (GND)))
-- \iRAMcontrol|Add1~11\ = CARRY((!\iRAMcontrol|Add1~9\) # (!\iRAMcontrol|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iRAMcontrol|Add0~6_combout\,
	datad => VCC,
	cin => \iRAMcontrol|Add1~9\,
	combout => \iRAMcontrol|Add1~10_combout\,
	cout => \iRAMcontrol|Add1~11\);

-- Location: LCCOMB_X23_Y19_N16
\iRAMcontrol|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~12_combout\ = (\iRAMcontrol|Add0~8_combout\ & (\iRAMcontrol|Add1~11\ $ (GND))) # (!\iRAMcontrol|Add0~8_combout\ & (!\iRAMcontrol|Add1~11\ & VCC))
-- \iRAMcontrol|Add1~13\ = CARRY((\iRAMcontrol|Add0~8_combout\ & !\iRAMcontrol|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iRAMcontrol|Add0~8_combout\,
	datad => VCC,
	cin => \iRAMcontrol|Add1~11\,
	combout => \iRAMcontrol|Add1~12_combout\,
	cout => \iRAMcontrol|Add1~13\);

-- Location: LCCOMB_X23_Y19_N18
\iRAMcontrol|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~14_combout\ = (\iRAMcontrol|Add0~10_combout\ & (!\iRAMcontrol|Add1~13\)) # (!\iRAMcontrol|Add0~10_combout\ & ((\iRAMcontrol|Add1~13\) # (GND)))
-- \iRAMcontrol|Add1~15\ = CARRY((!\iRAMcontrol|Add1~13\) # (!\iRAMcontrol|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iRAMcontrol|Add0~10_combout\,
	datad => VCC,
	cin => \iRAMcontrol|Add1~13\,
	combout => \iRAMcontrol|Add1~14_combout\,
	cout => \iRAMcontrol|Add1~15\);

-- Location: LCCOMB_X23_Y19_N20
\iRAMcontrol|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~16_combout\ = (\iRAMcontrol|Add0~12_combout\ & (\iRAMcontrol|Add1~15\ $ (GND))) # (!\iRAMcontrol|Add0~12_combout\ & (!\iRAMcontrol|Add1~15\ & VCC))
-- \iRAMcontrol|Add1~17\ = CARRY((\iRAMcontrol|Add0~12_combout\ & !\iRAMcontrol|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iRAMcontrol|Add0~12_combout\,
	datad => VCC,
	cin => \iRAMcontrol|Add1~15\,
	combout => \iRAMcontrol|Add1~16_combout\,
	cout => \iRAMcontrol|Add1~17\);

-- Location: LCCOMB_X23_Y19_N22
\iRAMcontrol|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~18_combout\ = (\iRAMcontrol|Add0~14_combout\ & (!\iRAMcontrol|Add1~17\)) # (!\iRAMcontrol|Add0~14_combout\ & ((\iRAMcontrol|Add1~17\) # (GND)))
-- \iRAMcontrol|Add1~19\ = CARRY((!\iRAMcontrol|Add1~17\) # (!\iRAMcontrol|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iRAMcontrol|Add0~14_combout\,
	datad => VCC,
	cin => \iRAMcontrol|Add1~17\,
	combout => \iRAMcontrol|Add1~18_combout\,
	cout => \iRAMcontrol|Add1~19\);

-- Location: LCCOMB_X23_Y19_N24
\iRAMcontrol|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~20_combout\ = (\iRAMcontrol|Add0~16_combout\ & (\iRAMcontrol|Add1~19\ $ (GND))) # (!\iRAMcontrol|Add0~16_combout\ & (!\iRAMcontrol|Add1~19\ & VCC))
-- \iRAMcontrol|Add1~21\ = CARRY((\iRAMcontrol|Add0~16_combout\ & !\iRAMcontrol|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iRAMcontrol|Add0~16_combout\,
	datad => VCC,
	cin => \iRAMcontrol|Add1~19\,
	combout => \iRAMcontrol|Add1~20_combout\,
	cout => \iRAMcontrol|Add1~21\);

-- Location: LCCOMB_X23_Y19_N26
\iRAMcontrol|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~22_combout\ = (\iRAMcontrol|Add0~18_combout\ & (!\iRAMcontrol|Add1~21\)) # (!\iRAMcontrol|Add0~18_combout\ & ((\iRAMcontrol|Add1~21\) # (GND)))
-- \iRAMcontrol|Add1~23\ = CARRY((!\iRAMcontrol|Add1~21\) # (!\iRAMcontrol|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iRAMcontrol|Add0~18_combout\,
	datad => VCC,
	cin => \iRAMcontrol|Add1~21\,
	combout => \iRAMcontrol|Add1~22_combout\,
	cout => \iRAMcontrol|Add1~23\);

-- Location: LCCOMB_X23_Y19_N28
\iRAMcontrol|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \iRAMcontrol|Add1~24_combout\ = \iRAMcontrol|Add1~23\ $ (!\iRAMcontrol|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \iRAMcontrol|Add0~20_combout\,
	cin => \iRAMcontrol|Add1~23\,
	combout => \iRAMcontrol|Add1~24_combout\);

-- Location: FF_X24_Y21_N11
\i_pixcounter|hcnti[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixcounter|hcnti[2]~14_combout\,
	clrn => \KEY0~input_o\,
	sclr => \i_pixcounter|LessThan0~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixcounter|hcnti\(2));

-- Location: IOIBUF_X7_Y0_N22
\sram_data[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(14),
	o => \sram_data[14]~input_o\);

-- Location: IOIBUF_X11_Y0_N15
\sram_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(6),
	o => \sram_data[6]~input_o\);

-- Location: LCCOMB_X25_Y23_N26
\i_pixreg|pixcode2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixreg|pixcode2~0_combout\ = (\i_pixcounter|hcnti\(0) & (\sram_data[14]~input_o\)) # (!\i_pixcounter|hcnti\(0) & ((\sram_data[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(0),
	datac => \sram_data[14]~input_o\,
	datad => \sram_data[6]~input_o\,
	combout => \i_pixreg|pixcode2~0_combout\);

-- Location: FF_X25_Y23_N27
\i_pixreg|pixcode2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixreg|pixcode2~0_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixreg|pixcode2\(6));

-- Location: LCCOMB_X26_Y20_N18
\inst3|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan1~1_combout\ = (\i_pixcounter|hcnti\(6) & \i_pixcounter|hcnti\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(6),
	datac => \i_pixcounter|hcnti\(9),
	combout => \inst3|LessThan1~1_combout\);

-- Location: LCCOMB_X26_Y20_N28
\inst3|process_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_2~1_combout\ = (\inst3|process_2~0_combout\) # ((\inst3|LessThan1~1_combout\ & ((\i_pixcounter|hcnti\(5)) # (!\inst3|process_3~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~40_combout\,
	datab => \i_pixcounter|hcnti\(5),
	datac => \inst3|LessThan1~1_combout\,
	datad => \inst3|process_2~0_combout\,
	combout => \inst3|process_2~1_combout\);

-- Location: LCCOMB_X26_Y20_N14
\inst3|process_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_2~2_combout\ = (\inst3|process_2~1_combout\) # ((!\i_pixcounter|hcnti\(9) & ((\inst3|LessThan12~0_combout\) # (!\i_pixcounter|hcnti\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|LessThan12~0_combout\,
	datab => \i_pixcounter|hcnti\(8),
	datac => \i_pixcounter|hcnti\(9),
	datad => \inst3|process_2~1_combout\,
	combout => \inst3|process_2~2_combout\);

-- Location: LCCOMB_X26_Y20_N20
\inst3|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~1_combout\ = (!\i_pixcounter|hcnti\(9) & !\i_pixcounter|hcnti\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_pixcounter|hcnti\(9),
	datad => \i_pixcounter|hcnti\(8),
	combout => \inst3|LessThan7~1_combout\);

-- Location: LCCOMB_X25_Y20_N2
\inst3|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan8~0_combout\ = (\i_pixcounter|hcnti\(2) & (\i_pixcounter|hcnti\(4) & (\i_pixcounter|hcnti\(5) & \i_pixcounter|hcnti\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(2),
	datab => \i_pixcounter|hcnti\(4),
	datac => \i_pixcounter|hcnti\(5),
	datad => \i_pixcounter|hcnti\(3),
	combout => \inst3|LessThan8~0_combout\);

-- Location: LCCOMB_X26_Y20_N22
\inst3|process_3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~41_combout\ = (\i_pixcounter|hcnti\(6) & ((\inst3|process_3~40_combout\) # ((!\i_pixcounter|hcnti\(5))))) # (!\i_pixcounter|hcnti\(6) & (((\inst3|LessThan8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~40_combout\,
	datab => \i_pixcounter|hcnti\(5),
	datac => \i_pixcounter|hcnti\(6),
	datad => \inst3|LessThan8~0_combout\,
	combout => \inst3|process_3~41_combout\);

-- Location: LCCOMB_X24_Y19_N2
\inst3|process_3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~12_combout\ = (\i_linecounter|vcnti\(4) & ((\inst3|process_3~11_combout\ & (\i_linecounter|vcnti\(5) & \i_linecounter|vcnti\(3))) # (!\inst3|process_3~11_combout\ & (!\i_linecounter|vcnti\(5) & !\i_linecounter|vcnti\(3))))) # 
-- (!\i_linecounter|vcnti\(4) & (((!\i_linecounter|vcnti\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~11_combout\,
	datab => \i_linecounter|vcnti\(4),
	datac => \i_linecounter|vcnti\(5),
	datad => \i_linecounter|vcnti\(3),
	combout => \inst3|process_3~12_combout\);

-- Location: LCCOMB_X24_Y19_N28
\inst3|process_3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~32_combout\ = ((\inst3|process_3~12_combout\) # ((\i_linecounter|vcnti\(9)) # (!\i_linecounter|vcnti\(8)))) # (!\inst3|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_0~2_combout\,
	datab => \inst3|process_3~12_combout\,
	datac => \i_linecounter|vcnti\(8),
	datad => \i_linecounter|vcnti\(9),
	combout => \inst3|process_3~32_combout\);

-- Location: LCCOMB_X26_Y20_N8
\inst3|process_3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~42_combout\ = (\i_pixcounter|hcnti\(7) & (\inst3|LessThan7~1_combout\ & (\inst3|process_3~41_combout\ & !\inst3|process_3~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(7),
	datab => \inst3|LessThan7~1_combout\,
	datac => \inst3|process_3~41_combout\,
	datad => \inst3|process_3~32_combout\,
	combout => \inst3|process_3~42_combout\);

-- Location: LCCOMB_X26_Y19_N28
\inst3|pixcode_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~15_combout\ = (((!\i_linecounter|vcnti\(0)) # (!\i_linecounter|vcnti\(3))) # (!\i_linecounter|vcnti\(1))) # (!\i_linecounter|vcnti\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(2),
	datab => \i_linecounter|vcnti\(1),
	datac => \i_linecounter|vcnti\(3),
	datad => \i_linecounter|vcnti\(0),
	combout => \inst3|pixcode_out~15_combout\);

-- Location: LCCOMB_X24_Y19_N30
\inst3|pixcode_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~16_combout\ = (\inst3|process_0~2_combout\ & (\i_linecounter|vcnti\(5) & ((\inst3|pixcode_out~15_combout\) # (!\i_linecounter|vcnti\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_0~2_combout\,
	datab => \i_linecounter|vcnti\(4),
	datac => \i_linecounter|vcnti\(5),
	datad => \inst3|pixcode_out~15_combout\,
	combout => \inst3|pixcode_out~16_combout\);

-- Location: LCCOMB_X26_Y21_N12
\inst3|pixcode_out~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~17_combout\ = (\i_linecounter|vcnti\(7) & (((\i_linecounter|vcnti\(8))))) # (!\i_linecounter|vcnti\(7) & ((\i_linecounter|vcnti\(8) & ((\i_linecounter|vcnti\(6)))) # (!\i_linecounter|vcnti\(8) & (!\i_linecounter|vcnti\(5) & 
-- !\i_linecounter|vcnti\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(7),
	datab => \i_linecounter|vcnti\(5),
	datac => \i_linecounter|vcnti\(8),
	datad => \i_linecounter|vcnti\(6),
	combout => \inst3|pixcode_out~17_combout\);

-- Location: LCCOMB_X26_Y21_N30
\inst3|pixcode_out~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~18_combout\ = ((\inst3|pixcode_out~16_combout\) # (\inst3|pixcode_out~17_combout\)) # (!\inst3|LessThan11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|LessThan11~1_combout\,
	datac => \inst3|pixcode_out~16_combout\,
	datad => \inst3|pixcode_out~17_combout\,
	combout => \inst3|pixcode_out~18_combout\);

-- Location: LCCOMB_X25_Y21_N28
\inst3|pixcode_out~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~21_combout\ = (\inst3|pixcode_out~20_combout\ & (!\inst3|process_3~42_combout\ & ((\inst3|process_2~2_combout\) # (\inst3|pixcode_out~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out~20_combout\,
	datab => \inst3|process_2~2_combout\,
	datac => \inst3|process_3~42_combout\,
	datad => \inst3|pixcode_out~18_combout\,
	combout => \inst3|pixcode_out~21_combout\);

-- Location: LCCOMB_X26_Y19_N16
\inst3|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_0~4_combout\ = (\i_linecounter|vcnti\(0) & (\i_linecounter|vcnti\(1) & (\i_linecounter|vcnti\(3) & \i_linecounter|vcnti\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(0),
	datab => \i_linecounter|vcnti\(1),
	datac => \i_linecounter|vcnti\(3),
	datad => \i_linecounter|vcnti\(7),
	combout => \inst3|process_0~4_combout\);

-- Location: LCCOMB_X26_Y19_N0
\inst3|pixcode_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~9_combout\ = ((!\i_pixcounter|hcnti\(8) & ((!\i_pixcounter|hcnti\(6)) # (!\i_pixcounter|hcnti\(1))))) # (!\i_pixcounter|hcnti\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(1),
	datab => \i_pixcounter|hcnti\(8),
	datac => \i_pixcounter|hcnti\(9),
	datad => \i_pixcounter|hcnti\(6),
	combout => \inst3|pixcode_out~9_combout\);

-- Location: LCCOMB_X23_Y19_N0
\inst3|pixcode_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~11_combout\ = (\i_linecounter|vcnti\(8) & (!\i_linecounter|vcnti\(9) & ((!\i_pixcounter|hcnti\(9)) # (!\i_pixcounter|hcnti\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(7),
	datab => \i_pixcounter|hcnti\(9),
	datac => \i_linecounter|vcnti\(8),
	datad => \i_linecounter|vcnti\(9),
	combout => \inst3|pixcode_out~11_combout\);

-- Location: LCCOMB_X26_Y19_N4
\inst3|pixcode_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~12_combout\ = (\inst3|pixcode_out~11_combout\ & ((\i_linecounter|vcnti\(7) & (!\i_linecounter|vcnti\(4) & !\i_linecounter|vcnti\(6))) # (!\i_linecounter|vcnti\(7) & ((\i_linecounter|vcnti\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(4),
	datab => \i_linecounter|vcnti\(7),
	datac => \inst3|pixcode_out~11_combout\,
	datad => \i_linecounter|vcnti\(6),
	combout => \inst3|pixcode_out~12_combout\);

-- Location: LCCOMB_X26_Y19_N18
\inst3|pixcode_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~10_combout\ = (\i_linecounter|vcnti\(5) & (((!\i_linecounter|vcnti\(7))))) # (!\i_linecounter|vcnti\(5) & (\i_linecounter|vcnti\(7) & ((!\i_linecounter|vcnti\(3)) # (!\i_linecounter|vcnti\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(2),
	datab => \i_linecounter|vcnti\(5),
	datac => \i_linecounter|vcnti\(3),
	datad => \i_linecounter|vcnti\(7),
	combout => \inst3|pixcode_out~10_combout\);

-- Location: LCCOMB_X26_Y19_N22
\inst3|pixcode_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~13_combout\ = (\inst3|pixcode_out~8_combout\ & (\inst3|pixcode_out~9_combout\ & (\inst3|pixcode_out~12_combout\ & \inst3|pixcode_out~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out~8_combout\,
	datab => \inst3|pixcode_out~9_combout\,
	datac => \inst3|pixcode_out~12_combout\,
	datad => \inst3|pixcode_out~10_combout\,
	combout => \inst3|pixcode_out~13_combout\);

-- Location: LCCOMB_X26_Y23_N0
\inst3|LessThan7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~2_combout\ = ((!\i_pixcounter|hcnti\(1) & (!\i_pixcounter|hcnti\(0) & !\i_pixcounter|hcnti\(2)))) # (!\i_pixcounter|hcnti\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(1),
	datab => \i_pixcounter|hcnti\(0),
	datac => \i_pixcounter|hcnti\(2),
	datad => \i_pixcounter|hcnti\(5),
	combout => \inst3|LessThan7~2_combout\);

-- Location: LCCOMB_X26_Y23_N6
\inst3|LessThan7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~3_combout\ = ((\inst3|LessThan7~2_combout\) # (!\i_pixcounter|hcnti\(3))) # (!\i_pixcounter|hcnti\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(4),
	datac => \i_pixcounter|hcnti\(3),
	datad => \inst3|LessThan7~2_combout\,
	combout => \inst3|LessThan7~3_combout\);

-- Location: LCCOMB_X26_Y19_N10
\inst3|pixcode_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~14_combout\ = (!\inst3|process_0~4_combout\ & (\inst3|pixcode_out~13_combout\ & ((!\inst3|LessThan7~3_combout\) # (!\inst3|LessThan7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|LessThan7~4_combout\,
	datab => \inst3|process_0~4_combout\,
	datac => \inst3|pixcode_out~13_combout\,
	datad => \inst3|LessThan7~3_combout\,
	combout => \inst3|pixcode_out~14_combout\);

-- Location: LCCOMB_X25_Y21_N6
\inst3|pixcode_out[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~22_combout\ = (\inst3|pixcode_out[1]~5_combout\) # ((\inst3|pixcode_out~14_combout\) # ((!\inst3|pixcode_out~21_combout\ & !\inst3|process_3~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~5_combout\,
	datab => \inst3|pixcode_out~21_combout\,
	datac => \inst3|process_3~42_combout\,
	datad => \inst3|pixcode_out~14_combout\,
	combout => \inst3|pixcode_out[1]~22_combout\);

-- Location: LCCOMB_X25_Y20_N18
\inst3|process_3~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~33_combout\ = (!\i_pixcounter|hcnti\(4) & !\i_pixcounter|hcnti\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(4),
	datad => \i_pixcounter|hcnti\(3),
	combout => \inst3|process_3~33_combout\);

-- Location: LCCOMB_X25_Y20_N24
\inst3|process_3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~19_combout\ = (!\i_pixcounter|hcnti\(2) & ((!\i_pixcounter|hcnti\(1)) # (!\i_pixcounter|hcnti\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(2),
	datac => \i_pixcounter|hcnti\(0),
	datad => \i_pixcounter|hcnti\(1),
	combout => \inst3|process_3~19_combout\);

-- Location: LCCOMB_X25_Y20_N28
\inst3|process_3~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~35_combout\ = (\inst3|process_3~34_combout\ & (!\i_pixcounter|hcnti\(8) & ((!\inst3|process_3~19_combout\) # (!\inst3|process_3~33_combout\)))) # (!\inst3|process_3~34_combout\ & (\inst3|process_3~33_combout\ & (\i_pixcounter|hcnti\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~34_combout\,
	datab => \inst3|process_3~33_combout\,
	datac => \i_pixcounter|hcnti\(8),
	datad => \inst3|process_3~19_combout\,
	combout => \inst3|process_3~35_combout\);

-- Location: LCCOMB_X25_Y20_N6
\inst3|process_3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~36_combout\ = (\inst3|process_3~32_combout\) # ((\i_pixcounter|hcnti\(8) $ (!\i_pixcounter|hcnti\(5))) # (!\inst3|process_3~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(8),
	datab => \inst3|process_3~32_combout\,
	datac => \i_pixcounter|hcnti\(5),
	datad => \inst3|process_3~35_combout\,
	combout => \inst3|process_3~36_combout\);

-- Location: LCCOMB_X25_Y22_N16
\inst3|pixcode_out[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~2_combout\ = (!\inst3|process_3~39_combout\ & (!\inst3|process_3~42_combout\ & \inst3|process_3~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~39_combout\,
	datab => \inst3|process_3~42_combout\,
	datac => \inst3|process_3~36_combout\,
	combout => \inst3|pixcode_out[1]~2_combout\);

-- Location: LCCOMB_X26_Y23_N4
\inst3|process_3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~7_combout\ = (!\i_pixcounter|hcnti\(5) & (!\i_pixcounter|hcnti\(6) & ((!\i_pixcounter|hcnti\(4)) # (!\i_pixcounter|hcnti\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(5),
	datab => \i_pixcounter|hcnti\(6),
	datac => \i_pixcounter|hcnti\(3),
	datad => \i_pixcounter|hcnti\(4),
	combout => \inst3|process_3~7_combout\);

-- Location: LCCOMB_X26_Y23_N2
\inst3|process_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~6_combout\ = (\i_pixcounter|hcnti\(4) & (!\i_pixcounter|hcnti\(7) & ((\i_pixcounter|hcnti\(2)) # (\i_pixcounter|hcnti\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(4),
	datab => \i_pixcounter|hcnti\(2),
	datac => \i_pixcounter|hcnti\(3),
	datad => \i_pixcounter|hcnti\(7),
	combout => \inst3|process_3~6_combout\);

-- Location: LCCOMB_X26_Y23_N30
\inst3|process_3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~8_combout\ = (\inst3|process_3~5_combout\ & ((\inst3|process_3~6_combout\) # ((\i_pixcounter|hcnti\(7) & \inst3|process_3~7_combout\)))) # (!\inst3|process_3~5_combout\ & (\i_pixcounter|hcnti\(7) & (\inst3|process_3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~5_combout\,
	datab => \i_pixcounter|hcnti\(7),
	datac => \inst3|process_3~7_combout\,
	datad => \inst3|process_3~6_combout\,
	combout => \inst3|process_3~8_combout\);

-- Location: LCCOMB_X26_Y22_N12
\inst3|process_3~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~47_combout\ = (!\inst3|process_3~10_combout\ & (!\i_pixcounter|hcnti\(9) & (\i_pixcounter|hcnti\(8) & !\inst3|process_3~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~10_combout\,
	datab => \i_pixcounter|hcnti\(9),
	datac => \i_pixcounter|hcnti\(8),
	datad => \inst3|process_3~12_combout\,
	combout => \inst3|process_3~47_combout\);

-- Location: LCCOMB_X26_Y22_N14
\inst3|pixcode_out[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[6]~0_combout\ = (!\inst3|process_3~48_combout\ & ((!\inst3|process_3~47_combout\) # (!\inst3|process_3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~48_combout\,
	datac => \inst3|process_3~8_combout\,
	datad => \inst3|process_3~47_combout\,
	combout => \inst3|pixcode_out[6]~0_combout\);

-- Location: LCCOMB_X25_Y20_N20
\inst3|process_3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~24_combout\ = (\i_pixcounter|hcnti\(2) & (!\i_pixcounter|hcnti\(4) & (\i_pixcounter|hcnti\(0) & \i_pixcounter|hcnti\(1)))) # (!\i_pixcounter|hcnti\(2) & (\i_pixcounter|hcnti\(4) & (!\i_pixcounter|hcnti\(0) & !\i_pixcounter|hcnti\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(2),
	datab => \i_pixcounter|hcnti\(4),
	datac => \i_pixcounter|hcnti\(0),
	datad => \i_pixcounter|hcnti\(1),
	combout => \inst3|process_3~24_combout\);

-- Location: LCCOMB_X26_Y22_N28
\inst3|process_3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~25_combout\ = (\inst3|process_3~24_combout\) # (\i_pixcounter|hcnti\(4) $ (\i_pixcounter|hcnti\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(4),
	datac => \i_pixcounter|hcnti\(3),
	datad => \inst3|process_3~24_combout\,
	combout => \inst3|process_3~25_combout\);

-- Location: LCCOMB_X26_Y21_N18
\inst3|process_3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~17_combout\ = (\i_linecounter|vcnti\(7)) # ((\i_linecounter|vcnti\(8)) # ((\i_linecounter|vcnti\(9)) # (!\i_linecounter|vcnti\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_linecounter|vcnti\(7),
	datab => \i_linecounter|vcnti\(8),
	datac => \i_linecounter|vcnti\(9),
	datad => \i_linecounter|vcnti\(6),
	combout => \inst3|process_3~17_combout\);

-- Location: LCCOMB_X26_Y19_N14
\inst3|process_3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~16_combout\ = (\i_linecounter|vcnti\(5) & ((\inst3|process_3~15_combout\) # ((\i_linecounter|vcnti\(3)) # (\i_linecounter|vcnti\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~15_combout\,
	datab => \i_linecounter|vcnti\(5),
	datac => \i_linecounter|vcnti\(3),
	datad => \i_linecounter|vcnti\(4),
	combout => \inst3|process_3~16_combout\);

-- Location: LCCOMB_X26_Y22_N10
\inst3|process_3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~13_combout\ = (\i_pixcounter|hcnti\(8) & (!\i_pixcounter|hcnti\(7) & !\i_pixcounter|hcnti\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(8),
	datac => \i_pixcounter|hcnti\(7),
	datad => \i_pixcounter|hcnti\(9),
	combout => \inst3|process_3~13_combout\);

-- Location: LCCOMB_X26_Y22_N20
\inst3|process_3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~18_combout\ = (!\inst3|process_3~14_combout\ & (!\inst3|process_3~17_combout\ & (!\inst3|process_3~16_combout\ & \inst3|process_3~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~14_combout\,
	datab => \inst3|process_3~17_combout\,
	datac => \inst3|process_3~16_combout\,
	datad => \inst3|process_3~13_combout\,
	combout => \inst3|process_3~18_combout\);

-- Location: LCCOMB_X26_Y22_N30
\inst3|process_3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~26_combout\ = (\i_pixcounter|hcnti\(6) & (\inst3|process_3~25_combout\ & (!\i_pixcounter|hcnti\(5) & \inst3|process_3~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(6),
	datab => \inst3|process_3~25_combout\,
	datac => \i_pixcounter|hcnti\(5),
	datad => \inst3|process_3~18_combout\,
	combout => \inst3|process_3~26_combout\);

-- Location: LCCOMB_X26_Y22_N8
\inst3|process_3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~21_combout\ = (!\inst3|process_3~10_combout\ & (!\inst3|process_3~12_combout\ & \inst3|process_3~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~10_combout\,
	datac => \inst3|process_3~12_combout\,
	datad => \inst3|process_3~13_combout\,
	combout => \inst3|process_3~21_combout\);

-- Location: LCCOMB_X25_Y20_N0
\inst3|process_3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~28_combout\ = (\inst3|process_3~27_combout\ & (\i_pixcounter|hcnti\(6) & \inst3|process_3~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~27_combout\,
	datac => \i_pixcounter|hcnti\(6),
	datad => \inst3|process_3~21_combout\,
	combout => \inst3|process_3~28_combout\);

-- Location: LCCOMB_X25_Y21_N0
\inst3|pixcode_out[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[6]~1_combout\ = (!\inst3|process_3~23_combout\ & (!\inst3|process_3~26_combout\ & !\inst3|process_3~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~23_combout\,
	datac => \inst3|process_3~26_combout\,
	datad => \inst3|process_3~28_combout\,
	combout => \inst3|pixcode_out[6]~1_combout\);

-- Location: LCCOMB_X25_Y22_N2
\inst3|pixcode_out[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[6]~3_combout\ = ((\inst3|process_3~31_combout\ & (\inst3|pixcode_out[6]~0_combout\ & \inst3|pixcode_out[6]~1_combout\))) # (!\inst3|pixcode_out[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~31_combout\,
	datab => \inst3|pixcode_out[1]~2_combout\,
	datac => \inst3|pixcode_out[6]~0_combout\,
	datad => \inst3|pixcode_out[6]~1_combout\,
	combout => \inst3|pixcode_out[6]~3_combout\);

-- Location: LCCOMB_X25_Y23_N8
\inst3|pixcode_out[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[6]~23_combout\ = (!\inst3|pixcode_out[1]~22_combout\ & \inst3|pixcode_out[6]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|pixcode_out[1]~22_combout\,
	datac => \inst3|pixcode_out[6]~3_combout\,
	combout => \inst3|pixcode_out[6]~23_combout\);

-- Location: LCCOMB_X29_Y23_N24
\inst3|Mult0|mult_core|romout[0][8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mult0|mult_core|romout[0][8]~0_combout\ = (\inst|current_volume\(3) & (((!\inst|current_volume\(1)) # (!\inst|current_volume\(2))) # (!\inst|current_volume\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(0),
	datab => \inst|current_volume\(3),
	datac => \inst|current_volume\(2),
	datad => \inst|current_volume\(1),
	combout => \inst3|Mult0|mult_core|romout[0][8]~0_combout\);

-- Location: LCCOMB_X29_Y23_N4
\inst3|Mult0|mult_core|romout[0][6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mult0|mult_core|romout[0][6]~2_combout\ = (\inst|current_volume\(0) & ((\inst|current_volume\(3) & (\inst|current_volume\(2) & !\inst|current_volume\(1))) # (!\inst|current_volume\(3) & ((\inst|current_volume\(1)))))) # (!\inst|current_volume\(0) & 
-- (((\inst|current_volume\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(0),
	datab => \inst|current_volume\(3),
	datac => \inst|current_volume\(2),
	datad => \inst|current_volume\(1),
	combout => \inst3|Mult0|mult_core|romout[0][6]~2_combout\);

-- Location: LCCOMB_X29_Y23_N0
\inst3|Mult0|mult_core|romout[0][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mult0|mult_core|romout[0][4]~4_combout\ = (\inst|current_volume\(3) & (!\inst|current_volume\(2) & ((!\inst|current_volume\(1)) # (!\inst|current_volume\(0))))) # (!\inst|current_volume\(3) & (((\inst|current_volume\(2) & 
-- \inst|current_volume\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(0),
	datab => \inst|current_volume\(3),
	datac => \inst|current_volume\(2),
	datad => \inst|current_volume\(1),
	combout => \inst3|Mult0|mult_core|romout[0][4]~4_combout\);

-- Location: LCCOMB_X29_Y23_N2
\inst3|Mult0|mult_core|romout[0][3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mult0|mult_core|romout[0][3]~5_combout\ = \inst|current_volume\(3) $ (((\inst|current_volume\(2) & ((!\inst|current_volume\(1)))) # (!\inst|current_volume\(2) & (\inst|current_volume\(0) & \inst|current_volume\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(0),
	datab => \inst|current_volume\(3),
	datac => \inst|current_volume\(2),
	datad => \inst|current_volume\(1),
	combout => \inst3|Mult0|mult_core|romout[0][3]~5_combout\);

-- Location: LCCOMB_X29_Y23_N10
\inst3|vol_ctrl[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|vol_ctrl[4]~2_combout\ = (\inst3|Mult0|mult_core|romout[0][4]~4_combout\ & (\inst3|vol_ctrl[3]~1\ & VCC)) # (!\inst3|Mult0|mult_core|romout[0][4]~4_combout\ & (!\inst3|vol_ctrl[3]~1\))
-- \inst3|vol_ctrl[4]~3\ = CARRY((!\inst3|Mult0|mult_core|romout[0][4]~4_combout\ & !\inst3|vol_ctrl[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mult0|mult_core|romout[0][4]~4_combout\,
	datad => VCC,
	cin => \inst3|vol_ctrl[3]~1\,
	combout => \inst3|vol_ctrl[4]~2_combout\,
	cout => \inst3|vol_ctrl[4]~3\);

-- Location: LCCOMB_X29_Y23_N12
\inst3|vol_ctrl[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|vol_ctrl[5]~4_combout\ = (\inst3|Mult0|mult_core|romout[0][5]~3_combout\ & ((GND) # (!\inst3|vol_ctrl[4]~3\))) # (!\inst3|Mult0|mult_core|romout[0][5]~3_combout\ & (\inst3|vol_ctrl[4]~3\ $ (GND)))
-- \inst3|vol_ctrl[5]~5\ = CARRY((\inst3|Mult0|mult_core|romout[0][5]~3_combout\) # (!\inst3|vol_ctrl[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mult0|mult_core|romout[0][5]~3_combout\,
	datad => VCC,
	cin => \inst3|vol_ctrl[4]~3\,
	combout => \inst3|vol_ctrl[5]~4_combout\,
	cout => \inst3|vol_ctrl[5]~5\);

-- Location: LCCOMB_X29_Y23_N20
\inst3|vol_ctrl[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|vol_ctrl[9]~12_combout\ = (\inst3|Mult0|mult_core|_~0_combout\ & (\inst3|vol_ctrl[8]~11\ $ (GND))) # (!\inst3|Mult0|mult_core|_~0_combout\ & (!\inst3|vol_ctrl[8]~11\ & VCC))
-- \inst3|vol_ctrl[9]~13\ = CARRY((\inst3|Mult0|mult_core|_~0_combout\ & !\inst3|vol_ctrl[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mult0|mult_core|_~0_combout\,
	datad => VCC,
	cin => \inst3|vol_ctrl[8]~11\,
	combout => \inst3|vol_ctrl[9]~12_combout\,
	cout => \inst3|vol_ctrl[9]~13\);

-- Location: LCCOMB_X29_Y23_N22
\inst3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~0_combout\ = \inst3|vol_ctrl[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst3|vol_ctrl[9]~13\,
	combout => \inst3|Add0~0_combout\);

-- Location: LCCOMB_X69_Y23_N12
\inst3|Mult0|mult_core|romout[0][1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Mult0|mult_core|romout[0][1]~7_combout\ = \inst|current_volume\(0) $ (\inst|current_volume\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|current_volume\(0),
	datad => \inst|current_volume\(1),
	combout => \inst3|Mult0|mult_core|romout[0][1]~7_combout\);

-- Location: LCCOMB_X26_Y23_N10
\inst3|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~1_cout\ = CARRY((!\inst|current_volume\(0) & \i_pixcounter|hcnti\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_volume\(0),
	datab => \i_pixcounter|hcnti\(0),
	datad => VCC,
	cout => \inst3|LessThan4~1_cout\);

-- Location: LCCOMB_X26_Y23_N12
\inst3|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~3_cout\ = CARRY((\i_pixcounter|hcnti\(1) & (\inst3|Mult0|mult_core|romout[0][1]~7_combout\ & !\inst3|LessThan4~1_cout\)) # (!\i_pixcounter|hcnti\(1) & ((\inst3|Mult0|mult_core|romout[0][1]~7_combout\) # (!\inst3|LessThan4~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(1),
	datab => \inst3|Mult0|mult_core|romout[0][1]~7_combout\,
	datad => VCC,
	cin => \inst3|LessThan4~1_cout\,
	cout => \inst3|LessThan4~3_cout\);

-- Location: LCCOMB_X26_Y23_N14
\inst3|LessThan4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~5_cout\ = CARRY((\inst3|Mult0|mult_core|romout[0][2]~6_combout\ & (\i_pixcounter|hcnti\(2) & !\inst3|LessThan4~3_cout\)) # (!\inst3|Mult0|mult_core|romout[0][2]~6_combout\ & ((\i_pixcounter|hcnti\(2)) # (!\inst3|LessThan4~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mult0|mult_core|romout[0][2]~6_combout\,
	datab => \i_pixcounter|hcnti\(2),
	datad => VCC,
	cin => \inst3|LessThan4~3_cout\,
	cout => \inst3|LessThan4~5_cout\);

-- Location: LCCOMB_X26_Y23_N16
\inst3|LessThan4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~7_cout\ = CARRY((\inst3|vol_ctrl[3]~0_combout\ & ((!\inst3|LessThan4~5_cout\) # (!\i_pixcounter|hcnti\(3)))) # (!\inst3|vol_ctrl[3]~0_combout\ & (!\i_pixcounter|hcnti\(3) & !\inst3|LessThan4~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|vol_ctrl[3]~0_combout\,
	datab => \i_pixcounter|hcnti\(3),
	datad => VCC,
	cin => \inst3|LessThan4~5_cout\,
	cout => \inst3|LessThan4~7_cout\);

-- Location: LCCOMB_X26_Y23_N18
\inst3|LessThan4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~9_cout\ = CARRY((\i_pixcounter|hcnti\(4) & ((!\inst3|LessThan4~7_cout\) # (!\inst3|vol_ctrl[4]~2_combout\))) # (!\i_pixcounter|hcnti\(4) & (!\inst3|vol_ctrl[4]~2_combout\ & !\inst3|LessThan4~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(4),
	datab => \inst3|vol_ctrl[4]~2_combout\,
	datad => VCC,
	cin => \inst3|LessThan4~7_cout\,
	cout => \inst3|LessThan4~9_cout\);

-- Location: LCCOMB_X26_Y23_N20
\inst3|LessThan4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~11_cout\ = CARRY((\i_pixcounter|hcnti\(5) & (\inst3|vol_ctrl[5]~4_combout\ & !\inst3|LessThan4~9_cout\)) # (!\i_pixcounter|hcnti\(5) & ((\inst3|vol_ctrl[5]~4_combout\) # (!\inst3|LessThan4~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(5),
	datab => \inst3|vol_ctrl[5]~4_combout\,
	datad => VCC,
	cin => \inst3|LessThan4~9_cout\,
	cout => \inst3|LessThan4~11_cout\);

-- Location: LCCOMB_X26_Y23_N22
\inst3|LessThan4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~13_cout\ = CARRY((\inst3|vol_ctrl[6]~6_combout\ & (\i_pixcounter|hcnti\(6) & !\inst3|LessThan4~11_cout\)) # (!\inst3|vol_ctrl[6]~6_combout\ & ((\i_pixcounter|hcnti\(6)) # (!\inst3|LessThan4~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|vol_ctrl[6]~6_combout\,
	datab => \i_pixcounter|hcnti\(6),
	datad => VCC,
	cin => \inst3|LessThan4~11_cout\,
	cout => \inst3|LessThan4~13_cout\);

-- Location: LCCOMB_X26_Y23_N24
\inst3|LessThan4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~15_cout\ = CARRY((\inst3|vol_ctrl[7]~8_combout\ & ((!\inst3|LessThan4~13_cout\) # (!\i_pixcounter|hcnti\(7)))) # (!\inst3|vol_ctrl[7]~8_combout\ & (!\i_pixcounter|hcnti\(7) & !\inst3|LessThan4~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|vol_ctrl[7]~8_combout\,
	datab => \i_pixcounter|hcnti\(7),
	datad => VCC,
	cin => \inst3|LessThan4~13_cout\,
	cout => \inst3|LessThan4~15_cout\);

-- Location: LCCOMB_X26_Y23_N26
\inst3|LessThan4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~17_cout\ = CARRY((\inst3|vol_ctrl[8]~10_combout\ & (\i_pixcounter|hcnti\(8) & !\inst3|LessThan4~15_cout\)) # (!\inst3|vol_ctrl[8]~10_combout\ & ((\i_pixcounter|hcnti\(8)) # (!\inst3|LessThan4~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|vol_ctrl[8]~10_combout\,
	datab => \i_pixcounter|hcnti\(8),
	datad => VCC,
	cin => \inst3|LessThan4~15_cout\,
	cout => \inst3|LessThan4~17_cout\);

-- Location: LCCOMB_X26_Y23_N28
\inst3|LessThan4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~18_combout\ = (\i_pixcounter|hcnti\(9) & ((\inst3|LessThan4~17_cout\) # (!\inst3|vol_ctrl[9]~12_combout\))) # (!\i_pixcounter|hcnti\(9) & (\inst3|LessThan4~17_cout\ & !\inst3|vol_ctrl[9]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(9),
	datad => \inst3|vol_ctrl[9]~12_combout\,
	cin => \inst3|LessThan4~17_cout\,
	combout => \inst3|LessThan4~18_combout\);

-- Location: LCCOMB_X29_Y23_N28
\inst3|pixcode_out[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~24_combout\ = ((!\inst3|Add0~0_combout\ & \inst3|LessThan4~18_combout\)) # (!\inst3|pixcode_out~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|pixcode_out~14_combout\,
	datac => \inst3|Add0~0_combout\,
	datad => \inst3|LessThan4~18_combout\,
	combout => \inst3|pixcode_out[1]~24_combout\);

-- Location: LCCOMB_X27_Y21_N28
\inst3|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add2~1_combout\ = \inst|current_panning\(0) $ (\inst|current_panning\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|current_panning\(0),
	datad => \inst|current_panning\(1),
	combout => \inst3|Add2~1_combout\);

-- Location: LCCOMB_X27_Y21_N0
\inst3|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add4~0_combout\ = (\inst|current_panning\(0) & (\inst|current_panning\(3) $ (GND))) # (!\inst|current_panning\(0) & (!\inst|current_panning\(3) & VCC))
-- \inst3|Add4~1\ = CARRY((\inst|current_panning\(0) & !\inst|current_panning\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(0),
	datab => \inst|current_panning\(3),
	datad => VCC,
	combout => \inst3|Add4~0_combout\,
	cout => \inst3|Add4~1\);

-- Location: LCCOMB_X27_Y21_N2
\inst3|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add4~2_combout\ = (\inst|current_panning\(3) & ((\inst3|Add2~1_combout\ & (!\inst3|Add4~1\)) # (!\inst3|Add2~1_combout\ & ((\inst3|Add4~1\) # (GND))))) # (!\inst|current_panning\(3) & ((\inst3|Add2~1_combout\ & (\inst3|Add4~1\ & VCC)) # 
-- (!\inst3|Add2~1_combout\ & (!\inst3|Add4~1\))))
-- \inst3|Add4~3\ = CARRY((\inst|current_panning\(3) & ((!\inst3|Add4~1\) # (!\inst3|Add2~1_combout\))) # (!\inst|current_panning\(3) & (!\inst3|Add2~1_combout\ & !\inst3|Add4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|current_panning\(3),
	datab => \inst3|Add2~1_combout\,
	datad => VCC,
	cin => \inst3|Add4~1\,
	combout => \inst3|Add4~2_combout\,
	cout => \inst3|Add4~3\);

-- Location: LCCOMB_X27_Y21_N4
\inst3|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add4~4_combout\ = ((\inst3|Add2~2_combout\ $ (\inst|current_panning\(3) $ (\inst3|Add4~3\)))) # (GND)
-- \inst3|Add4~5\ = CARRY((\inst3|Add2~2_combout\ & ((!\inst3|Add4~3\) # (!\inst|current_panning\(3)))) # (!\inst3|Add2~2_combout\ & (!\inst|current_panning\(3) & !\inst3|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add2~2_combout\,
	datab => \inst|current_panning\(3),
	datad => VCC,
	cin => \inst3|Add4~3\,
	combout => \inst3|Add4~4_combout\,
	cout => \inst3|Add4~5\);

-- Location: LCCOMB_X27_Y21_N12
\inst3|Add6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add6~1_cout\ = CARRY(\inst|current_panning\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|current_panning\(3),
	datad => VCC,
	cout => \inst3|Add6~1_cout\);

-- Location: LCCOMB_X27_Y21_N14
\inst3|Add6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add6~3_cout\ = CARRY((\inst3|Add4~0_combout\ & !\inst3|Add6~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Add4~0_combout\,
	datad => VCC,
	cin => \inst3|Add6~1_cout\,
	cout => \inst3|Add6~3_cout\);

-- Location: LCCOMB_X27_Y21_N18
\inst3|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add6~6_combout\ = (\inst3|Add4~4_combout\ & ((\inst3|Add6~5\) # (GND))) # (!\inst3|Add4~4_combout\ & (!\inst3|Add6~5\))
-- \inst3|Add6~7\ = CARRY((\inst3|Add4~4_combout\) # (!\inst3|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Add4~4_combout\,
	datad => VCC,
	cin => \inst3|Add6~5\,
	combout => \inst3|Add6~6_combout\,
	cout => \inst3|Add6~7\);

-- Location: LCCOMB_X26_Y21_N28
\inst3|LessThan6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~10_combout\ = (\inst3|LessThan6~9_combout\ & (((\inst1|process_0~0_combout\ & \inst3|Add6~6_combout\)) # (!\i_linecounter|vcnti\(7)))) # (!\inst3|LessThan6~9_combout\ & (\inst1|process_0~0_combout\ & (!\i_linecounter|vcnti\(7) & 
-- \inst3|Add6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|LessThan6~9_combout\,
	datab => \inst1|process_0~0_combout\,
	datac => \i_linecounter|vcnti\(7),
	datad => \inst3|Add6~6_combout\,
	combout => \inst3|LessThan6~10_combout\);

-- Location: LCCOMB_X27_Y21_N8
\inst3|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add4~8_combout\ = ((\inst3|Add2~3_combout\ $ (\inst|current_panning\(3) $ (!\inst3|Add4~7\)))) # (GND)
-- \inst3|Add4~9\ = CARRY((\inst3|Add2~3_combout\ & (!\inst|current_panning\(3) & !\inst3|Add4~7\)) # (!\inst3|Add2~3_combout\ & ((!\inst3|Add4~7\) # (!\inst|current_panning\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add2~3_combout\,
	datab => \inst|current_panning\(3),
	datad => VCC,
	cin => \inst3|Add4~7\,
	combout => \inst3|Add4~8_combout\,
	cout => \inst3|Add4~9\);

-- Location: LCCOMB_X27_Y21_N22
\inst3|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add6~10_combout\ = (\inst3|Add4~8_combout\ & ((\inst3|Add6~9\) # (GND))) # (!\inst3|Add4~8_combout\ & (!\inst3|Add6~9\))
-- \inst3|Add6~11\ = CARRY((\inst3|Add4~8_combout\) # (!\inst3|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Add4~8_combout\,
	datad => VCC,
	cin => \inst3|Add6~9\,
	combout => \inst3|Add6~10_combout\,
	cout => \inst3|Add6~11\);

-- Location: LCCOMB_X26_Y21_N4
\inst3|pixcode_out[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~31_combout\ = (\i_linecounter|vcnti\(9) & (\inst3|Add6~8_combout\ & (!\i_linecounter|vcnti\(8) & \inst3|Add6~10_combout\))) # (!\i_linecounter|vcnti\(9) & ((\inst3|Add6~10_combout\) # ((\inst3|Add6~8_combout\ & 
-- !\i_linecounter|vcnti\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add6~8_combout\,
	datab => \i_linecounter|vcnti\(8),
	datac => \i_linecounter|vcnti\(9),
	datad => \inst3|Add6~10_combout\,
	combout => \inst3|pixcode_out[1]~31_combout\);

-- Location: LCCOMB_X27_Y21_N24
\inst3|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add6~12_combout\ = (\inst3|Add4~10_combout\ & (!\inst3|Add6~11\ & VCC)) # (!\inst3|Add4~10_combout\ & (\inst3|Add6~11\ $ (GND)))
-- \inst3|Add6~13\ = CARRY((!\inst3|Add4~10_combout\ & !\inst3|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add4~10_combout\,
	datad => VCC,
	cin => \inst3|Add6~11\,
	combout => \inst3|Add6~12_combout\,
	cout => \inst3|Add6~13\);

-- Location: LCCOMB_X26_Y21_N14
\inst3|pixcode_out[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~32_combout\ = (\inst1|process_0~0_combout\ & ((\inst3|pixcode_out[1]~31_combout\) # (\inst3|Add6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|process_0~0_combout\,
	datac => \inst3|pixcode_out[1]~31_combout\,
	datad => \inst3|Add6~12_combout\,
	combout => \inst3|pixcode_out[1]~32_combout\);

-- Location: LCCOMB_X25_Y20_N4
\inst3|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan8~1_combout\ = (\i_pixcounter|hcnti\(1) & \inst3|LessThan8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(1),
	datad => \inst3|LessThan8~0_combout\,
	combout => \inst3|LessThan8~1_combout\);

-- Location: LCCOMB_X26_Y20_N4
\inst3|pixcode_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~19_combout\ = (\i_pixcounter|hcnti\(7)) # (((\inst3|LessThan8~1_combout\ & \i_pixcounter|hcnti\(6))) # (!\inst3|LessThan7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(7),
	datab => \inst3|LessThan8~1_combout\,
	datac => \i_pixcounter|hcnti\(6),
	datad => \inst3|LessThan7~1_combout\,
	combout => \inst3|pixcode_out~19_combout\);

-- Location: LCCOMB_X26_Y20_N6
\inst3|pixcode_out~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out~20_combout\ = (\inst3|pixcode_out~18_combout\) # ((\inst3|pixcode_out~19_combout\) # ((!\i_pixcounter|hcnti\(6) & \inst3|LessThan7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out~18_combout\,
	datab => \inst3|pixcode_out~19_combout\,
	datac => \i_pixcounter|hcnti\(6),
	datad => \inst3|LessThan7~3_combout\,
	combout => \inst3|pixcode_out~20_combout\);

-- Location: LCCOMB_X27_Y21_N10
\inst3|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add4~10_combout\ = \inst3|Add2~3_combout\ $ (\inst|current_panning\(3) $ (\inst3|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add2~3_combout\,
	datab => \inst|current_panning\(3),
	cin => \inst3|Add4~9\,
	combout => \inst3|Add4~10_combout\);

-- Location: LCCOMB_X27_Y21_N26
\inst3|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add6~14_combout\ = \inst3|Add6~13\ $ (!\inst3|Add4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst3|Add4~10_combout\,
	cin => \inst3|Add6~13\,
	combout => \inst3|Add6~14_combout\);

-- Location: LCCOMB_X26_Y21_N8
\inst3|pixcode_out[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~33_combout\ = (\inst3|pixcode_out[1]~30_combout\ & (!\inst3|pixcode_out~20_combout\ & ((\inst3|Add6~14_combout\) # (!\inst3|pixcode_out[1]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~30_combout\,
	datab => \inst3|pixcode_out[1]~32_combout\,
	datac => \inst3|pixcode_out~20_combout\,
	datad => \inst3|Add6~14_combout\,
	combout => \inst3|pixcode_out[1]~33_combout\);

-- Location: LCCOMB_X26_Y21_N6
\inst3|LessThan6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~11_combout\ = (\inst1|process_0~0_combout\ & (!\inst3|Add6~14_combout\ & (\inst3|Add6~10_combout\ $ (!\i_linecounter|vcnti\(9))))) # (!\inst1|process_0~0_combout\ & (((!\i_linecounter|vcnti\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add6~10_combout\,
	datab => \inst1|process_0~0_combout\,
	datac => \i_linecounter|vcnti\(9),
	datad => \inst3|Add6~14_combout\,
	combout => \inst3|LessThan6~11_combout\);

-- Location: LCCOMB_X26_Y21_N16
\inst3|LessThan6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan6~12_combout\ = (\inst3|LessThan6~11_combout\ & (\i_linecounter|vcnti\(8) $ (((!\inst1|process_0~0_combout\) # (!\inst3|Add6~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add6~8_combout\,
	datab => \inst1|process_0~0_combout\,
	datac => \i_linecounter|vcnti\(8),
	datad => \inst3|LessThan6~11_combout\,
	combout => \inst3|LessThan6~12_combout\);

-- Location: LCCOMB_X26_Y21_N2
\inst3|pixcode_out[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~34_combout\ = (\inst3|pixcode_out[1]~29_combout\ & (((\inst3|LessThan6~10_combout\ & \inst3|LessThan6~12_combout\)) # (!\inst3|pixcode_out[1]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~29_combout\,
	datab => \inst3|LessThan6~10_combout\,
	datac => \inst3|pixcode_out[1]~33_combout\,
	datad => \inst3|LessThan6~12_combout\,
	combout => \inst3|pixcode_out[1]~34_combout\);

-- Location: LCCOMB_X25_Y23_N28
\inst3|pixcode_out[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~48_combout\ = (\inst3|pixcode_out[1]~47_combout\ & (((\inst3|pixcode_out[1]~24_combout\ & \inst3|pixcode_out[1]~34_combout\)) # (!\inst3|pixcode_out[1]~22_combout\))) # (!\inst3|pixcode_out[1]~47_combout\ & 
-- (((\inst3|pixcode_out[1]~24_combout\ & \inst3|pixcode_out[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~47_combout\,
	datab => \inst3|pixcode_out[1]~22_combout\,
	datac => \inst3|pixcode_out[1]~24_combout\,
	datad => \inst3|pixcode_out[1]~34_combout\,
	combout => \inst3|pixcode_out[1]~48_combout\);

-- Location: LCCOMB_X25_Y23_N10
\i_RGB_gen|vga_b[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_b[7]~0_combout\ = (\inst3|pixcode_out[1]~48_combout\ & (\i_pixreg|pixcode2\(6))) # (!\inst3|pixcode_out[1]~48_combout\ & ((\inst3|pixcode_out[6]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixreg|pixcode2\(6),
	datac => \inst3|pixcode_out[6]~23_combout\,
	datad => \inst3|pixcode_out[1]~48_combout\,
	combout => \i_RGB_gen|vga_b[7]~0_combout\);

-- Location: LCCOMB_X24_Y23_N0
\i_RGB_gen|vga_b[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_b[7]~feeder_combout\ = \i_RGB_gen|vga_b[7]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RGB_gen|vga_b[7]~0_combout\,
	combout => \i_RGB_gen|vga_b[7]~feeder_combout\);

-- Location: IOIBUF_X0_Y22_N22
\sram_data[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(9),
	o => \sram_data[9]~input_o\);

-- Location: IOIBUF_X1_Y0_N1
\sram_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(1),
	o => \sram_data[1]~input_o\);

-- Location: LCCOMB_X24_Y20_N16
\i_pixreg|pixcode2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixreg|pixcode2~1_combout\ = (\i_pixcounter|hcnti\(0) & (\sram_data[9]~input_o\)) # (!\i_pixcounter|hcnti\(0) & ((\sram_data[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(0),
	datac => \sram_data[9]~input_o\,
	datad => \sram_data[1]~input_o\,
	combout => \i_pixreg|pixcode2~1_combout\);

-- Location: FF_X24_Y20_N17
\i_pixreg|pixcode2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixreg|pixcode2~1_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixreg|pixcode2\(1));

-- Location: LCCOMB_X24_Y23_N16
\i_RGB_gen|vga_b[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_b[2]~5_combout\ = (\inst3|pixcode_out[1]~48_combout\ & ((\i_pixreg|pixcode2\(1)))) # (!\inst3|pixcode_out[1]~48_combout\ & (\inst3|pixcode_out[1]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~51_combout\,
	datab => \i_pixreg|pixcode2\(1),
	datad => \inst3|pixcode_out[1]~48_combout\,
	combout => \i_RGB_gen|vga_b[2]~5_combout\);

-- Location: LCCOMB_X26_Y22_N16
\inst3|process_3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~29_combout\ = (\inst3|process_3~14_combout\) # ((\inst3|process_3~16_combout\) # (\inst3|process_3~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~14_combout\,
	datac => \inst3|process_3~16_combout\,
	datad => \inst3|process_3~17_combout\,
	combout => \inst3|process_3~29_combout\);

-- Location: LCCOMB_X26_Y22_N18
\inst3|LessThan36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan36~0_combout\ = (\i_pixcounter|hcnti\(4)) # (\i_pixcounter|hcnti\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(4),
	datac => \i_pixcounter|hcnti\(5),
	combout => \inst3|LessThan36~0_combout\);

-- Location: LCCOMB_X26_Y20_N16
\inst3|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~0_combout\ = (!\i_pixcounter|hcnti\(6) & !\i_pixcounter|hcnti\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_pixcounter|hcnti\(6),
	datad => \i_pixcounter|hcnti\(7),
	combout => \inst3|LessThan7~0_combout\);

-- Location: LCCOMB_X26_Y20_N26
\inst3|process_3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~30_combout\ = (\i_pixcounter|hcnti\(9)) # ((\i_pixcounter|hcnti\(8) & ((\inst3|LessThan36~0_combout\) # (!\inst3|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(8),
	datab => \i_pixcounter|hcnti\(9),
	datac => \inst3|LessThan36~0_combout\,
	datad => \inst3|LessThan7~0_combout\,
	combout => \inst3|process_3~30_combout\);

-- Location: LCCOMB_X26_Y20_N12
\inst3|LessThan12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|LessThan12~0_combout\ = (((!\inst3|LessThan8~0_combout\) # (!\i_pixcounter|hcnti\(1))) # (!\i_pixcounter|hcnti\(6))) # (!\i_pixcounter|hcnti\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(7),
	datab => \i_pixcounter|hcnti\(6),
	datac => \i_pixcounter|hcnti\(1),
	datad => \inst3|LessThan8~0_combout\,
	combout => \inst3|LessThan12~0_combout\);

-- Location: LCCOMB_X26_Y20_N30
\inst3|process_3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~31_combout\ = (\inst3|process_3~29_combout\) # ((\inst3|process_3~30_combout\) # ((!\i_pixcounter|hcnti\(8) & \inst3|LessThan12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(8),
	datab => \inst3|process_3~29_combout\,
	datac => \inst3|process_3~30_combout\,
	datad => \inst3|LessThan12~0_combout\,
	combout => \inst3|process_3~31_combout\);

-- Location: LCCOMB_X25_Y20_N16
\inst3|process_3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~22_combout\ = (\i_pixcounter|hcnti\(5) & ((\i_pixcounter|hcnti\(4)) # ((\i_pixcounter|hcnti\(2) & \i_pixcounter|hcnti\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(2),
	datab => \i_pixcounter|hcnti\(4),
	datac => \i_pixcounter|hcnti\(5),
	datad => \i_pixcounter|hcnti\(3),
	combout => \inst3|process_3~22_combout\);

-- Location: LCCOMB_X24_Y21_N30
\inst3|process_3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~37_combout\ = (\i_pixcounter|hcnti\(5)) # ((\inst3|process_3~4_combout\ & ((\i_pixcounter|hcnti\(2)) # (\i_pixcounter|hcnti\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(2),
	datab => \i_pixcounter|hcnti\(5),
	datac => \i_pixcounter|hcnti\(1),
	datad => \inst3|process_3~4_combout\,
	combout => \inst3|process_3~37_combout\);

-- Location: LCCOMB_X25_Y21_N2
\inst3|process_3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~39_combout\ = (\inst3|process_3~38_combout\ & (!\inst3|process_3~22_combout\ & (\inst3|process_3~37_combout\ & !\inst3|process_3~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~38_combout\,
	datab => \inst3|process_3~22_combout\,
	datac => \inst3|process_3~37_combout\,
	datad => \inst3|process_3~29_combout\,
	combout => \inst3|process_3~39_combout\);

-- Location: LCCOMB_X25_Y22_N18
\inst3|pixcode_out[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~38_combout\ = (\inst3|process_3~36_combout\ & (!\inst3|process_3~42_combout\ & (\inst3|process_3~31_combout\ & !\inst3|process_3~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~36_combout\,
	datab => \inst3|process_3~42_combout\,
	datac => \inst3|process_3~31_combout\,
	datad => \inst3|process_3~39_combout\,
	combout => \inst3|pixcode_out[1]~38_combout\);

-- Location: LCCOMB_X25_Y20_N22
\inst3|process_3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~20_combout\ = (!\inst3|LessThan8~1_combout\ & ((\i_pixcounter|hcnti\(4)) # ((\i_pixcounter|hcnti\(3) & !\inst3|process_3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(3),
	datab => \i_pixcounter|hcnti\(4),
	datac => \inst3|LessThan8~1_combout\,
	datad => \inst3|process_3~19_combout\,
	combout => \inst3|process_3~20_combout\);

-- Location: LCCOMB_X26_Y22_N22
\inst3|process_3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~48_combout\ = (\i_pixcounter|hcnti\(6) & (\inst3|process_3~20_combout\ & (\i_pixcounter|hcnti\(5) & \inst3|process_3~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(6),
	datab => \inst3|process_3~20_combout\,
	datac => \i_pixcounter|hcnti\(5),
	datad => \inst3|process_3~18_combout\,
	combout => \inst3|process_3~48_combout\);

-- Location: LCCOMB_X49_Y27_N0
\inst3|pixcode_out[1]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~45_combout\ = (\inst3|process_3~48_combout\ & (((!\inst|MIDI\(8))))) # (!\inst3|process_3~48_combout\ & (\inst3|process_3~46_combout\ & (!\inst|MIDI\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~46_combout\,
	datab => \inst|MIDI\(9),
	datac => \inst3|process_3~48_combout\,
	datad => \inst|MIDI\(8),
	combout => \inst3|pixcode_out[1]~45_combout\);

-- Location: LCCOMB_X25_Y20_N14
\inst3|process_3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~44_combout\ = (!\i_pixcounter|hcnti\(3) & (!\i_pixcounter|hcnti\(4) & (!\i_pixcounter|hcnti\(2) & !\i_pixcounter|hcnti\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(3),
	datab => \i_pixcounter|hcnti\(4),
	datac => \i_pixcounter|hcnti\(2),
	datad => \i_pixcounter|hcnti\(1),
	combout => \inst3|process_3~44_combout\);

-- Location: LCCOMB_X26_Y22_N0
\inst3|process_3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~9_combout\ = (\i_pixcounter|hcnti\(8) & !\i_pixcounter|hcnti\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_pixcounter|hcnti\(8),
	datad => \i_pixcounter|hcnti\(9),
	combout => \inst3|process_3~9_combout\);

-- Location: LCCOMB_X26_Y22_N6
\inst3|process_3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~43_combout\ = (!\i_pixcounter|hcnti\(6) & (\inst3|process_3~9_combout\ & (\i_pixcounter|hcnti\(7) & \inst3|LessThan36~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(6),
	datab => \inst3|process_3~9_combout\,
	datac => \i_pixcounter|hcnti\(7),
	datad => \inst3|LessThan36~0_combout\,
	combout => \inst3|process_3~43_combout\);

-- Location: LCCOMB_X26_Y22_N24
\inst3|process_3~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|process_3~45_combout\ = (!\inst3|process_3~29_combout\ & (\inst3|process_3~43_combout\ & ((\inst3|process_3~44_combout\) # (!\i_pixcounter|hcnti\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixcounter|hcnti\(5),
	datab => \inst3|process_3~29_combout\,
	datac => \inst3|process_3~44_combout\,
	datad => \inst3|process_3~43_combout\,
	combout => \inst3|process_3~45_combout\);

-- Location: LCCOMB_X25_Y22_N28
\inst3|pixcode_out[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~44_combout\ = (\inst3|pixcode_out[6]~0_combout\ & ((\inst3|process_3~45_combout\ & ((!\inst|MIDI\(10)))) # (!\inst3|process_3~45_combout\ & (\inst3|pixcode_out[1]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~43_combout\,
	datab => \inst3|pixcode_out[6]~0_combout\,
	datac => \inst|MIDI\(10),
	datad => \inst3|process_3~45_combout\,
	combout => \inst3|pixcode_out[1]~44_combout\);

-- Location: LCCOMB_X25_Y22_N30
\inst3|pixcode_out[1]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~46_combout\ = (\inst3|pixcode_out[1]~41_combout\) # ((\inst3|pixcode_out[6]~1_combout\ & ((\inst3|pixcode_out[1]~45_combout\) # (\inst3|pixcode_out[1]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~41_combout\,
	datab => \inst3|pixcode_out[6]~1_combout\,
	datac => \inst3|pixcode_out[1]~45_combout\,
	datad => \inst3|pixcode_out[1]~44_combout\,
	combout => \inst3|pixcode_out[1]~46_combout\);

-- Location: LCCOMB_X25_Y22_N24
\inst3|pixcode_out[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~37_combout\ = (\inst3|pixcode_out[1]~36_combout\) # ((\inst3|pixcode_out[1]~2_combout\ & (!\inst3|process_3~31_combout\ & !\inst|MIDI\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~36_combout\,
	datab => \inst3|pixcode_out[1]~2_combout\,
	datac => \inst3|process_3~31_combout\,
	datad => \inst|MIDI\(3),
	combout => \inst3|pixcode_out[1]~37_combout\);

-- Location: LCCOMB_X25_Y22_N8
\inst3|pixcode_out[1]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[1]~47_combout\ = (\inst3|pixcode_out[1]~35_combout\) # ((\inst3|pixcode_out[1]~37_combout\) # ((\inst3|pixcode_out[1]~38_combout\ & \inst3|pixcode_out[1]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~35_combout\,
	datab => \inst3|pixcode_out[1]~38_combout\,
	datac => \inst3|pixcode_out[1]~46_combout\,
	datad => \inst3|pixcode_out[1]~37_combout\,
	combout => \inst3|pixcode_out[1]~47_combout\);

-- Location: LCCOMB_X25_Y23_N0
\inst3|pixcode_out[7]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[7]~52_combout\ = (\inst3|pixcode_out[1]~22_combout\) # (!\inst3|pixcode_out[1]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|pixcode_out[1]~22_combout\,
	datad => \inst3|pixcode_out[1]~47_combout\,
	combout => \inst3|pixcode_out[7]~52_combout\);

-- Location: IOIBUF_X3_Y0_N15
\sram_data[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(15),
	o => \sram_data[15]~input_o\);

-- Location: IOIBUF_X20_Y0_N8
\sram_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(7),
	o => \sram_data[7]~input_o\);

-- Location: LCCOMB_X25_Y23_N14
\i_pixreg|pixcode2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixreg|pixcode2~2_combout\ = (\i_pixcounter|hcnti\(0) & (\sram_data[15]~input_o\)) # (!\i_pixcounter|hcnti\(0) & ((\sram_data[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(0),
	datac => \sram_data[15]~input_o\,
	datad => \sram_data[7]~input_o\,
	combout => \i_pixreg|pixcode2~2_combout\);

-- Location: FF_X25_Y23_N15
\i_pixreg|pixcode2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixreg|pixcode2~2_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixreg|pixcode2\(7));

-- Location: LCCOMB_X25_Y23_N18
\inst3|pixcode_out[7]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[7]~53_combout\ = (\i_pixreg|pixcode2\(7)) # ((\inst3|pixcode_out[7]~52_combout\ & ((!\inst3|pixcode_out[1]~34_combout\) # (!\inst3|pixcode_out[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~24_combout\,
	datab => \inst3|pixcode_out[7]~52_combout\,
	datac => \i_pixreg|pixcode2\(7),
	datad => \inst3|pixcode_out[1]~34_combout\,
	combout => \inst3|pixcode_out[7]~53_combout\);

-- Location: FF_X24_Y23_N1
\i_RGB_gen|vga_b[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_b[7]~feeder_combout\,
	asdata => \i_RGB_gen|vga_b[2]~5_combout\,
	sload => \inst3|pixcode_out[7]~53_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_b\(7));

-- Location: LCCOMB_X25_Y22_N0
\inst3|pixcode_out[5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[5]~54_combout\ = (!\inst3|pixcode_out[1]~22_combout\ & (((!\inst3|process_3~48_combout\ & \inst3|pixcode_out[6]~1_combout\)) # (!\inst3|pixcode_out[1]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~48_combout\,
	datab => \inst3|pixcode_out[6]~1_combout\,
	datac => \inst3|pixcode_out[1]~22_combout\,
	datad => \inst3|pixcode_out[1]~38_combout\,
	combout => \inst3|pixcode_out[5]~54_combout\);

-- Location: LCCOMB_X25_Y23_N24
\i_RGB_gen|vga_b[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_b[6]~1_combout\ = (\inst3|pixcode_out[1]~48_combout\ & (\i_pixreg|pixcode2\(5))) # (!\inst3|pixcode_out[1]~48_combout\ & ((\inst3|pixcode_out[5]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixreg|pixcode2\(5),
	datab => \inst3|pixcode_out[5]~54_combout\,
	datad => \inst3|pixcode_out[1]~48_combout\,
	combout => \i_RGB_gen|vga_b[6]~1_combout\);

-- Location: LCCOMB_X25_Y22_N10
\inst3|pixcode_out[0]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[0]~55_combout\ = (\inst3|pixcode_out[1]~22_combout\) # (!\inst3|pixcode_out[1]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|pixcode_out[1]~22_combout\,
	datad => \inst3|pixcode_out[1]~38_combout\,
	combout => \inst3|pixcode_out[0]~55_combout\);

-- Location: LCCOMB_X24_Y23_N26
\i_RGB_gen|vga_b[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_b[1]~6_combout\ = (\inst3|pixcode_out[1]~48_combout\ & (\i_pixreg|pixcode2\(0))) # (!\inst3|pixcode_out[1]~48_combout\ & ((!\inst3|pixcode_out[0]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixreg|pixcode2\(0),
	datab => \inst3|pixcode_out[0]~55_combout\,
	datad => \inst3|pixcode_out[1]~48_combout\,
	combout => \i_RGB_gen|vga_b[1]~6_combout\);

-- Location: FF_X25_Y23_N25
\i_RGB_gen|vga_b[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_b[6]~1_combout\,
	asdata => \i_RGB_gen|vga_b[1]~6_combout\,
	sload => \inst3|pixcode_out[7]~53_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_b\(6));

-- Location: IOIBUF_X0_Y7_N8
\sram_data[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(12),
	o => \sram_data[12]~input_o\);

-- Location: IOIBUF_X7_Y0_N15
\sram_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(4),
	o => \sram_data[4]~input_o\);

-- Location: LCCOMB_X24_Y20_N20
\i_pixreg|pixcode2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixreg|pixcode2~5_combout\ = (\i_pixcounter|hcnti\(0) & (\sram_data[12]~input_o\)) # (!\i_pixcounter|hcnti\(0) & ((\sram_data[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(0),
	datac => \sram_data[12]~input_o\,
	datad => \sram_data[4]~input_o\,
	combout => \i_pixreg|pixcode2~5_combout\);

-- Location: FF_X24_Y20_N21
\i_pixreg|pixcode2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixreg|pixcode2~5_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixreg|pixcode2\(4));

-- Location: LCCOMB_X24_Y23_N10
\i_RGB_gen|vga_b[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_b[5]~2_combout\ = (\inst3|pixcode_out[1]~48_combout\ & ((\i_pixreg|pixcode2\(4)))) # (!\inst3|pixcode_out[1]~48_combout\ & (\inst3|pixcode_out[4]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[4]~58_combout\,
	datab => \i_pixreg|pixcode2\(4),
	datad => \inst3|pixcode_out[1]~48_combout\,
	combout => \i_RGB_gen|vga_b[5]~2_combout\);

-- Location: FF_X24_Y23_N11
\i_RGB_gen|vga_b[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_b[5]~2_combout\,
	asdata => \i_RGB_gen|vga_b[2]~5_combout\,
	sload => \inst3|pixcode_out[7]~53_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_b\(5));

-- Location: LCCOMB_X25_Y22_N12
\inst3|pixcode_out[4]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[4]~57_combout\ = (\inst3|process_3~31_combout\ & \inst3|process_3~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~31_combout\,
	datac => \inst3|process_3~36_combout\,
	combout => \inst3|pixcode_out[4]~57_combout\);

-- Location: LCCOMB_X25_Y21_N26
\inst3|pixcode_out[3]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[3]~59_combout\ = (\inst3|process_3~23_combout\) # ((\inst3|process_3~28_combout\) # ((\inst3|process_3~26_combout\) # (\inst3|process_3~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|process_3~23_combout\,
	datab => \inst3|process_3~28_combout\,
	datac => \inst3|process_3~26_combout\,
	datad => \inst3|process_3~39_combout\,
	combout => \inst3|pixcode_out[3]~59_combout\);

-- Location: LCCOMB_X25_Y21_N20
\inst3|pixcode_out[3]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|pixcode_out[3]~60_combout\ = (\inst3|pixcode_out[1]~22_combout\) # ((!\inst3|process_3~42_combout\ & ((\inst3|pixcode_out[3]~59_combout\) # (!\inst3|pixcode_out[4]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|pixcode_out[1]~22_combout\,
	datab => \inst3|pixcode_out[4]~57_combout\,
	datac => \inst3|process_3~42_combout\,
	datad => \inst3|pixcode_out[3]~59_combout\,
	combout => \inst3|pixcode_out[3]~60_combout\);

-- Location: LCCOMB_X24_Y23_N12
\i_RGB_gen|vga_b[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_b[4]~3_combout\ = (\inst3|pixcode_out[1]~48_combout\ & (\i_pixreg|pixcode2\(3))) # (!\inst3|pixcode_out[1]~48_combout\ & ((\inst3|pixcode_out[3]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixreg|pixcode2\(3),
	datab => \inst3|pixcode_out[3]~60_combout\,
	datad => \inst3|pixcode_out[1]~48_combout\,
	combout => \i_RGB_gen|vga_b[4]~3_combout\);

-- Location: FF_X24_Y23_N13
\i_RGB_gen|vga_b[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_b[4]~3_combout\,
	asdata => \i_RGB_gen|vga_b[1]~6_combout\,
	sload => \inst3|pixcode_out[7]~53_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_b\(4));

-- Location: LCCOMB_X24_Y23_N22
\i_RGB_gen|vga_b[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_b[3]~4_combout\ = (\inst3|pixcode_out[1]~48_combout\ & (\i_pixreg|pixcode2\(2))) # (!\inst3|pixcode_out[1]~48_combout\ & ((\inst3|pixcode_out[3]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixreg|pixcode2\(2),
	datab => \inst3|pixcode_out[3]~60_combout\,
	datad => \inst3|pixcode_out[1]~48_combout\,
	combout => \i_RGB_gen|vga_b[3]~4_combout\);

-- Location: FF_X24_Y23_N23
\i_RGB_gen|vga_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_b[3]~4_combout\,
	asdata => \i_RGB_gen|vga_b[2]~5_combout\,
	sload => \inst3|pixcode_out[7]~53_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_b\(3));

-- Location: FF_X24_Y23_N17
\i_RGB_gen|vga_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_b[2]~5_combout\,
	asdata => \i_RGB_gen|vga_b[1]~6_combout\,
	sload => \inst3|pixcode_out[7]~53_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_b\(2));

-- Location: FF_X24_Y23_N27
\i_RGB_gen|vga_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_b[1]~6_combout\,
	asdata => \i_RGB_gen|vga_b[2]~5_combout\,
	sload => \inst3|pixcode_out[7]~53_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_b\(1));

-- Location: LCCOMB_X24_Y23_N20
\i_RGB_gen|vga_b~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_b~7_combout\ = (\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[1]~6_combout\)) # (!\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|pixcode_out[7]~53_combout\,
	datac => \i_RGB_gen|vga_b[1]~6_combout\,
	datad => \i_RGB_gen|vga_b[7]~0_combout\,
	combout => \i_RGB_gen|vga_b~7_combout\);

-- Location: FF_X24_Y23_N21
\i_RGB_gen|vga_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_b~7_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_b\(0));

-- Location: LCCOMB_X24_Y23_N30
\i_RGB_gen|vga_g~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_g~1_combout\ = (\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[5]~2_combout\)) # (!\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RGB_gen|vga_b[5]~2_combout\,
	datab => \inst3|pixcode_out[7]~53_combout\,
	datad => \i_RGB_gen|vga_b[7]~0_combout\,
	combout => \i_RGB_gen|vga_g~1_combout\);

-- Location: FF_X24_Y23_N31
\i_RGB_gen|vga_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_g~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_g\(7));

-- Location: LCCOMB_X25_Y23_N6
\i_RGB_gen|vga_g~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_g~2_combout\ = (\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[4]~3_combout\)) # (!\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[6]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RGB_gen|vga_b[4]~3_combout\,
	datab => \i_RGB_gen|vga_b[6]~1_combout\,
	datad => \inst3|pixcode_out[7]~53_combout\,
	combout => \i_RGB_gen|vga_g~2_combout\);

-- Location: FF_X25_Y23_N7
\i_RGB_gen|vga_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_g~2_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_g\(6));

-- Location: LCCOMB_X24_Y23_N8
\i_RGB_gen|vga_g~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_g~3_combout\ = (\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[3]~4_combout\))) # (!\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RGB_gen|vga_b[5]~2_combout\,
	datac => \i_RGB_gen|vga_b[3]~4_combout\,
	datad => \inst3|pixcode_out[7]~53_combout\,
	combout => \i_RGB_gen|vga_g~3_combout\);

-- Location: FF_X24_Y23_N9
\i_RGB_gen|vga_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_g~3_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_g\(5));

-- Location: LCCOMB_X24_Y23_N2
\i_RGB_gen|vga_g~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_g~4_combout\ = (\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[5]~2_combout\)) # (!\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[4]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RGB_gen|vga_b[5]~2_combout\,
	datab => \inst3|pixcode_out[7]~53_combout\,
	datad => \i_RGB_gen|vga_b[4]~3_combout\,
	combout => \i_RGB_gen|vga_g~4_combout\);

-- Location: FF_X24_Y23_N3
\i_RGB_gen|vga_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_g~4_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_g\(4));

-- Location: IOIBUF_X0_Y17_N15
\sram_data[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(10),
	o => \sram_data[10]~input_o\);

-- Location: IOIBUF_X9_Y0_N22
\sram_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sram_data(2),
	o => \sram_data[2]~input_o\);

-- Location: LCCOMB_X24_Y20_N24
\i_pixreg|pixcode2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_pixreg|pixcode2~7_combout\ = (\i_pixcounter|hcnti\(0) & (\sram_data[10]~input_o\)) # (!\i_pixcounter|hcnti\(0) & ((\sram_data[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_pixcounter|hcnti\(0),
	datac => \sram_data[10]~input_o\,
	datad => \sram_data[2]~input_o\,
	combout => \i_pixreg|pixcode2~7_combout\);

-- Location: FF_X24_Y20_N25
\i_pixreg|pixcode2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_pixreg|pixcode2~7_combout\,
	clrn => \KEY0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_pixreg|pixcode2\(2));

-- Location: LCCOMB_X24_Y20_N8
\i_RGB_gen|vga_g[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_g[3]~0_combout\ = (\inst3|pixcode_out[7]~53_combout\ & (\i_pixreg|pixcode2\(3))) # (!\inst3|pixcode_out[7]~53_combout\ & ((\i_pixreg|pixcode2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_pixreg|pixcode2\(3),
	datab => \i_pixreg|pixcode2\(2),
	datad => \inst3|pixcode_out[7]~53_combout\,
	combout => \i_RGB_gen|vga_g[3]~0_combout\);

-- Location: FF_X24_Y20_N9
\i_RGB_gen|vga_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_g[3]~0_combout\,
	asdata => \inst3|pixcode_out[3]~60_combout\,
	sload => \inst3|ALT_INV_pixcode_out[1]~48_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_g\(3));

-- Location: LCCOMB_X24_Y23_N4
\i_RGB_gen|vga_g~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_g~5_combout\ = (\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[3]~4_combout\))) # (!\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[2]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RGB_gen|vga_b[2]~5_combout\,
	datac => \i_RGB_gen|vga_b[3]~4_combout\,
	datad => \inst3|pixcode_out[7]~53_combout\,
	combout => \i_RGB_gen|vga_g~5_combout\);

-- Location: FF_X24_Y23_N5
\i_RGB_gen|vga_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_g~5_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_g\(2));

-- Location: LCCOMB_X24_Y23_N6
\i_RGB_gen|vga_g~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_g~6_combout\ = (\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[5]~2_combout\)) # (!\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RGB_gen|vga_b[5]~2_combout\,
	datac => \i_RGB_gen|vga_b[1]~6_combout\,
	datad => \inst3|pixcode_out[7]~53_combout\,
	combout => \i_RGB_gen|vga_g~6_combout\);

-- Location: FF_X24_Y23_N7
\i_RGB_gen|vga_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_g~6_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_g\(1));

-- Location: LCCOMB_X24_Y23_N24
\i_RGB_gen|vga_g~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_g~7_combout\ = (\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[4]~3_combout\)) # (!\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RGB_gen|vga_b[4]~3_combout\,
	datab => \inst3|pixcode_out[7]~53_combout\,
	datad => \i_RGB_gen|vga_b[7]~0_combout\,
	combout => \i_RGB_gen|vga_g~7_combout\);

-- Location: FF_X24_Y23_N25
\i_RGB_gen|vga_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_g~7_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_g\(0));

-- Location: FF_X25_Y23_N11
\i_RGB_gen|vga_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_b[7]~0_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_r\(7));

-- Location: LCCOMB_X25_Y23_N16
\i_RGB_gen|vga_r[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_r[6]~feeder_combout\ = \i_RGB_gen|vga_b[6]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RGB_gen|vga_b[6]~1_combout\,
	combout => \i_RGB_gen|vga_r[6]~feeder_combout\);

-- Location: FF_X25_Y23_N17
\i_RGB_gen|vga_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_r[6]~feeder_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_r\(6));

-- Location: LCCOMB_X24_Y23_N18
\i_RGB_gen|vga_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_r~0_combout\ = (\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[7]~0_combout\))) # (!\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RGB_gen|vga_b[5]~2_combout\,
	datab => \inst3|pixcode_out[7]~53_combout\,
	datad => \i_RGB_gen|vga_b[7]~0_combout\,
	combout => \i_RGB_gen|vga_r~0_combout\);

-- Location: FF_X24_Y23_N19
\i_RGB_gen|vga_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_r~0_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_r\(5));

-- Location: LCCOMB_X25_Y23_N2
\i_RGB_gen|vga_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_r~1_combout\ = (\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[6]~1_combout\))) # (!\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RGB_gen|vga_b[4]~3_combout\,
	datab => \i_RGB_gen|vga_b[6]~1_combout\,
	datad => \inst3|pixcode_out[7]~53_combout\,
	combout => \i_RGB_gen|vga_r~1_combout\);

-- Location: FF_X25_Y23_N3
\i_RGB_gen|vga_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_r~1_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_r\(4));

-- Location: LCCOMB_X24_Y23_N28
\i_RGB_gen|vga_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_r~2_combout\ = (\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[7]~0_combout\))) # (!\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|pixcode_out[7]~53_combout\,
	datac => \i_RGB_gen|vga_b[3]~4_combout\,
	datad => \i_RGB_gen|vga_b[7]~0_combout\,
	combout => \i_RGB_gen|vga_r~2_combout\);

-- Location: FF_X24_Y23_N29
\i_RGB_gen|vga_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_r~2_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_r\(3));

-- Location: LCCOMB_X25_Y23_N4
\i_RGB_gen|vga_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_r~3_combout\ = (\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[6]~1_combout\))) # (!\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[2]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|pixcode_out[7]~53_combout\,
	datac => \i_RGB_gen|vga_b[2]~5_combout\,
	datad => \i_RGB_gen|vga_b[6]~1_combout\,
	combout => \i_RGB_gen|vga_r~3_combout\);

-- Location: FF_X25_Y23_N5
\i_RGB_gen|vga_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_r~3_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_r\(2));

-- Location: LCCOMB_X24_Y23_N14
\i_RGB_gen|vga_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_r~4_combout\ = (\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[7]~0_combout\))) # (!\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|pixcode_out[7]~53_combout\,
	datac => \i_RGB_gen|vga_b[1]~6_combout\,
	datad => \i_RGB_gen|vga_b[7]~0_combout\,
	combout => \i_RGB_gen|vga_r~4_combout\);

-- Location: FF_X24_Y23_N15
\i_RGB_gen|vga_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_r~4_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_r\(1));

-- Location: LCCOMB_X25_Y23_N22
\i_RGB_gen|vga_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_RGB_gen|vga_r~5_combout\ = (\inst3|pixcode_out[7]~53_combout\ & ((\i_RGB_gen|vga_b[6]~1_combout\))) # (!\inst3|pixcode_out[7]~53_combout\ & (\i_RGB_gen|vga_b[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RGB_gen|vga_b[7]~0_combout\,
	datab => \i_RGB_gen|vga_b[6]~1_combout\,
	datad => \inst3|pixcode_out[7]~53_combout\,
	combout => \i_RGB_gen|vga_r~5_combout\);

-- Location: FF_X25_Y23_N23
\i_RGB_gen|vga_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fpga_clk~inputclkctrl_outclk\,
	d => \i_RGB_gen|vga_r~5_combout\,
	ena => \inst4|b2v_inst_ctrl|cntr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i_RGB_gen|vga_r\(0));

ww_hsync <= \hsync~output_o\;

ww_vsync <= \vsync~output_o\;

ww_sram_ce <= \sram_ce~output_o\;

ww_sram_oe <= \sram_oe~output_o\;

ww_sram_lb <= \sram_lb~output_o\;

ww_sram_ub <= \sram_ub~output_o\;

ww_sram_we <= \sram_we~output_o\;

ww_vga_clk <= \vga_clk~output_o\;

ww_vga_blank <= \vga_blank~output_o\;

ww_vga_sync <= \vga_sync~output_o\;

ww_dacdat <= \dacdat~output_o\;

ww_mclk <= \mclk~output_o\;

ww_bclk <= \bclk~output_o\;

ww_adclrc <= \adclrc~output_o\;

ww_daclrc <= \daclrc~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_sram_addr(19) <= \sram_addr[19]~output_o\;

ww_sram_addr(18) <= \sram_addr[18]~output_o\;

ww_sram_addr(17) <= \sram_addr[17]~output_o\;

ww_sram_addr(16) <= \sram_addr[16]~output_o\;

ww_sram_addr(15) <= \sram_addr[15]~output_o\;

ww_sram_addr(14) <= \sram_addr[14]~output_o\;

ww_sram_addr(13) <= \sram_addr[13]~output_o\;

ww_sram_addr(12) <= \sram_addr[12]~output_o\;

ww_sram_addr(11) <= \sram_addr[11]~output_o\;

ww_sram_addr(10) <= \sram_addr[10]~output_o\;

ww_sram_addr(9) <= \sram_addr[9]~output_o\;

ww_sram_addr(8) <= \sram_addr[8]~output_o\;

ww_sram_addr(7) <= \sram_addr[7]~output_o\;

ww_sram_addr(6) <= \sram_addr[6]~output_o\;

ww_sram_addr(5) <= \sram_addr[5]~output_o\;

ww_sram_addr(4) <= \sram_addr[4]~output_o\;

ww_sram_addr(3) <= \sram_addr[3]~output_o\;

ww_sram_addr(2) <= \sram_addr[2]~output_o\;

ww_sram_addr(1) <= \sram_addr[1]~output_o\;

ww_sram_addr(0) <= \sram_addr[0]~output_o\;

ww_vga_b(7) <= \vga_b[7]~output_o\;

ww_vga_b(6) <= \vga_b[6]~output_o\;

ww_vga_b(5) <= \vga_b[5]~output_o\;

ww_vga_b(4) <= \vga_b[4]~output_o\;

ww_vga_b(3) <= \vga_b[3]~output_o\;

ww_vga_b(2) <= \vga_b[2]~output_o\;

ww_vga_b(1) <= \vga_b[1]~output_o\;

ww_vga_b(0) <= \vga_b[0]~output_o\;

ww_vga_g(7) <= \vga_g[7]~output_o\;

ww_vga_g(6) <= \vga_g[6]~output_o\;

ww_vga_g(5) <= \vga_g[5]~output_o\;

ww_vga_g(4) <= \vga_g[4]~output_o\;

ww_vga_g(3) <= \vga_g[3]~output_o\;

ww_vga_g(2) <= \vga_g[2]~output_o\;

ww_vga_g(1) <= \vga_g[1]~output_o\;

ww_vga_g(0) <= \vga_g[0]~output_o\;

ww_vga_r(7) <= \vga_r[7]~output_o\;

ww_vga_r(6) <= \vga_r[6]~output_o\;

ww_vga_r(5) <= \vga_r[5]~output_o\;

ww_vga_r(4) <= \vga_r[4]~output_o\;

ww_vga_r(3) <= \vga_r[3]~output_o\;

ww_vga_r(2) <= \vga_r[2]~output_o\;

ww_vga_r(1) <= \vga_r[1]~output_o\;

ww_vga_r(0) <= \vga_r[0]~output_o\;

PS2_CLK <= \PS2_CLK~output_o\;

PS2_DAT <= \PS2_DAT~output_o\;
END structure;


