vsim -debugDB -voptargs=+acc -assertdebug -c testbench -do "log -r /*; run -all;" +UVM_TESTNAME=test_fifo
Reading pref.tcl

# 2022.4

# vsim -debugDB -voptargs="+acc" -assertdebug -c testbench -do "log -r /*; run -all;" "+UVM_TESTNAME=test_fifo" 
# Start time: 15:02:12 on Feb 25,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.testbench(fast)
# Loading /opt/intelFPGA_pro/23.1/questa_fse/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Running test: test_fifo
# UVM_INFO @ 0: reporter [RNTST] Running test test_fifo...
# UVM_INFO ../tb/FiFo.sv(20) @ 50: uvm_test_top.fifo_A [Fifo_ComponentA] Packet sent to Component B
# UVM_INFO ../tb/FiFo.sv(48) @ 100: uvm_test_top.fifo_B [Fifo_ComponentB] Component A just gave me the packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @542 
#   addr  integral  8     'h47 
#   data  integral  8     'hbc 
# -----------------------------
# UVM_INFO ../tb/FiFo.sv(20) @ 100: uvm_test_top.fifo_A [Fifo_ComponentA] Packet sent to Component B
# UVM_INFO ../tb/FiFo.sv(20) @ 150: uvm_test_top.fifo_A [Fifo_ComponentA] Packet sent to Component B
# UVM_INFO ../tb/test.sv(174) @ 150: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 160: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 170: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 180: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 190: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(48) @ 200: uvm_test_top.fifo_B [Fifo_ComponentB] Component A just gave me the packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @546 
#   addr  integral  8     'h95 
#   data  integral  8     'h14 
# -----------------------------
# UVM_INFO ../tb/FiFo.sv(20) @ 200: uvm_test_top.fifo_A [Fifo_ComponentA] Packet sent to Component B
# UVM_INFO ../tb/test.sv(174) @ 200: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 210: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 220: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 230: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 240: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(20) @ 250: uvm_test_top.fifo_A [Fifo_ComponentA] Packet sent to Component B
# UVM_INFO ../tb/test.sv(174) @ 250: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 260: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 270: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 280: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 290: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(48) @ 300: uvm_test_top.fifo_B [Fifo_ComponentB] Component A just gave me the packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @550 
#   addr  integral  8     'hc  
#   data  integral  8     'h6f 
# -----------------------------
# UVM_INFO ../tb/test.sv(174) @ 300: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 310: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 320: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 330: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 340: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(20) @ 350: uvm_test_top.fifo_A [Fifo_ComponentA] Packet sent to Component B
# UVM_INFO ../tb/test.sv(174) @ 350: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 360: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 370: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 380: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 390: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(48) @ 400: uvm_test_top.fifo_B [Fifo_ComponentB] Component A just gave me the packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @554 
#   addr  integral  8     'h54 
#   data  integral  8     'hf  
# -----------------------------
# UVM_INFO ../tb/test.sv(174) @ 400: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 410: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 420: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 430: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 440: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(20) @ 450: uvm_test_top.fifo_A [Fifo_ComponentA] Packet sent to Component B
# UVM_INFO ../tb/test.sv(174) @ 450: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 460: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 470: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 480: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 490: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(48) @ 500: uvm_test_top.fifo_B [Fifo_ComponentB] Component A just gave me the packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @558 
#   addr  integral  8     'h52 
#   data  integral  8     'hda 
# -----------------------------
# UVM_INFO ../tb/test.sv(174) @ 500: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 510: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 520: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 530: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 540: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(20) @ 550: uvm_test_top.fifo_A [Fifo_ComponentA] Packet sent to Component B
# UVM_INFO ../tb/test.sv(174) @ 550: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 560: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 570: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 580: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 590: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(48) @ 600: uvm_test_top.fifo_B [Fifo_ComponentB] Component A just gave me the packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @562 
#   addr  integral  8     'h2c 
#   data  integral  8     'h3e 
# -----------------------------
# UVM_INFO ../tb/test.sv(174) @ 600: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 610: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 620: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 630: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 640: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(20) @ 650: uvm_test_top.fifo_A [Fifo_ComponentA] Packet sent to Component B
# UVM_INFO ../tb/test.sv(174) @ 650: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 660: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 670: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 680: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 690: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(48) @ 700: uvm_test_top.fifo_B [Fifo_ComponentB] Component A just gave me the packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @566 
#   addr  integral  8     'hc2 
#   data  integral  8     'heb 
# -----------------------------
# UVM_INFO ../tb/test.sv(174) @ 700: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 710: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 720: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 730: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 740: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(20) @ 750: uvm_test_top.fifo_A [Fifo_ComponentA] Packet sent to Component B
# UVM_INFO ../tb/test.sv(174) @ 750: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 760: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 770: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 780: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 790: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(48) @ 800: uvm_test_top.fifo_B [Fifo_ComponentB] Component A just gave me the packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @570 
#   addr  integral  8     'h47 
#   data  integral  8     'hb5 
# -----------------------------
# UVM_INFO ../tb/test.sv(174) @ 800: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 810: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 820: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 830: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 840: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 850: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 860: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 870: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 880: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/test.sv(174) @ 890: uvm_test_top [test_fifo] Fifo is now full !!!
# UVM_INFO ../tb/FiFo.sv(48) @ 900: uvm_test_top.fifo_B [Fifo_ComponentB] Component A just gave me the packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @574 
#   addr  integral  8     'hcd 
#   data  integral  8     'hb8 
# -----------------------------
# UVM_INFO ../tb/FiFo.sv(48) @ 1000: uvm_test_top.fifo_B [Fifo_ComponentB] Component A just gave me the packet
# -----------------------------
# Name    Type      Size  Value
# -----------------------------
# pkt     packet    -     @578 
#   addr  integral  8     'hd3 
#   data  integral  8     'h81 
# -----------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   99
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Fifo_ComponentA]    10
# [Fifo_ComponentB]    10
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [test_fifo]    75
# ** Note: $finish    : /opt/intelFPGA_pro/23.1/questa_fse/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 us  Iteration: 55  Instance: /testbench
# End time: 15:02:12 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
