$date
	Tue Oct 29 09:14:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! Rec $end
$var reg 1 " SOut $end
$scope module u1 $end
$var wire 1 " i $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0"
1!
$end
#20
0!
1"
#40
1!
0"
#60
0!
1"
#80
1!
0"
#100
0!
1"
#120
1!
0"
