{"Josep Torrellas": [0, ["FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes", ["Rishi Agarwal", "Josep Torrellas"], "https://doi.org/10.1145/2000064.2000070", 12, "isca", 2011], ["Rebound: scalable checkpointing for coherent shared memory", ["Rishi Agarwal", "Pranav Garg", "Josep Torrellas"], "https://doi.org/10.1145/2000064.2000083", 12, "isca", 2011]], "Mattan Erez": [0, ["Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput", ["Doe Hyun Yoon", "Min Kyu Jeong", "Mattan Erez"], "https://doi.org/10.1145/2000064.2000100", 12, "isca", 2011]], "Timothy Sherwood": [0, ["Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2000064.2000087", 12, "isca", 2011]], "Norman P. Jouppi": [0, ["Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/2000064.2000115", 12, "isca", 2011]], "Jose Renau": [0, ["Releasing efficient beta cores to market early", ["Sangeetha Sudhakrishnan", "Rigo Dicochea", "Jose Renau"], "https://doi.org/10.1145/2000064.2000090", 10, "isca", 2011]], "Xiaowei Li": [0, ["An abacus turn model for time/space-efficient reconfigurable routing", ["Binzhang Fu", "Yinhe Han", "Jun Ma", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2000064.2000096", 12, "isca", 2011]], "Shih-Lien Lu": [0, ["Energy-efficient cache design using variable-strength error-correcting codes", ["Alaa R. Alameldeen", "Ilya Wagner", "Zeshan Chishti", "Wei Wu", "Chris Wilkerson", "Shih-Lien Lu"], "https://doi.org/10.1145/2000064.2000118", 12, "isca", 2011]], "Mikko H. Lipasti": [0, ["Automatic abstraction and fault tolerance in cortical microachitectures", ["Atif Hashmi", "Hugues Berry", "Olivier Temam", "Mikko H. Lipasti"], "https://doi.org/10.1145/2000064.2000066", 10, "isca", 2011], ["CRIB: consolidated rename, issue, and bypass", ["Erika Gunadi", "Mikko H. Lipasti"], "https://doi.org/10.1145/2000064.2000068", 10, "isca", 2011]], "Jose Duato": [0, ["Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks", ["Blas Cuesta", "Alberto Ros", "Maria Engracia Gomez", "Antonio Robles", "Jose Duato"], "https://doi.org/10.1145/2000064.2000076", 12, "isca", 2011]], "Simha Sethumadhavan": [0, ["Rapid identification of architectural bottlenecks via precise event counting", ["John Demme", "Simha Sethumadhavan"], "https://doi.org/10.1145/2000064.2000107", 12, "isca", 2011]], "Karthikeyan Sankaralingam": [0, ["Sampling + DMR: practical and low-overhead permanent fault detection", ["Shuou Nomura", "Matthew D. Sinclair", "Chen-Han Ho", "Venkatraman Govindaraju", "Marc de Kruijf", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2000064.2000089", 12, "isca", 2011]], "Chita R. Das": [0, ["Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs", ["Asit K. Mishra", "Xiangyu Dong", "Guangyu Sun", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/2000064.2000074", 12, "isca", 2011], ["A case for heterogeneous on-chip interconnects for CMPs", ["Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/2000064.2000111", 12, "isca", 2011]], "Thomas F. Wenisch": [0, ["Power management of online data-intensive services", ["David Meisner", "Christopher M. Sadler", "Luiz Andre Barroso", "Wolf-Dietrich Weber", "Thomas F. Wenisch"], "https://doi.org/10.1145/2000064.2000103", 12, "isca", 2011]], "Kevin Skadron": [0, ["Energy-efficient mechanisms for managing thread context in throughput processors", ["Mark Gebhart", "Daniel R. Johnson", "David Tarjan", "Stephen W. Keckler", "William J. Dally", "Erik Lindholm", "Kevin Skadron"], "https://doi.org/10.1145/2000064.2000093", 12, "isca", 2011]], "Todd M. Austin": [0, ["Demand-driven software race detection using hardware performance counters", ["Joseph L. Greathouse", "Zhiqiang Ma", "Matthew I. Frank", "Ramesh Peri", "Todd M. Austin"], "https://doi.org/10.1145/2000064.2000084", 12, "isca", 2011]], "Yen-Kuang Chen": [0, ["Moguls: a model to explore the memory hierarchy for bandwidth improvements", ["Guangyu Sun", "Christopher J. Hughes", "Changkyu Kim", "Jishen Zhao", "Cong Xu", "Yuan Xie", "Yen-Kuang Chen"], "https://doi.org/10.1145/2000064.2000109", 12, "isca", 2011]], "Zhiying Wang": [1.967516774503686e-10, ["DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1145/2000064.2000113", 12, "isca", 2011]], "Jung Ho Ahn": [0.9047387540340424, ["The role of optics in future high radix switch design", ["Nathan L. Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert Schreiber", "Jung Ho Ahn"], "https://doi.org/10.1145/2000064.2000116", 12, "isca", 2011]], "Sreenivas Subramoney": [0, ["Bypass and insertion algorithms for exclusive last-level caches", ["Jayesh Gaur", "Mainak Chaudhuri", "Sreenivas Subramoney"], "https://doi.org/10.1145/2000064.2000075", 12, "isca", 2011]], "Yale N. Patt": [0, ["Prefetch-aware shared resource management for multi-core systems", ["Eiman Ebrahimi", "Chang Joo Lee", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2000064.2000081", 12, "isca", 2011]], "Hui Wu": [0.3193846419453621, ["A case for globally shared-medium on-chip interconnect", ["Aaron Carpenter", "Jianyun Hu", "Jie Xu", "Michael C. Huang", "Hui Wu"], "https://doi.org/10.1145/2000064.2000097", 12, "isca", 2011]], "Frederic T. Chong": [2.5101569928974974e-15, ["Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management", ["Susmit Biswas", "Mohit Tiwari", "Timothy Sherwood", "Luke Theogarajan", "Frederic T. Chong"], "https://doi.org/10.1145/2000064.2000104", 10, "isca", 2011]], "Michel Dubois": [0, ["CPPC: correctable parity protected cache", ["Mehrtash Manoochehri", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1145/2000064.2000091", 12, "isca", 2011]], "Christos Kozyrakis": [0, ["Vantage: scalable and efficient fine-grain cache partitioning", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1145/2000064.2000073", 12, "isca", 2011]], "Mary Lou Soffa": [0, ["The impact of memory subsystem resource sharing on datacenter applications", ["Lingjia Tang", "Jason Mars", "Neil Vachharajani", "Robert Hundt", "Mary Lou Soffa"], "https://doi.org/10.1145/2000064.2000099", 12, "isca", 2011]], "Eric Rotenberg": [0, ["FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template", ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1145/2000064.2000067", 12, "isca", 2011]], "Doug Burger": [0, ["Dark silicon and the end of multicore scaling", ["Hadi Esmaeilzadeh", "Emily R. Blem", "Renee St. Amant", "Karthikeyan Sankaralingam", "Doug Burger"], "https://doi.org/10.1145/2000064.2000108", 12, "isca", 2011]], "Bhuvan Urgaonkar": [0, ["Benefits and limitations of tapping into stored energy for datacenters", ["Sriram Govindan", "Anand Sivasubramaniam", "Bhuvan Urgaonkar"], "https://doi.org/10.1145/2000064.2000105", 12, "isca", 2011]], "Jaehyuk Huh": [1, ["Virtualizing performance asymmetric multi-core systems", ["Youngjin Kwon", "Changdae Kim", "Seung Ryoul Maeng", "Jaehyuk Huh"], "https://doi.org/10.1145/2000064.2000071", 12, "isca", 2011]], "Alenka G. Zajic": [0, ["TLSync: support for multiple fast barriers using on-chip transmission lines", ["Jungju Oh", "Milos Prvulovic", "Alenka G. Zajic"], "https://doi.org/10.1145/2000064.2000078", 12, "isca", 2011]], "Yan Solihin": [0, ["i-NVMM: a secure non-volatile main memory system with incremental encryption", ["Siddhartha Chhabra", "Yan Solihin"], "https://doi.org/10.1145/2000064.2000086", 12, "isca", 2011]], "Xiaorui Wang": [8.41449110909609e-12, ["Scalable power control for many-core architectures running multi-threaded applications", ["Kai Ma", "Xue Li", "Ming Chen", "Xiaorui Wang"], "https://doi.org/10.1145/2000064.2000117", 12, "isca", 2011]], "Sanjay J. Patel": [0, ["OUTRIDER: efficient memory latency tolerance with decoupled strands", ["Neal Clayton Crago", "Sanjay J. Patel"], "https://doi.org/10.1145/2000064.2000079", 12, "isca", 2011]], "Onur Mutlu": [0, ["Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees", ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1145/2000064.2000112", 12, "isca", 2011]], "Scott Rixner": [0, ["SpecTLB: a mechanism for speculative address translation", ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "https://doi.org/10.1145/2000064.2000101", 12, "isca", 2011]], "G. Edward Suh": [4.7297046487648764e-11, ["SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading", ["Wing-Kei S. Yu", "Ruirui C. Huang", "Sarah Q. Xu", "Sung-En Wang", "Edwin Kan", "G. Edward Suh"], "https://doi.org/10.1145/2000064.2000094", 12, "isca", 2011]], "Krste Asanovic": [0, ["Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators", ["Yunsup Lee", "Rimas Avizienis", "Alex Bishara", "Richard Xia", "Derek Lockhart", "Christopher Batten", "Krste Asanovic"], "https://doi.org/10.1145/2000064.2000080", 12, "isca", 2011]]}