{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538718128445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538718128452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 04 23:42:08 2018 " "Processing started: Thu Oct 04 23:42:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538718128452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718128452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718128452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538718129359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538718129359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HV_sync " "Found entity 1: HV_sync" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/VGA_Controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538718147596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_VGA_TEST " "Found entity 1: MAIN_VGA_TEST" {  } { { "MAIN_VGA_TEST.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538718147604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cuadrante.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_cuadrante.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cuadrante " "Found entity 1: contador_cuadrante" {  } { { "contador_cuadrante.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/contador_cuadrante.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538718147611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147611 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_color.sv(5) " "Verilog HDL information at random_color.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "random_color.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/random_color.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538718147617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_color " "Found entity 1: random_color" {  } { { "random_color.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/random_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538718147619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_random_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_random_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_random_color " "Found entity 1: tb_random_color" {  } { { "tb_random_color.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/tb_random_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538718147627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seccionfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file seccionfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seccionFSM " "Found entity 1: seccionFSM" {  } { { "seccionFSM.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/seccionFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538718147634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pintadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file pintadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pintadorXY " "Found entity 1: pintadorXY" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538718147643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_seccionfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_seccionfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_seccionFSM " "Found entity 1: tb_seccionFSM" {  } { { "tb_seccionFSM.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/tb_seccionFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538718147652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_t.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_t.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_t " "Found entity 1: ff_t" {  } { { "ff_t.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/ff_t.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538718147662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAIN_VGA_TEST " "Elaborating entity \"MAIN_VGA_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538718147722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HV_sync HV_sync:vga_sync_unit " "Elaborating entity \"HV_sync\" for hierarchy \"HV_sync:vga_sync_unit\"" {  } { { "MAIN_VGA_TEST.sv" "vga_sync_unit" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538718147725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(62) " "Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/VGA_Controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538718147727 "|MAIN_VGA_TEST|HV_sync:vga_sync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(66) " "Verilog HDL assignment warning at VGA_Controller.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/VGA_Controller.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538718147727 "|MAIN_VGA_TEST|HV_sync:vga_sync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seccionFSM seccionFSM:seccionFSM_unit " "Elaborating entity \"seccionFSM\" for hierarchy \"seccionFSM:seccionFSM_unit\"" {  } { { "MAIN_VGA_TEST.sv" "seccionFSM_unit" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538718147729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pintadorXY pintadorXY:pintadorXY_unit " "Elaborating entity \"pintadorXY\" for hierarchy \"pintadorXY:pintadorXY_unit\"" {  } { { "MAIN_VGA_TEST.sv" "pintadorXY_unit" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538718147734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pintadorXY.sv(40) " "Verilog HDL assignment warning at pintadorXY.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538718147736 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pintadorXY.sv(41) " "Verilog HDL assignment warning at pintadorXY.sv(41): truncated value with size 32 to match size of target (8)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538718147736 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pintadorXY.sv(47) " "Verilog HDL assignment warning at pintadorXY.sv(47): truncated value with size 32 to match size of target (8)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538718147736 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pintadorXY.sv(48) " "Verilog HDL assignment warning at pintadorXY.sv(48): truncated value with size 32 to match size of target (8)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538718147736 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pintadorXY.sv(52) " "Verilog HDL assignment warning at pintadorXY.sv(52): truncated value with size 32 to match size of target (8)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538718147736 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pintadorXY.sv(53) " "Verilog HDL assignment warning at pintadorXY.sv(53): truncated value with size 32 to match size of target (8)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538718147736 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pintadorXY.sv(58) " "Verilog HDL assignment warning at pintadorXY.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538718147737 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pintadorXY.sv(60) " "Verilog HDL assignment warning at pintadorXY.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538718147737 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_0 pintadorXY.sv(19) " "Verilog HDL Always Construct warning at pintadorXY.sv(19): inferring latch(es) for variable \"r_0\", which holds its previous value in one or more paths through the always construct" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1538718147739 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_0 pintadorXY.sv(19) " "Verilog HDL Always Construct warning at pintadorXY.sv(19): inferring latch(es) for variable \"g_0\", which holds its previous value in one or more paths through the always construct" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1538718147739 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_0 pintadorXY.sv(19) " "Verilog HDL Always Construct warning at pintadorXY.sv(19): inferring latch(es) for variable \"b_0\", which holds its previous value in one or more paths through the always construct" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1538718147739 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_0\[0\] pintadorXY.sv(38) " "Inferred latch for \"b_0\[0\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147751 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_0\[1\] pintadorXY.sv(38) " "Inferred latch for \"b_0\[1\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147751 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_0\[2\] pintadorXY.sv(38) " "Inferred latch for \"b_0\[2\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147752 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_0\[3\] pintadorXY.sv(38) " "Inferred latch for \"b_0\[3\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147752 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_0\[4\] pintadorXY.sv(38) " "Inferred latch for \"b_0\[4\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147752 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_0\[5\] pintadorXY.sv(38) " "Inferred latch for \"b_0\[5\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147752 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_0\[6\] pintadorXY.sv(38) " "Inferred latch for \"b_0\[6\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147752 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_0\[7\] pintadorXY.sv(38) " "Inferred latch for \"b_0\[7\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147752 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_0\[0\] pintadorXY.sv(38) " "Inferred latch for \"g_0\[0\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147752 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_0\[1\] pintadorXY.sv(38) " "Inferred latch for \"g_0\[1\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147752 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_0\[2\] pintadorXY.sv(38) " "Inferred latch for \"g_0\[2\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147753 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_0\[3\] pintadorXY.sv(38) " "Inferred latch for \"g_0\[3\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147753 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_0\[4\] pintadorXY.sv(38) " "Inferred latch for \"g_0\[4\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147753 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_0\[5\] pintadorXY.sv(38) " "Inferred latch for \"g_0\[5\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147753 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_0\[6\] pintadorXY.sv(38) " "Inferred latch for \"g_0\[6\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147753 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_0\[7\] pintadorXY.sv(38) " "Inferred latch for \"g_0\[7\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147753 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_0\[0\] pintadorXY.sv(38) " "Inferred latch for \"r_0\[0\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147753 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_0\[1\] pintadorXY.sv(38) " "Inferred latch for \"r_0\[1\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147753 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_0\[2\] pintadorXY.sv(38) " "Inferred latch for \"r_0\[2\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147753 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_0\[3\] pintadorXY.sv(38) " "Inferred latch for \"r_0\[3\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147754 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_0\[4\] pintadorXY.sv(38) " "Inferred latch for \"r_0\[4\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147754 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_0\[5\] pintadorXY.sv(38) " "Inferred latch for \"r_0\[5\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147754 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_0\[6\] pintadorXY.sv(38) " "Inferred latch for \"r_0\[6\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147754 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_0\[7\] pintadorXY.sv(38) " "Inferred latch for \"r_0\[7\]\" at pintadorXY.sv(38)" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718147754 "|MAIN_VGA_TEST|pintadorXY:pintadorXY_unit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "MAIN_VGA_TEST.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538718148839 "|MAIN_VGA_TEST|n_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_blanc VCC " "Pin \"n_blanc\" is stuck at VCC" {  } { { "MAIN_VGA_TEST.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538718148839 "|MAIN_VGA_TEST|n_blanc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538718148839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538718149002 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538718149305 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/output_files/VGA_Controller.map.smsg " "Generated suppressed messages file C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/output_files/VGA_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718149363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538718149639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538718149639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538718149873 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538718149873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538718149873 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1538718149873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538718149873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538718149939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 04 23:42:29 2018 " "Processing ended: Thu Oct 04 23:42:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538718149939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538718149939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538718149939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538718149939 ""}
