// Seed: 4061122697
module module_0;
  logic id_0 = id_0;
  type_4 id_1 (
      .id_0 (1 & 1),
      .id_1 (1),
      .id_2 (id_0),
      .id_3 (1'd0),
      .id_4 (id_0),
      .id_5 (id_0),
      .id_6 (1'h0),
      .id_7 (id_0),
      .id_8 (id_2),
      .id_9 (1),
      .id_10(1)
  );
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output logic id_4
);
  logic id_5 = id_2, id_6;
  logic id_7;
  logic id_8, id_9, id_10;
  assign id_6 = 1;
endmodule
