$date
	Thu Sep 03 20:41:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module df1 $end
$var wire 4 & D [3:0] $end
$var wire 1 $ areset $end
$var wire 1 # clk $end
$var wire 1 % set $end
$var reg 4 ' Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
0%
1$
0#
bx "
b0 !
$end
#10
1#
#20
0#
1%
0$
#30
b1111 !
b1111 '
1#
#40
0#
#50
1#
#60
0#
#70
b10 !
b10 '
1#
b10 "
b10 &
0%
#80
0#
#90
1#
#100
0#
#110
1#
#120
0#
b1110 "
b1110 &
#130
b1110 !
b1110 '
1#
#140
0#
#150
1#
#160
0#
#170
b1010 !
b1010 '
1#
b1010 "
b1010 &
#180
0#
#190
1#
#200
0#
#210
1#
#220
b0 !
b0 '
0#
1$
#230
1#
#240
0#
b101 "
b101 &
0$
1%
#250
b1111 !
b1111 '
1#
#260
0#
0%
#270
b101 !
b101 '
1#
#280
0#
#290
1#
#300
0#
