// Seed: 2634356937
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    input wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    output wire id_7,
    input uwire id_8,
    input wire id_9,
    input uwire id_10,
    input uwire id_11,
    input tri id_12,
    input wire id_13
);
  assign id_0 = id_5;
  assign id_0 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    output uwire id_5,
    input tri0 id_6,
    inout uwire id_7,
    input supply1 id_8,
    output supply0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wire id_12
);
  wire id_14;
  wire id_15;
  module_0(
      id_5, id_11, id_4, id_4, id_4, id_4, id_7, id_5, id_1, id_12, id_1, id_7, id_7, id_12
  );
  assign id_7 = 1 && {id_8};
  wire id_16, id_17;
endmodule
