// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_Filter2D93 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_dout,
        p_src_rows_V_empty_n,
        p_src_rows_V_read,
        p_src_cols_V_dout,
        p_src_cols_V_empty_n,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        p_kernel_val_0_0_dout,
        p_kernel_val_0_0_empty_n,
        p_kernel_val_0_0_read,
        p_kernel_val_0_1_dout,
        p_kernel_val_0_1_empty_n,
        p_kernel_val_0_1_read,
        p_kernel_val_0_2_dout,
        p_kernel_val_0_2_empty_n,
        p_kernel_val_0_2_read,
        p_kernel_val_1_0_dout,
        p_kernel_val_1_0_empty_n,
        p_kernel_val_1_0_read,
        p_kernel_val_1_1_dout,
        p_kernel_val_1_1_empty_n,
        p_kernel_val_1_1_read,
        p_kernel_val_1_2_dout,
        p_kernel_val_1_2_empty_n,
        p_kernel_val_1_2_read,
        p_kernel_val_2_0_dout,
        p_kernel_val_2_0_empty_n,
        p_kernel_val_2_0_read,
        p_kernel_val_2_1_dout,
        p_kernel_val_2_1_empty_n,
        p_kernel_val_2_1_read,
        p_kernel_val_2_2_dout,
        p_kernel_val_2_2_empty_n,
        p_kernel_val_2_2_read,
        anchor_x_dout,
        anchor_x_empty_n,
        anchor_x_read,
        anchor_y_dout,
        anchor_y_empty_n,
        anchor_y_read
);

parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b1000;
parameter    ap_ST_st19_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_2 = 12'b10;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv8_FF = 8'b11111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_dout;
input   p_src_rows_V_empty_n;
output   p_src_rows_V_read;
input  [11:0] p_src_cols_V_dout;
input   p_src_cols_V_empty_n;
output   p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [7:0] p_kernel_val_0_0_dout;
input   p_kernel_val_0_0_empty_n;
output   p_kernel_val_0_0_read;
input  [7:0] p_kernel_val_0_1_dout;
input   p_kernel_val_0_1_empty_n;
output   p_kernel_val_0_1_read;
input  [7:0] p_kernel_val_0_2_dout;
input   p_kernel_val_0_2_empty_n;
output   p_kernel_val_0_2_read;
input  [7:0] p_kernel_val_1_0_dout;
input   p_kernel_val_1_0_empty_n;
output   p_kernel_val_1_0_read;
input  [7:0] p_kernel_val_1_1_dout;
input   p_kernel_val_1_1_empty_n;
output   p_kernel_val_1_1_read;
input  [7:0] p_kernel_val_1_2_dout;
input   p_kernel_val_1_2_empty_n;
output   p_kernel_val_1_2_read;
input  [7:0] p_kernel_val_2_0_dout;
input   p_kernel_val_2_0_empty_n;
output   p_kernel_val_2_0_read;
input  [7:0] p_kernel_val_2_1_dout;
input   p_kernel_val_2_1_empty_n;
output   p_kernel_val_2_1_read;
input  [7:0] p_kernel_val_2_2_dout;
input   p_kernel_val_2_2_empty_n;
output   p_kernel_val_2_2_read;
input  [0:0] anchor_x_dout;
input   anchor_x_empty_n;
output   anchor_x_read;
input  [0:0] anchor_y_dout;
input   anchor_y_empty_n;
output   anchor_y_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_rows_V_read;
reg p_src_cols_V_read;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg p_kernel_val_0_0_read;
reg p_kernel_val_0_1_read;
reg p_kernel_val_0_2_read;
reg p_kernel_val_1_0_read;
reg p_kernel_val_1_1_read;
reg p_kernel_val_1_2_read;
reg p_kernel_val_2_0_read;
reg p_kernel_val_2_1_read;
reg p_kernel_val_2_2_read;
reg anchor_x_read;
reg anchor_y_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_23;
reg    p_src_rows_V_blk_n;
reg    p_src_cols_V_blk_n;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg   [0:0] tmp_16_i_reg_2121;
reg   [0:0] ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1;
reg   [0:0] brmerge_i_i_reg_2165;
reg   [0:0] ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg   [0:0] brmerge303_i_i_reg_2181;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter13;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg    p_kernel_val_0_0_blk_n;
reg    p_kernel_val_0_1_blk_n;
reg    p_kernel_val_0_2_blk_n;
reg    p_kernel_val_1_0_blk_n;
reg    p_kernel_val_1_1_blk_n;
reg    p_kernel_val_1_2_blk_n;
reg    p_kernel_val_2_0_blk_n;
reg    p_kernel_val_2_1_blk_n;
reg    p_kernel_val_2_2_blk_n;
reg    anchor_x_blk_n;
reg    anchor_y_blk_n;
reg   [11:0] p_021_0_i_i_reg_457;
reg   [7:0] col_buf_0_val_0_0_reg_468;
reg   [7:0] col_buf_1_val_0_0_reg_492;
reg   [7:0] col_buf_2_val_0_0_reg_517;
reg   [7:0] src_kernel_win_0_val_2_0_reg_542;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_542_pp0_iter5;
reg    ap_sig_199;
reg    ap_sig_209;
reg   [7:0] src_kernel_win_0_val_1_0_reg_556;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_556_pp0_iter5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_556_pp0_iter6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_556_pp0_iter7;
reg   [7:0] src_kernel_win_1_val_2_0_reg_570;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_2_0_reg_570_pp0_iter5;
reg   [7:0] src_kernel_win_1_val_1_0_reg_584;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_584_pp0_iter5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_584_pp0_iter6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_584_pp0_iter7;
reg   [7:0] src_kernel_win_2_val_2_0_reg_598;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_2_0_reg_598_pp0_iter5;
reg   [7:0] src_kernel_win_2_val_1_0_reg_612;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_612_pp0_iter5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_612_pp0_iter6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_612_pp0_iter7;
reg   [7:0] p_kernel_val_0_0_read_reg_1780;
reg    ap_sig_263;
reg   [7:0] p_kernel_val_0_1_read_reg_1785;
reg   [7:0] p_kernel_val_0_2_read_reg_1790;
reg   [7:0] p_kernel_val_1_0_read_reg_1795;
reg   [7:0] p_kernel_val_1_1_read_reg_1800;
reg   [7:0] p_kernel_val_1_2_read_reg_1805;
reg   [7:0] p_kernel_val_2_0_read_reg_1810;
reg   [7:0] p_kernel_val_2_1_read_reg_1815;
reg   [7:0] p_kernel_val_2_2_read_reg_1820;
reg   [11:0] p_src_rows_V_read_reg_1825;
wire   [12:0] rows_cast_i_fu_626_p1;
reg   [12:0] rows_cast_i_reg_1831;
reg   [11:0] p_src_cols_V_read_reg_1836;
wire   [12:0] cols_cast_i_fu_630_p1;
reg   [12:0] cols_cast_i_reg_1842;
reg   [0:0] anchor_x_read_reg_1847;
reg   [0:0] anchor_y_read_reg_1853;
wire   [1:0] tmp_1_i_fu_634_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_301;
wire   [11:0] start_row_cast_i_cast_cast_fu_653_p3;
reg   [11:0] start_row_cast_i_cast_cast_reg_2008;
wire   [0:0] tmp_2_i_fu_640_p2;
wire   [11:0] start_col_cast_i_cast_cast_fu_667_p3;
reg   [11:0] start_col_cast_i_cast_cast_reg_2013;
wire   [12:0] heightloop_fu_674_p2;
reg   [12:0] heightloop_reg_2018;
wire   [12:0] widthloop_fu_679_p2;
reg   [12:0] widthloop_reg_2023;
wire  signed [15:0] OP2_V_2_0_i_fu_684_p1;
reg  signed [15:0] OP2_V_2_0_i_reg_2028;
wire  signed [15:0] OP2_V_2_0_1_i_fu_687_p1;
reg  signed [15:0] OP2_V_2_0_1_i_reg_2035;
wire  signed [15:0] OP2_V_2_0_2_i_fu_690_p1;
reg  signed [15:0] OP2_V_2_0_2_i_reg_2042;
wire  signed [15:0] OP2_V_2_1_i_fu_693_p1;
reg  signed [15:0] OP2_V_2_1_i_reg_2049;
wire  signed [15:0] OP2_V_2_1_1_i_fu_696_p1;
reg  signed [15:0] OP2_V_2_1_1_i_reg_2056;
wire  signed [15:0] OP2_V_2_1_2_i_fu_699_p1;
reg  signed [15:0] OP2_V_2_1_2_i_reg_2063;
wire  signed [15:0] OP2_V_2_2_i_fu_702_p1;
reg  signed [15:0] OP2_V_2_2_i_reg_2070;
wire  signed [15:0] OP2_V_2_2_1_i_fu_705_p1;
reg  signed [15:0] OP2_V_2_2_1_i_reg_2077;
wire  signed [15:0] OP2_V_2_2_2_i_fu_708_p1;
reg  signed [15:0] OP2_V_2_2_2_i_reg_2084;
wire   [0:0] tmp_12_i_fu_715_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_340;
wire   [11:0] i_V_fu_720_p2;
reg   [11:0] i_V_reg_2095;
wire   [0:0] tmp_13_i_fu_726_p2;
reg   [0:0] tmp_13_i_reg_2100;
wire   [0:0] tmp_14_i_fu_732_p2;
reg   [0:0] tmp_14_i_reg_2104;
wire   [0:0] tmp_15_i_fu_737_p2;
reg   [0:0] tmp_15_i_reg_2111;
wire   [0:0] rev_fu_747_p2;
reg   [0:0] rev_reg_2116;
wire   [0:0] tmp_16_i_fu_757_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_361;
reg   [0:0] ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter4;
reg   [0:0] ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter5;
wire   [11:0] j_V_fu_762_p2;
wire   [0:0] tmp_17_i_fu_768_p2;
reg   [0:0] tmp_17_i_reg_2130;
reg   [0:0] ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3;
wire   [0:0] tmp_18_i_fu_773_p2;
reg   [0:0] tmp_18_i_reg_2143;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter4;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter5;
wire   [0:0] brmerge_i_i_fu_795_p2;
reg   [0:0] ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter2;
reg   [10:0] k_buf_0_val_1_addr_reg_2169;
reg   [10:0] ap_reg_ppstg_k_buf_0_val_1_addr_reg_2169_pp0_iter1;
reg   [10:0] k_buf_0_val_0_addr_reg_2175;
reg   [10:0] ap_reg_ppstg_k_buf_0_val_0_addr_reg_2175_pp0_iter1;
reg   [10:0] ap_reg_ppstg_k_buf_0_val_0_addr_reg_2175_pp0_iter2;
reg   [10:0] ap_reg_ppstg_k_buf_0_val_0_addr_reg_2175_pp0_iter3;
wire   [0:0] brmerge303_i_i_fu_810_p2;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter1;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter2;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter3;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter4;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter5;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter6;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter7;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter8;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter9;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter10;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter11;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter12;
reg   [10:0] k_buf_1_val_1_addr_reg_2185;
reg   [10:0] ap_reg_ppstg_k_buf_1_val_1_addr_reg_2185_pp0_iter1;
reg   [10:0] k_buf_1_val_0_addr_reg_2191;
reg   [10:0] ap_reg_ppstg_k_buf_1_val_0_addr_reg_2191_pp0_iter1;
reg   [10:0] ap_reg_ppstg_k_buf_1_val_0_addr_reg_2191_pp0_iter2;
reg   [10:0] ap_reg_ppstg_k_buf_1_val_0_addr_reg_2191_pp0_iter3;
reg   [10:0] k_buf_2_val_1_addr_reg_2197;
reg   [10:0] ap_reg_ppstg_k_buf_2_val_1_addr_reg_2197_pp0_iter1;
reg   [10:0] k_buf_2_val_0_addr_reg_2203;
reg   [10:0] ap_reg_ppstg_k_buf_2_val_0_addr_reg_2203_pp0_iter1;
reg   [10:0] ap_reg_ppstg_k_buf_2_val_0_addr_reg_2203_pp0_iter2;
reg   [10:0] ap_reg_ppstg_k_buf_2_val_0_addr_reg_2203_pp0_iter3;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] col_buf_0_val_0_1_reg_2209;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] col_buf_1_val_0_1_reg_2215;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] col_buf_2_val_0_1_reg_2221;
reg   [7:0] ap_reg_ppstg_col_buf_2_val_0_1_reg_2221_pp0_iter2;
wire   [7:0] col_buf_val_0_0_2_1_i_fu_815_p3;
reg   [7:0] col_buf_val_0_0_2_1_i_reg_2232;
wire   [7:0] col_buf_val_0_0_1_1_i_fu_822_p3;
reg   [7:0] col_buf_val_0_0_1_1_i_reg_2238;
wire   [7:0] col_buf_val_1_0_2_1_i_fu_828_p3;
reg   [7:0] col_buf_val_1_0_2_1_i_reg_2249;
wire   [7:0] col_buf_val_1_0_1_1_i_fu_835_p3;
reg   [7:0] col_buf_val_1_0_1_1_i_reg_2255;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] col_buf_2_val_0_2_reg_2266;
wire   [7:0] col_buf_0_val_0_0_1_fu_845_p3;
reg   [7:0] col_buf_0_val_0_0_1_reg_2271;
wire   [7:0] col_buf_1_val_0_0_1_fu_853_p3;
reg   [7:0] col_buf_1_val_0_0_1_reg_2277;
wire   [7:0] col_buf_val_2_0_2_1_i_fu_861_p3;
wire   [7:0] col_buf_val_2_0_1_1_i_fu_867_p3;
wire   [7:0] col_buf_2_val_0_0_1_fu_873_p3;
reg   [7:0] col_buf_2_val_0_0_1_reg_2295;
wire   [7:0] p_src_kernel_win_0_val_2_1_i_fu_919_p3;
reg   [7:0] p_src_kernel_win_0_val_2_1_i_reg_2301;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_0_val_2_1_i_reg_2301_pp0_iter5;
wire   [7:0] p_src_kernel_win_0_val_1_2_i_fu_926_p3;
reg   [7:0] p_src_kernel_win_0_val_1_2_i_reg_2307;
wire   [7:0] p_src_kernel_win_0_val_1_1_i_fu_933_p3;
reg   [7:0] p_src_kernel_win_0_val_1_1_i_reg_2312;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_0_val_1_1_i_reg_2312_pp0_iter5;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_0_val_1_1_i_reg_2312_pp0_iter6;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_0_val_1_1_i_reg_2312_pp0_iter7;
wire   [7:0] p_src_kernel_win_1_val_2_1_i_fu_973_p3;
reg   [7:0] p_src_kernel_win_1_val_2_1_i_reg_2317;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_1_val_2_1_i_reg_2317_pp0_iter5;
wire   [7:0] p_src_kernel_win_1_val_1_2_i_fu_980_p3;
reg   [7:0] p_src_kernel_win_1_val_1_2_i_reg_2323;
wire   [7:0] p_src_kernel_win_1_val_1_1_i_fu_987_p3;
reg   [7:0] p_src_kernel_win_1_val_1_1_i_reg_2328;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_1_val_1_1_i_reg_2328_pp0_iter5;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_1_val_1_1_i_reg_2328_pp0_iter6;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_1_val_1_1_i_reg_2328_pp0_iter7;
wire   [7:0] p_src_kernel_win_2_val_2_1_i_fu_1027_p3;
reg   [7:0] p_src_kernel_win_2_val_2_1_i_reg_2333;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_2_val_2_1_i_reg_2333_pp0_iter5;
wire   [7:0] p_src_kernel_win_2_val_1_2_i_fu_1034_p3;
reg   [7:0] p_src_kernel_win_2_val_1_2_i_reg_2339;
wire   [7:0] p_src_kernel_win_2_val_1_1_i_fu_1041_p3;
reg   [7:0] p_src_kernel_win_2_val_1_1_i_reg_2344;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_2_val_1_1_i_reg_2344_pp0_iter5;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_2_val_1_1_i_reg_2344_pp0_iter6;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_2_val_1_1_i_reg_2344_pp0_iter7;
reg   [7:0] src_kernel_win_0_val_0_0_1_reg_2349;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter9;
wire   [7:0] p_src_kernel_win_0_val_0_1_i_fu_1099_p3;
reg   [7:0] p_src_kernel_win_0_val_0_1_i_reg_2354;
reg   [7:0] src_kernel_win_1_val_0_0_1_reg_2370;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter9;
wire   [7:0] p_src_kernel_win_1_val_0_1_i_fu_1128_p3;
reg   [7:0] p_src_kernel_win_1_val_0_1_i_reg_2375;
reg   [7:0] src_kernel_win_2_val_0_0_1_reg_2391;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter9;
wire   [7:0] p_src_kernel_win_2_val_0_1_i_fu_1157_p3;
reg   [7:0] p_src_kernel_win_2_val_0_1_i_reg_2396;
wire   [7:0] p_src_kernel_win_0_val_0_2_i_fu_1208_p3;
reg   [7:0] p_src_kernel_win_0_val_0_2_i_reg_2412;
wire   [7:0] p_src_kernel_win_1_val_0_2_i_fu_1244_p3;
reg   [7:0] p_src_kernel_win_1_val_0_2_i_reg_2432;
wire   [7:0] p_src_kernel_win_2_val_0_2_i_fu_1280_p3;
reg   [7:0] p_src_kernel_win_2_val_0_2_i_reg_2452;
wire   [15:0] grp_fu_1109_p2;
reg  signed [15:0] p_Val2_3_0_0_1_i_reg_2472;
wire   [15:0] grp_fu_1117_p2;
reg  signed [15:0] p_Val2_3_0_1_i_reg_2477;
wire   [15:0] grp_fu_1138_p2;
reg  signed [15:0] p_Val2_3_1_0_1_i_reg_2487;
wire   [15:0] grp_fu_1146_p2;
reg  signed [15:0] p_Val2_3_1_1_i_reg_2492;
wire   [15:0] grp_fu_1167_p2;
reg  signed [15:0] p_Val2_3_2_0_1_i_reg_2502;
wire   [15:0] grp_fu_1175_p2;
reg  signed [15:0] p_Val2_3_2_1_i_reg_2507;
wire  signed [16:0] grp_fu_1657_p3;
reg  signed [16:0] p_Val2_6_0_0_1_i_reg_2517;
wire  signed [16:0] grp_fu_1745_p3;
reg  signed [16:0] tmp1_reg_2522;
wire   [15:0] grp_fu_1226_p2;
reg  signed [15:0] p_Val2_3_0_2_1_i_reg_2537;
wire  signed [16:0] grp_fu_1701_p3;
reg  signed [16:0] p_Val2_6_1_0_1_i_reg_2542;
wire  signed [16:0] grp_fu_1678_p3;
reg  signed [16:0] tmp5_reg_2547;
wire   [15:0] grp_fu_1262_p2;
reg  signed [15:0] p_Val2_3_1_2_1_i_reg_2562;
wire  signed [16:0] grp_fu_1738_p3;
reg  signed [16:0] p_Val2_6_2_0_1_i_reg_2567;
wire  signed [16:0] grp_fu_1715_p3;
reg  signed [16:0] tmp9_reg_2572;
wire   [15:0] grp_fu_1298_p2;
reg  signed [15:0] p_Val2_3_2_2_1_i_reg_2587;
wire   [17:0] p_Val2_6_0_1_i_fu_1381_p2;
reg  signed [17:0] p_Val2_6_0_1_i_reg_2592;
wire  signed [16:0] grp_fu_1752_p3;
reg  signed [16:0] tmp4_reg_2597;
wire   [17:0] p_Val2_6_1_1_i_fu_1396_p2;
reg  signed [17:0] p_Val2_6_1_1_i_reg_2602;
wire  signed [16:0] grp_fu_1759_p3;
reg  signed [16:0] tmp8_reg_2607;
wire   [17:0] p_Val2_6_2_1_i_fu_1411_p2;
reg  signed [17:0] p_Val2_6_2_1_i_reg_2612;
wire  signed [16:0] grp_fu_1708_p3;
reg  signed [16:0] tmp12_reg_2617;
wire  signed [18:0] grp_fu_1766_p3;
reg  signed [18:0] tmp2_reg_2622;
wire  signed [17:0] grp_fu_1773_p3;
reg  signed [17:0] tmp3_reg_2627;
wire  signed [18:0] grp_fu_1671_p3;
reg  signed [18:0] tmp6_reg_2637;
wire  signed [17:0] grp_fu_1664_p3;
reg  signed [17:0] tmp7_reg_2642;
wire  signed [18:0] grp_fu_1722_p3;
reg  signed [18:0] tmp10_reg_2652;
wire  signed [17:0] grp_fu_1694_p3;
reg  signed [17:0] tmp11_reg_2657;
(* use_dsp48 = "no" *) wire   [18:0] p_Val2_6_0_2_1_i_fu_1450_p2;
reg  signed [18:0] p_Val2_6_0_2_1_i_reg_2667;
(* use_dsp48 = "no" *) wire   [18:0] p_Val2_6_1_2_1_i_fu_1458_p2;
reg  signed [18:0] p_Val2_6_1_2_1_i_reg_2672;
(* use_dsp48 = "no" *) wire   [18:0] p_Val2_6_2_2_1_i_fu_1466_p2;
reg  signed [18:0] p_Val2_6_2_2_1_i_reg_2677;
wire  signed [19:0] grp_fu_1729_p3;
reg  signed [19:0] p_Val2_1_reg_2682;
reg   [0:0] isneg_reg_2687;
reg   [11:0] p_Result_3_i_i_i_reg_2693;
wire  signed [19:0] grp_fu_1648_p3;
reg  signed [19:0] p_Val2_4_reg_2698;
reg   [0:0] isneg_1_reg_2703;
reg   [11:0] p_Result_3_i_i247_i_reg_2709;
wire  signed [19:0] grp_fu_1685_p3;
reg  signed [19:0] p_Val2_s_reg_2714;
reg   [0:0] isneg_2_reg_2719;
reg   [11:0] p_Result_3_i_i256_i_reg_2725;
wire   [7:0] p_Val2_9_fu_1560_p3;
reg   [7:0] p_Val2_9_reg_2730;
wire   [7:0] p_Val2_10_fu_1600_p3;
reg   [7:0] p_Val2_10_reg_2735;
wire   [7:0] p_Val2_11_fu_1640_p3;
reg   [7:0] p_Val2_11_reg_2740;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
reg   [7:0] k_buf_0_val_0_d1;
reg    k_buf_0_val_1_ce0;
wire   [7:0] k_buf_0_val_1_q0;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
reg   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
reg   [7:0] k_buf_1_val_0_d1;
reg    k_buf_1_val_1_ce0;
wire   [7:0] k_buf_1_val_1_q0;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
reg   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
reg   [7:0] k_buf_2_val_0_d1;
reg    k_buf_2_val_1_ce0;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
reg   [7:0] k_buf_2_val_1_d1;
reg   [1:0] tmp_9_i_reg_435;
reg   [11:0] p_08_0_i_i_reg_446;
reg    ap_sig_cseq_ST_st19_fsm_4;
reg    ap_sig_886;
wire   [7:0] ap_reg_phiprechg_col_buf_0_val_0_0_reg_468pp0_it2;
reg   [7:0] ap_reg_phiprechg_col_buf_0_val_0_0_reg_468pp0_it3;
reg   [7:0] col_buf_0_val_0_0_phi_fu_472_p4;
wire   [7:0] ap_reg_phiprechg_p_0110_6_i_i_reg_479pp0_it3;
reg   [7:0] p_0110_6_i_i_phi_fu_482_p6;
wire   [7:0] ap_reg_phiprechg_col_buf_1_val_0_0_reg_492pp0_it2;
reg   [7:0] ap_reg_phiprechg_col_buf_1_val_0_0_reg_492pp0_it3;
reg   [7:0] col_buf_1_val_0_0_phi_fu_496_p4;
wire   [7:0] ap_reg_phiprechg_p_0110_6_i_1_i_reg_504pp0_it3;
reg   [7:0] p_0110_6_i_1_i_phi_fu_507_p6;
wire   [7:0] ap_reg_phiprechg_col_buf_2_val_0_0_reg_517pp0_it2;
reg   [7:0] ap_reg_phiprechg_col_buf_2_val_0_0_reg_517pp0_it3;
reg   [7:0] col_buf_2_val_0_0_phi_fu_521_p4;
wire   [7:0] ap_reg_phiprechg_p_0110_6_i_2_i_reg_529pp0_it3;
reg   [7:0] p_0110_6_i_2_i_phi_fu_532_p6;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_542pp0_it3;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_542pp0_it4;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it3;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it4;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_570pp0_it3;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_570pp0_it4;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_584pp0_it3;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_584pp0_it4;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_598pp0_it3;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_598pp0_it4;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_612pp0_it3;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_612pp0_it4;
wire   [63:0] tmp_47_0_i_fu_800_p1;
reg   [7:0] col_buf_2_val_0_0_2_fu_146;
reg   [7:0] src_kernel_win_0_val_0_1_fu_150;
reg   [7:0] src_kernel_win_0_val_0_2_fu_154;
reg   [7:0] src_kernel_win_0_val_1_1_fu_158;
reg   [7:0] src_kernel_win_0_val_1_2_fu_162;
reg   [7:0] src_kernel_win_0_val_2_1_fu_166;
reg   [7:0] src_kernel_win_0_val_2_2_fu_170;
reg   [7:0] src_kernel_win_1_val_0_1_fu_174;
reg   [7:0] src_kernel_win_1_val_0_2_fu_178;
reg   [7:0] src_kernel_win_1_val_1_1_fu_182;
reg   [7:0] src_kernel_win_1_val_1_2_fu_186;
reg   [7:0] src_kernel_win_1_val_2_1_fu_190;
reg   [7:0] src_kernel_win_1_val_2_2_fu_194;
reg   [7:0] src_kernel_win_2_val_0_1_fu_198;
reg   [7:0] src_kernel_win_2_val_0_2_fu_202;
reg   [7:0] src_kernel_win_2_val_1_1_fu_206;
reg   [7:0] src_kernel_win_2_val_1_2_fu_210;
reg   [7:0] src_kernel_win_2_val_2_1_fu_214;
reg   [7:0] src_kernel_win_2_val_2_2_fu_218;
reg   [7:0] src_kernel_win_0_val_0_0_fu_222;
wire   [7:0] col_buf_val_0_0_0_3_i_fu_889_p3;
reg   [7:0] src_kernel_win_1_val_0_0_fu_226;
wire   [7:0] col_buf_val_1_0_0_3_i_fu_943_p3;
reg   [7:0] src_kernel_win_2_val_0_0_fu_230;
wire   [7:0] col_buf_val_2_0_0_3_i_fu_997_p3;
wire   [12:0] start_row_cast_i_cast1_cast_fu_646_p3;
wire   [12:0] start_col_cast_i_cast1_cast_fu_660_p3;
wire   [12:0] tmp_11_cast_i_cast_fu_711_p1;
wire   [0:0] ult_fu_742_p2;
wire   [12:0] col_assign_cast_i_cast_fu_753_p1;
wire   [0:0] ult1_fu_784_p2;
wire   [0:0] rev1_fu_789_p2;
wire   [0:0] tmp_19_i_fu_779_p2;
wire   [7:0] grp_fu_1109_p0;
wire  signed [7:0] grp_fu_1109_p1;
wire   [7:0] grp_fu_1117_p0;
wire  signed [7:0] grp_fu_1117_p1;
wire   [7:0] grp_fu_1138_p0;
wire  signed [7:0] grp_fu_1138_p1;
wire   [7:0] grp_fu_1146_p0;
wire  signed [7:0] grp_fu_1146_p1;
wire   [7:0] grp_fu_1167_p0;
wire  signed [7:0] grp_fu_1167_p1;
wire   [7:0] grp_fu_1175_p0;
wire  signed [7:0] grp_fu_1175_p1;
wire   [7:0] p_src_kernel_win_0_val_2_2_i_fu_1201_p3;
wire   [7:0] grp_fu_1226_p0;
wire  signed [7:0] grp_fu_1226_p1;
wire   [7:0] p_src_kernel_win_1_val_2_2_i_fu_1237_p3;
wire   [7:0] grp_fu_1262_p0;
wire  signed [7:0] grp_fu_1262_p1;
wire   [7:0] p_src_kernel_win_2_val_2_2_i_fu_1273_p3;
wire   [7:0] grp_fu_1298_p0;
wire  signed [7:0] grp_fu_1298_p1;
wire  signed [17:0] p_Val2_6_0_0_1_cast_i_fu_1375_p1;
wire  signed [17:0] tmp1_cast_fu_1378_p1;
wire  signed [17:0] p_Val2_6_1_0_1_cast_i_fu_1390_p1;
wire  signed [17:0] tmp5_cast_fu_1393_p1;
wire  signed [17:0] p_Val2_6_2_0_1_cast_i_fu_1405_p1;
wire  signed [17:0] tmp9_cast_fu_1408_p1;
wire  signed [18:0] tmp3_cast_fu_1447_p1;
wire  signed [18:0] tmp7_cast_fu_1455_p1;
wire  signed [18:0] tmp11_cast_fu_1463_p1;
wire   [0:0] not_i_i_i_i_fu_1536_p2;
wire   [0:0] tmp_i_i_i_fu_1531_p2;
wire   [0:0] overflow_fu_1541_p2;
wire   [0:0] tmp_i_i_i_82_fu_1555_p2;
wire   [7:0] p_mux_i_i_cast_i_fu_1547_p3;
wire   [7:0] p_Val2_2_fu_1528_p1;
wire   [0:0] not_i_i_i249_i_fu_1576_p2;
wire   [0:0] tmp_i_i248_i_fu_1571_p2;
wire   [0:0] overflow_1_fu_1581_p2;
wire   [0:0] tmp_i_i252_i_fu_1595_p2;
wire   [7:0] p_mux_i_i251_cast_i_fu_1587_p3;
wire   [7:0] p_Val2_5_fu_1568_p1;
wire   [0:0] not_i_i_i258_i_fu_1616_p2;
wire   [0:0] tmp_i_i257_i_fu_1611_p2;
wire   [0:0] overflow_2_fu_1621_p2;
wire   [0:0] tmp_i_i261_i_fu_1635_p2;
wire   [7:0] p_mux_i_i260_cast_i_fu_1627_p3;
wire   [7:0] p_Val2_7_fu_1608_p1;
wire   [7:0] grp_fu_1648_p0;
wire  signed [7:0] grp_fu_1648_p1;
wire   [7:0] grp_fu_1657_p0;
wire  signed [7:0] grp_fu_1657_p1;
wire   [7:0] grp_fu_1664_p0;
wire  signed [7:0] grp_fu_1664_p1;
wire   [7:0] grp_fu_1671_p0;
wire  signed [7:0] grp_fu_1671_p1;
wire   [7:0] grp_fu_1678_p0;
wire  signed [7:0] grp_fu_1678_p1;
wire   [7:0] grp_fu_1685_p0;
wire  signed [7:0] grp_fu_1685_p1;
wire   [7:0] grp_fu_1694_p0;
wire  signed [7:0] grp_fu_1694_p1;
wire   [7:0] grp_fu_1701_p0;
wire  signed [7:0] grp_fu_1701_p1;
wire   [7:0] grp_fu_1708_p0;
wire  signed [7:0] grp_fu_1708_p1;
wire   [7:0] grp_fu_1715_p0;
wire  signed [7:0] grp_fu_1715_p1;
wire   [7:0] grp_fu_1722_p0;
wire  signed [7:0] grp_fu_1722_p1;
wire   [7:0] grp_fu_1729_p0;
wire  signed [7:0] grp_fu_1729_p1;
wire   [7:0] grp_fu_1738_p0;
wire  signed [7:0] grp_fu_1738_p1;
wire   [7:0] grp_fu_1745_p0;
wire  signed [7:0] grp_fu_1745_p1;
wire   [7:0] grp_fu_1752_p0;
wire  signed [7:0] grp_fu_1752_p1;
wire   [7:0] grp_fu_1759_p0;
wire  signed [7:0] grp_fu_1759_p1;
wire   [7:0] grp_fu_1766_p0;
wire  signed [7:0] grp_fu_1766_p1;
wire   [7:0] grp_fu_1773_p0;
wire  signed [7:0] grp_fu_1773_p1;
reg    grp_fu_1109_ce;
reg    grp_fu_1117_ce;
reg    grp_fu_1138_ce;
reg    grp_fu_1146_ce;
reg    grp_fu_1167_ce;
reg    grp_fu_1175_ce;
reg    grp_fu_1226_ce;
reg    grp_fu_1262_ce;
reg    grp_fu_1298_ce;
reg    grp_fu_1648_ce;
reg    grp_fu_1657_ce;
reg    grp_fu_1664_ce;
reg    grp_fu_1671_ce;
reg    grp_fu_1678_ce;
reg    grp_fu_1685_ce;
reg    grp_fu_1694_ce;
reg    grp_fu_1701_ce;
reg    grp_fu_1708_ce;
reg    grp_fu_1715_ce;
reg    grp_fu_1722_ce;
reg    grp_fu_1729_ce;
reg    grp_fu_1738_ce;
reg    grp_fu_1745_ce;
reg    grp_fu_1752_ce;
reg    grp_fu_1759_ce;
reg    grp_fu_1766_ce;
reg    grp_fu_1773_ce;
reg   [4:0] ap_NS_fsm;
wire   [15:0] grp_fu_1109_p00;
wire   [15:0] grp_fu_1117_p00;
wire   [15:0] grp_fu_1138_p00;
wire   [15:0] grp_fu_1146_p00;
wire   [15:0] grp_fu_1167_p00;
wire   [15:0] grp_fu_1175_p00;
wire   [15:0] grp_fu_1226_p00;
wire   [15:0] grp_fu_1262_p00;
wire   [15:0] grp_fu_1298_p00;
wire   [15:0] grp_fu_1648_p00;
wire   [15:0] grp_fu_1657_p00;
wire   [15:0] grp_fu_1664_p00;
wire   [15:0] grp_fu_1671_p00;
wire   [15:0] grp_fu_1678_p00;
wire   [15:0] grp_fu_1685_p00;
wire   [15:0] grp_fu_1694_p00;
wire   [15:0] grp_fu_1701_p00;
wire   [15:0] grp_fu_1708_p00;
wire   [15:0] grp_fu_1715_p00;
wire   [15:0] grp_fu_1722_p00;
wire   [15:0] grp_fu_1729_p00;
wire   [15:0] grp_fu_1738_p00;
wire   [15:0] grp_fu_1745_p00;
wire   [15:0] grp_fu_1752_p00;
wire   [15:0] grp_fu_1759_p00;
wire   [15:0] grp_fu_1766_p00;
wire   [15:0] grp_fu_1773_p00;
reg    ap_sig_153;
reg    ap_sig_498;
reg    ap_sig_899;
reg    ap_sig_893;
reg    ap_sig_1056;
reg    ap_sig_1845;
reg    ap_sig_1847;
reg    ap_sig_1849;
reg    ap_sig_993;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'b1;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
end

filter_Filter2D93_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_0_address0),
    .ce0(k_buf_0_val_0_ce0),
    .q0(k_buf_0_val_0_q0),
    .address1(ap_reg_ppstg_k_buf_0_val_0_addr_reg_2175_pp0_iter3),
    .ce1(k_buf_0_val_0_ce1),
    .we1(k_buf_0_val_0_we1),
    .d1(k_buf_0_val_0_d1)
);

filter_Filter2D93_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_1_addr_reg_2169),
    .ce0(k_buf_0_val_1_ce0),
    .q0(k_buf_0_val_1_q0),
    .address1(ap_reg_ppstg_k_buf_0_val_1_addr_reg_2169_pp0_iter1),
    .ce1(k_buf_0_val_1_ce1),
    .we1(k_buf_0_val_1_we1),
    .d1(k_buf_0_val_1_d1)
);

filter_Filter2D93_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_0_address0),
    .ce0(k_buf_1_val_0_ce0),
    .q0(k_buf_1_val_0_q0),
    .address1(ap_reg_ppstg_k_buf_1_val_0_addr_reg_2191_pp0_iter3),
    .ce1(k_buf_1_val_0_ce1),
    .we1(k_buf_1_val_0_we1),
    .d1(k_buf_1_val_0_d1)
);

filter_Filter2D93_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_1_addr_reg_2185),
    .ce0(k_buf_1_val_1_ce0),
    .q0(k_buf_1_val_1_q0),
    .address1(ap_reg_ppstg_k_buf_1_val_1_addr_reg_2185_pp0_iter1),
    .ce1(k_buf_1_val_1_ce1),
    .we1(k_buf_1_val_1_we1),
    .d1(k_buf_1_val_1_d1)
);

filter_Filter2D93_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_0_address0),
    .ce0(k_buf_2_val_0_ce0),
    .q0(k_buf_2_val_0_q0),
    .address1(ap_reg_ppstg_k_buf_2_val_0_addr_reg_2203_pp0_iter3),
    .ce1(k_buf_2_val_0_ce1),
    .we1(k_buf_2_val_0_we1),
    .d1(k_buf_2_val_0_d1)
);

filter_Filter2D93_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_1_addr_reg_2197),
    .ce0(k_buf_2_val_1_ce0),
    .q0(k_buf_2_val_1_q0),
    .address1(ap_reg_ppstg_k_buf_2_val_1_addr_reg_2197_pp0_iter1),
    .ce1(k_buf_2_val_1_ce1),
    .we1(k_buf_2_val_1_we1),
    .d1(k_buf_2_val_1_d1)
);

filter_mul_8ns_8s_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
filter_mul_8ns_8s_16_3_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1109_p0),
    .din1(grp_fu_1109_p1),
    .ce(grp_fu_1109_ce),
    .dout(grp_fu_1109_p2)
);

filter_mul_8ns_8s_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
filter_mul_8ns_8s_16_3_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1117_p0),
    .din1(grp_fu_1117_p1),
    .ce(grp_fu_1117_ce),
    .dout(grp_fu_1117_p2)
);

filter_mul_8ns_8s_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
filter_mul_8ns_8s_16_3_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1138_p0),
    .din1(grp_fu_1138_p1),
    .ce(grp_fu_1138_ce),
    .dout(grp_fu_1138_p2)
);

filter_mul_8ns_8s_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
filter_mul_8ns_8s_16_3_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1146_p0),
    .din1(grp_fu_1146_p1),
    .ce(grp_fu_1146_ce),
    .dout(grp_fu_1146_p2)
);

filter_mul_8ns_8s_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
filter_mul_8ns_8s_16_3_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1167_p0),
    .din1(grp_fu_1167_p1),
    .ce(grp_fu_1167_ce),
    .dout(grp_fu_1167_p2)
);

filter_mul_8ns_8s_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
filter_mul_8ns_8s_16_3_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1175_p0),
    .din1(grp_fu_1175_p1),
    .ce(grp_fu_1175_ce),
    .dout(grp_fu_1175_p2)
);

filter_mul_8ns_8s_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
filter_mul_8ns_8s_16_3_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1226_p0),
    .din1(grp_fu_1226_p1),
    .ce(grp_fu_1226_ce),
    .dout(grp_fu_1226_p2)
);

filter_mul_8ns_8s_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
filter_mul_8ns_8s_16_3_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1262_p0),
    .din1(grp_fu_1262_p1),
    .ce(grp_fu_1262_ce),
    .dout(grp_fu_1262_p2)
);

filter_mul_8ns_8s_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
filter_mul_8ns_8s_16_3_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1298_p0),
    .din1(grp_fu_1298_p1),
    .ce(grp_fu_1298_ce),
    .dout(grp_fu_1298_p2)
);

filter_mac_muladd_8ns_8s_19s_20_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_8s_19s_20_3_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1648_p0),
    .din1(grp_fu_1648_p1),
    .din2(p_Val2_6_1_2_1_i_reg_2672),
    .ce(grp_fu_1648_ce),
    .dout(grp_fu_1648_p3)
);

filter_mac_muladd_8ns_8s_16s_17_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_3_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1657_p0),
    .din1(grp_fu_1657_p1),
    .din2(p_Val2_3_0_0_1_i_reg_2472),
    .ce(grp_fu_1657_ce),
    .dout(grp_fu_1657_p3)
);

filter_mac_muladd_8ns_8s_17s_18_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_3_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1664_p0),
    .din1(grp_fu_1664_p1),
    .din2(tmp8_reg_2607),
    .ce(grp_fu_1664_ce),
    .dout(grp_fu_1664_p3)
);

filter_mac_muladd_8ns_8s_18s_19_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_8s_18s_19_3_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1671_p0),
    .din1(grp_fu_1671_p1),
    .din2(p_Val2_6_1_1_i_reg_2602),
    .ce(grp_fu_1671_ce),
    .dout(grp_fu_1671_p3)
);

filter_mac_muladd_8ns_8s_16s_17_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_3_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1678_p0),
    .din1(grp_fu_1678_p1),
    .din2(p_Val2_3_1_1_i_reg_2492),
    .ce(grp_fu_1678_ce),
    .dout(grp_fu_1678_p3)
);

filter_mac_muladd_8ns_8s_19s_20_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_8s_19s_20_3_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1685_p0),
    .din1(grp_fu_1685_p1),
    .din2(p_Val2_6_2_2_1_i_reg_2677),
    .ce(grp_fu_1685_ce),
    .dout(grp_fu_1685_p3)
);

filter_mac_muladd_8ns_8s_17s_18_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_3_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1694_p0),
    .din1(grp_fu_1694_p1),
    .din2(tmp12_reg_2617),
    .ce(grp_fu_1694_ce),
    .dout(grp_fu_1694_p3)
);

filter_mac_muladd_8ns_8s_16s_17_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_3_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1701_p0),
    .din1(grp_fu_1701_p1),
    .din2(p_Val2_3_1_0_1_i_reg_2487),
    .ce(grp_fu_1701_ce),
    .dout(grp_fu_1701_p3)
);

filter_mac_muladd_8ns_8s_16s_17_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_3_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1708_p0),
    .din1(grp_fu_1708_p1),
    .din2(p_Val2_3_2_2_1_i_reg_2587),
    .ce(grp_fu_1708_ce),
    .dout(grp_fu_1708_p3)
);

filter_mac_muladd_8ns_8s_16s_17_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_3_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1715_p0),
    .din1(grp_fu_1715_p1),
    .din2(p_Val2_3_2_1_i_reg_2507),
    .ce(grp_fu_1715_ce),
    .dout(grp_fu_1715_p3)
);

filter_mac_muladd_8ns_8s_18s_19_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_8s_18s_19_3_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1722_p0),
    .din1(grp_fu_1722_p1),
    .din2(p_Val2_6_2_1_i_reg_2612),
    .ce(grp_fu_1722_ce),
    .dout(grp_fu_1722_p3)
);

filter_mac_muladd_8ns_8s_19s_20_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_8s_19s_20_3_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1729_p0),
    .din1(grp_fu_1729_p1),
    .din2(p_Val2_6_0_2_1_i_reg_2667),
    .ce(grp_fu_1729_ce),
    .dout(grp_fu_1729_p3)
);

filter_mac_muladd_8ns_8s_16s_17_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_3_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1738_p0),
    .din1(grp_fu_1738_p1),
    .din2(p_Val2_3_2_0_1_i_reg_2502),
    .ce(grp_fu_1738_ce),
    .dout(grp_fu_1738_p3)
);

filter_mac_muladd_8ns_8s_16s_17_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_3_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1745_p0),
    .din1(grp_fu_1745_p1),
    .din2(p_Val2_3_0_1_i_reg_2477),
    .ce(grp_fu_1745_ce),
    .dout(grp_fu_1745_p3)
);

filter_mac_muladd_8ns_8s_16s_17_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_3_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1752_p0),
    .din1(grp_fu_1752_p1),
    .din2(p_Val2_3_0_2_1_i_reg_2537),
    .ce(grp_fu_1752_ce),
    .dout(grp_fu_1752_p3)
);

filter_mac_muladd_8ns_8s_16s_17_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_3_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1759_p0),
    .din1(grp_fu_1759_p1),
    .din2(p_Val2_3_1_2_1_i_reg_2562),
    .ce(grp_fu_1759_ce),
    .dout(grp_fu_1759_p3)
);

filter_mac_muladd_8ns_8s_18s_19_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_8s_18s_19_3_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1766_p0),
    .din1(grp_fu_1766_p1),
    .din2(p_Val2_6_0_1_i_reg_2592),
    .ce(grp_fu_1766_ce),
    .dout(grp_fu_1766_p3)
);

filter_mac_muladd_8ns_8s_17s_18_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_3_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1773_p0),
    .din1(grp_fu_1773_p1),
    .din2(tmp4_reg_2597),
    .ce(grp_fu_1773_ce),
    .dout(grp_fu_1773_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_12_i_fu_715_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b0 == tmp_16_i_fu_757_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_12_i_fu_715_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_12_i_fu_715_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_12_i_fu_715_p2))) begin
            ap_reg_ppiten_pp0_it14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            if (~(1'b1 == ap_reg_ppiten_pp0_it2)) begin
                ap_reg_ppiten_pp0_it4 <= 1'b0;
            end else if ((1'b1 == ap_reg_ppiten_pp0_it2)) begin
                ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_498) begin
        if (ap_sig_153) begin
            ap_reg_phiprechg_col_buf_0_val_0_0_reg_468pp0_it3 <= p_src_data_stream_0_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_col_buf_0_val_0_0_reg_468pp0_it3 <= ap_reg_phiprechg_col_buf_0_val_0_0_reg_468pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_498) begin
        if (ap_sig_153) begin
            ap_reg_phiprechg_col_buf_1_val_0_0_reg_492pp0_it3 <= p_src_data_stream_1_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_col_buf_1_val_0_0_reg_492pp0_it3 <= ap_reg_phiprechg_col_buf_1_val_0_0_reg_492pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_498) begin
        if (ap_sig_153) begin
            ap_reg_phiprechg_col_buf_2_val_0_0_reg_517pp0_it3 <= p_src_data_stream_2_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_col_buf_2_val_0_0_reg_517pp0_it3 <= ap_reg_phiprechg_col_buf_2_val_0_0_reg_517pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & (1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it4 <= col_buf_val_0_0_1_1_i_reg_2238;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & ~(1'b0 == tmp_13_i_reg_2100))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it4 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it4 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & (1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_542pp0_it4 <= col_buf_val_0_0_2_1_i_reg_2232;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & ~(1'b0 == tmp_13_i_reg_2100))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_542pp0_it4 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_542pp0_it4 <= ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_542pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & (1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_584pp0_it4 <= col_buf_val_1_0_1_1_i_reg_2255;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & ~(1'b0 == tmp_13_i_reg_2100))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_584pp0_it4 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_584pp0_it4 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_584pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & (1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_570pp0_it4 <= col_buf_val_1_0_2_1_i_reg_2249;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & ~(1'b0 == tmp_13_i_reg_2100))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_570pp0_it4 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_570pp0_it4 <= ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_570pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & (1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_612pp0_it4 <= col_buf_val_2_0_1_1_i_fu_867_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & ~(1'b0 == tmp_13_i_reg_2100))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_612pp0_it4 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_612pp0_it4 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_612pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & (1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_598pp0_it4 <= col_buf_val_2_0_2_1_i_fu_861_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & ~(1'b0 == tmp_13_i_reg_2100))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_598pp0_it4 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_598pp0_it4 <= ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_598pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_893) begin
        if (ap_sig_899) begin
            col_buf_0_val_0_0_reg_468 <= col_buf_2_val_0_0_2_fu_146;
        end else if ((1'b1 == 1'b1)) begin
            col_buf_0_val_0_0_reg_468 <= ap_reg_phiprechg_col_buf_0_val_0_0_reg_468pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_893) begin
        if (ap_sig_899) begin
            col_buf_1_val_0_0_reg_492 <= p_0110_6_i_i_phi_fu_482_p6;
        end else if ((1'b1 == 1'b1)) begin
            col_buf_1_val_0_0_reg_492 <= ap_reg_phiprechg_col_buf_1_val_0_0_reg_492pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_893) begin
        if (ap_sig_899) begin
            col_buf_2_val_0_0_reg_517 <= p_0110_6_i_1_i_phi_fu_507_p6;
        end else if ((1'b1 == 1'b1)) begin
            col_buf_2_val_0_0_reg_517 <= ap_reg_phiprechg_col_buf_2_val_0_0_reg_517pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(1'b0 == tmp_16_i_fu_757_p2))) begin
        p_021_0_i_i_reg_457 <= j_V_fu_762_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_12_i_fu_715_p2))) begin
        p_021_0_i_i_reg_457 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_4)) begin
        p_08_0_i_i_reg_446 <= i_V_reg_2095;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_2_i_fu_640_p2))) begin
        p_08_0_i_i_reg_446 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_993) begin
        if (ap_sig_1849) begin
            src_kernel_win_0_val_0_0_fu_222 <= col_buf_0_val_0_0_reg_468;
        end else if (ap_sig_1847) begin
            src_kernel_win_0_val_0_0_fu_222 <= col_buf_0_val_0_0_1_reg_2271;
        end else if ((1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)) begin
            src_kernel_win_0_val_0_0_fu_222 <= col_buf_val_0_0_0_3_i_fu_889_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_993) begin
        if (ap_sig_1849) begin
            src_kernel_win_1_val_0_0_fu_226 <= col_buf_1_val_0_0_reg_492;
        end else if (ap_sig_1847) begin
            src_kernel_win_1_val_0_0_fu_226 <= col_buf_1_val_0_0_1_reg_2277;
        end else if ((1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)) begin
            src_kernel_win_1_val_0_0_fu_226 <= col_buf_val_1_0_0_3_i_fu_943_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_993) begin
        if (ap_sig_1849) begin
            src_kernel_win_2_val_0_0_fu_230 <= col_buf_2_val_0_0_reg_517;
        end else if (ap_sig_1847) begin
            src_kernel_win_2_val_0_0_fu_230 <= col_buf_2_val_0_0_1_reg_2295;
        end else if ((1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)) begin
            src_kernel_win_2_val_0_0_fu_230 <= col_buf_val_2_0_0_3_i_fu_997_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        tmp_9_i_reg_435 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_2_i_fu_640_p2))) begin
        tmp_9_i_reg_435 <= tmp_1_i_fu_634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_2_i_fu_640_p2))) begin
        OP2_V_2_0_1_i_reg_2035 <= OP2_V_2_0_1_i_fu_687_p1;
        OP2_V_2_0_2_i_reg_2042 <= OP2_V_2_0_2_i_fu_690_p1;
        OP2_V_2_0_i_reg_2028 <= OP2_V_2_0_i_fu_684_p1;
        OP2_V_2_1_1_i_reg_2056 <= OP2_V_2_1_1_i_fu_696_p1;
        OP2_V_2_1_2_i_reg_2063 <= OP2_V_2_1_2_i_fu_699_p1;
        OP2_V_2_1_i_reg_2049 <= OP2_V_2_1_i_fu_693_p1;
        OP2_V_2_2_1_i_reg_2077 <= OP2_V_2_2_1_i_fu_705_p1;
        OP2_V_2_2_2_i_reg_2084 <= OP2_V_2_2_2_i_fu_708_p1;
        OP2_V_2_2_i_reg_2070 <= OP2_V_2_2_i_fu_702_p1;
        heightloop_reg_2018 <= heightloop_fu_674_p2;
        start_col_cast_i_cast_cast_reg_2013[1 : 0] <= start_col_cast_i_cast_cast_fu_667_p3[1 : 0];
        start_row_cast_i_cast_cast_reg_2008[1 : 0] <= start_row_cast_i_cast_cast_fu_653_p3[1 : 0];
        widthloop_reg_2023 <= widthloop_fu_679_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        anchor_x_read_reg_1847 <= anchor_x_dout;
        anchor_y_read_reg_1853 <= anchor_y_dout;
        cols_cast_i_reg_1842[11 : 0] <= cols_cast_i_fu_630_p1[11 : 0];
        p_kernel_val_0_0_read_reg_1780 <= p_kernel_val_0_0_dout;
        p_kernel_val_0_1_read_reg_1785 <= p_kernel_val_0_1_dout;
        p_kernel_val_0_2_read_reg_1790 <= p_kernel_val_0_2_dout;
        p_kernel_val_1_0_read_reg_1795 <= p_kernel_val_1_0_dout;
        p_kernel_val_1_1_read_reg_1800 <= p_kernel_val_1_1_dout;
        p_kernel_val_1_2_read_reg_1805 <= p_kernel_val_1_2_dout;
        p_kernel_val_2_0_read_reg_1810 <= p_kernel_val_2_0_dout;
        p_kernel_val_2_1_read_reg_1815 <= p_kernel_val_2_1_dout;
        p_kernel_val_2_2_read_reg_1820 <= p_kernel_val_2_2_dout;
        p_src_cols_V_read_reg_1836 <= p_src_cols_V_dout;
        p_src_rows_V_read_reg_1825 <= p_src_rows_V_dout;
        rows_cast_i_reg_1831[11 : 0] <= rows_cast_i_fu_626_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter1 <= brmerge303_i_i_reg_2181;
        ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1 <= brmerge_i_i_reg_2165;
        ap_reg_ppstg_k_buf_0_val_0_addr_reg_2175_pp0_iter1 <= k_buf_0_val_0_addr_reg_2175;
        ap_reg_ppstg_k_buf_0_val_1_addr_reg_2169_pp0_iter1 <= k_buf_0_val_1_addr_reg_2169;
        ap_reg_ppstg_k_buf_1_val_0_addr_reg_2191_pp0_iter1 <= k_buf_1_val_0_addr_reg_2191;
        ap_reg_ppstg_k_buf_1_val_1_addr_reg_2185_pp0_iter1 <= k_buf_1_val_1_addr_reg_2185;
        ap_reg_ppstg_k_buf_2_val_0_addr_reg_2203_pp0_iter1 <= k_buf_2_val_0_addr_reg_2203;
        ap_reg_ppstg_k_buf_2_val_1_addr_reg_2197_pp0_iter1 <= k_buf_2_val_1_addr_reg_2197;
        ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 <= tmp_16_i_reg_2121;
        ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1 <= tmp_17_i_reg_2130;
        ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter1 <= tmp_18_i_reg_2143;
        tmp_16_i_reg_2121 <= tmp_16_i_fu_757_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209))) begin
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter10 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter9;
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter11 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter10;
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter12 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter11;
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter13 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter12;
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter2 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter1;
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter3 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter2;
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter4 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter3;
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter5 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter4;
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter6 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter5;
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter7 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter6;
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter8 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter7;
        ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter9 <= ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter8;
        ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter2 <= ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1;
        ap_reg_ppstg_col_buf_2_val_0_1_reg_2221_pp0_iter2 <= col_buf_2_val_0_1_reg_2221;
        ap_reg_ppstg_k_buf_0_val_0_addr_reg_2175_pp0_iter2 <= ap_reg_ppstg_k_buf_0_val_0_addr_reg_2175_pp0_iter1;
        ap_reg_ppstg_k_buf_0_val_0_addr_reg_2175_pp0_iter3 <= ap_reg_ppstg_k_buf_0_val_0_addr_reg_2175_pp0_iter2;
        ap_reg_ppstg_k_buf_1_val_0_addr_reg_2191_pp0_iter2 <= ap_reg_ppstg_k_buf_1_val_0_addr_reg_2191_pp0_iter1;
        ap_reg_ppstg_k_buf_1_val_0_addr_reg_2191_pp0_iter3 <= ap_reg_ppstg_k_buf_1_val_0_addr_reg_2191_pp0_iter2;
        ap_reg_ppstg_k_buf_2_val_0_addr_reg_2203_pp0_iter2 <= ap_reg_ppstg_k_buf_2_val_0_addr_reg_2203_pp0_iter1;
        ap_reg_ppstg_k_buf_2_val_0_addr_reg_2203_pp0_iter3 <= ap_reg_ppstg_k_buf_2_val_0_addr_reg_2203_pp0_iter2;
        ap_reg_ppstg_p_src_kernel_win_0_val_1_1_i_reg_2312_pp0_iter5 <= p_src_kernel_win_0_val_1_1_i_reg_2312;
        ap_reg_ppstg_p_src_kernel_win_0_val_1_1_i_reg_2312_pp0_iter6 <= ap_reg_ppstg_p_src_kernel_win_0_val_1_1_i_reg_2312_pp0_iter5;
        ap_reg_ppstg_p_src_kernel_win_0_val_1_1_i_reg_2312_pp0_iter7 <= ap_reg_ppstg_p_src_kernel_win_0_val_1_1_i_reg_2312_pp0_iter6;
        ap_reg_ppstg_p_src_kernel_win_0_val_2_1_i_reg_2301_pp0_iter5 <= p_src_kernel_win_0_val_2_1_i_reg_2301;
        ap_reg_ppstg_p_src_kernel_win_1_val_1_1_i_reg_2328_pp0_iter5 <= p_src_kernel_win_1_val_1_1_i_reg_2328;
        ap_reg_ppstg_p_src_kernel_win_1_val_1_1_i_reg_2328_pp0_iter6 <= ap_reg_ppstg_p_src_kernel_win_1_val_1_1_i_reg_2328_pp0_iter5;
        ap_reg_ppstg_p_src_kernel_win_1_val_1_1_i_reg_2328_pp0_iter7 <= ap_reg_ppstg_p_src_kernel_win_1_val_1_1_i_reg_2328_pp0_iter6;
        ap_reg_ppstg_p_src_kernel_win_1_val_2_1_i_reg_2317_pp0_iter5 <= p_src_kernel_win_1_val_2_1_i_reg_2317;
        ap_reg_ppstg_p_src_kernel_win_2_val_1_1_i_reg_2344_pp0_iter5 <= p_src_kernel_win_2_val_1_1_i_reg_2344;
        ap_reg_ppstg_p_src_kernel_win_2_val_1_1_i_reg_2344_pp0_iter6 <= ap_reg_ppstg_p_src_kernel_win_2_val_1_1_i_reg_2344_pp0_iter5;
        ap_reg_ppstg_p_src_kernel_win_2_val_1_1_i_reg_2344_pp0_iter7 <= ap_reg_ppstg_p_src_kernel_win_2_val_1_1_i_reg_2344_pp0_iter6;
        ap_reg_ppstg_p_src_kernel_win_2_val_2_1_i_reg_2333_pp0_iter5 <= p_src_kernel_win_2_val_2_1_i_reg_2333;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter6 <= src_kernel_win_0_val_0_0_1_reg_2349;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter6;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter8 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter7;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter9 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter8;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_556_pp0_iter5 <= src_kernel_win_0_val_1_0_reg_556;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_556_pp0_iter6 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_556_pp0_iter5;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_556_pp0_iter7 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_556_pp0_iter6;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_542_pp0_iter5 <= src_kernel_win_0_val_2_0_reg_542;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter6 <= src_kernel_win_1_val_0_0_1_reg_2370;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter7 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter6;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter8 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter7;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter9 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter8;
        ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_584_pp0_iter5 <= src_kernel_win_1_val_1_0_reg_584;
        ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_584_pp0_iter6 <= ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_584_pp0_iter5;
        ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_584_pp0_iter7 <= ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_584_pp0_iter6;
        ap_reg_ppstg_src_kernel_win_1_val_2_0_reg_570_pp0_iter5 <= src_kernel_win_1_val_2_0_reg_570;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter6 <= src_kernel_win_2_val_0_0_1_reg_2391;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter7 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter6;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter8 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter7;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter9 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter8;
        ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_612_pp0_iter5 <= src_kernel_win_2_val_1_0_reg_612;
        ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_612_pp0_iter6 <= ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_612_pp0_iter5;
        ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_612_pp0_iter7 <= ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_612_pp0_iter6;
        ap_reg_ppstg_src_kernel_win_2_val_2_0_reg_598_pp0_iter5 <= src_kernel_win_2_val_2_0_reg_598;
        ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2 <= ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1;
        ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3 <= ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2;
        ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter4 <= ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3;
        ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter5 <= ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter4;
        ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2 <= ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1;
        ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3 <= ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2;
        ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter2 <= ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter1;
        ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3 <= ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter2;
        ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter4 <= ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3;
        ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter5 <= ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter4;
        p_src_kernel_win_0_val_0_1_i_reg_2354 <= p_src_kernel_win_0_val_0_1_i_fu_1099_p3;
        p_src_kernel_win_0_val_0_2_i_reg_2412 <= p_src_kernel_win_0_val_0_2_i_fu_1208_p3;
        p_src_kernel_win_0_val_1_1_i_reg_2312 <= p_src_kernel_win_0_val_1_1_i_fu_933_p3;
        p_src_kernel_win_0_val_1_2_i_reg_2307 <= p_src_kernel_win_0_val_1_2_i_fu_926_p3;
        p_src_kernel_win_0_val_2_1_i_reg_2301 <= p_src_kernel_win_0_val_2_1_i_fu_919_p3;
        p_src_kernel_win_1_val_0_1_i_reg_2375 <= p_src_kernel_win_1_val_0_1_i_fu_1128_p3;
        p_src_kernel_win_1_val_0_2_i_reg_2432 <= p_src_kernel_win_1_val_0_2_i_fu_1244_p3;
        p_src_kernel_win_1_val_1_1_i_reg_2328 <= p_src_kernel_win_1_val_1_1_i_fu_987_p3;
        p_src_kernel_win_1_val_1_2_i_reg_2323 <= p_src_kernel_win_1_val_1_2_i_fu_980_p3;
        p_src_kernel_win_1_val_2_1_i_reg_2317 <= p_src_kernel_win_1_val_2_1_i_fu_973_p3;
        p_src_kernel_win_2_val_0_1_i_reg_2396 <= p_src_kernel_win_2_val_0_1_i_fu_1157_p3;
        p_src_kernel_win_2_val_0_2_i_reg_2452 <= p_src_kernel_win_2_val_0_2_i_fu_1280_p3;
        p_src_kernel_win_2_val_1_1_i_reg_2344 <= p_src_kernel_win_2_val_1_1_i_fu_1041_p3;
        p_src_kernel_win_2_val_1_2_i_reg_2339 <= p_src_kernel_win_2_val_1_2_i_fu_1034_p3;
        p_src_kernel_win_2_val_2_1_i_reg_2333 <= p_src_kernel_win_2_val_2_1_i_fu_1027_p3;
        src_kernel_win_0_val_0_0_1_reg_2349 <= src_kernel_win_0_val_0_0_fu_222;
        src_kernel_win_1_val_0_0_1_reg_2370 <= src_kernel_win_1_val_0_0_fu_226;
        src_kernel_win_2_val_0_0_1_reg_2391 <= src_kernel_win_2_val_0_0_fu_230;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(1'b0 == tmp_16_i_fu_757_p2))) begin
        brmerge303_i_i_reg_2181 <= brmerge303_i_i_fu_810_p2;
        brmerge_i_i_reg_2165 <= brmerge_i_i_fu_795_p2;
        k_buf_0_val_0_addr_reg_2175 <= tmp_47_0_i_fu_800_p1;
        k_buf_0_val_1_addr_reg_2169 <= tmp_47_0_i_fu_800_p1;
        k_buf_1_val_0_addr_reg_2191 <= tmp_47_0_i_fu_800_p1;
        k_buf_1_val_1_addr_reg_2185 <= tmp_47_0_i_fu_800_p1;
        k_buf_2_val_0_addr_reg_2203 <= tmp_47_0_i_fu_800_p1;
        k_buf_2_val_1_addr_reg_2197 <= tmp_47_0_i_fu_800_p1;
        tmp_17_i_reg_2130 <= tmp_17_i_fu_768_p2;
        tmp_18_i_reg_2143 <= tmp_18_i_fu_773_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & (1'b0 == tmp_13_i_reg_2100))) begin
        col_buf_0_val_0_0_1_reg_2271 <= col_buf_0_val_0_0_1_fu_845_p3;
        col_buf_1_val_0_0_1_reg_2277 <= col_buf_1_val_0_0_1_fu_853_p3;
        col_buf_2_val_0_0_1_reg_2295 <= col_buf_2_val_0_0_1_fu_873_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(tmp_16_i_reg_2121 == 1'b0))) begin
        col_buf_0_val_0_1_reg_2209 <= k_buf_0_val_0_q0;
        col_buf_1_val_0_1_reg_2215 <= k_buf_1_val_0_q0;
        col_buf_2_val_0_1_reg_2221 <= k_buf_2_val_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2))) begin
        col_buf_2_val_0_0_2_fu_146 <= p_0110_6_i_2_i_phi_fu_532_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1))) begin
        col_buf_2_val_0_2_reg_2266 <= k_buf_2_val_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        col_buf_val_0_0_1_1_i_reg_2238 <= col_buf_val_0_0_1_1_i_fu_822_p3;
        col_buf_val_0_0_2_1_i_reg_2232 <= col_buf_val_0_0_2_1_i_fu_815_p3;
        col_buf_val_1_0_1_1_i_reg_2255 <= col_buf_val_1_0_1_1_i_fu_835_p3;
        col_buf_val_1_0_2_1_i_reg_2249 <= col_buf_val_1_0_2_1_i_fu_828_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_2095 <= i_V_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter11))) begin
        isneg_1_reg_2703 <= grp_fu_1648_p3[ap_const_lv32_13];
        isneg_2_reg_2719 <= grp_fu_1685_p3[ap_const_lv32_13];
        isneg_reg_2687 <= grp_fu_1729_p3[ap_const_lv32_13];
        p_Result_3_i_i247_i_reg_2709 <= {{grp_fu_1648_p3[ap_const_lv32_13 : ap_const_lv32_8]}};
        p_Result_3_i_i256_i_reg_2725 <= {{grp_fu_1685_p3[ap_const_lv32_13 : ap_const_lv32_8]}};
        p_Result_3_i_i_i_reg_2693 <= {{grp_fu_1729_p3[ap_const_lv32_13 : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter12))) begin
        p_Val2_10_reg_2735 <= p_Val2_10_fu_1600_p3;
        p_Val2_11_reg_2740 <= p_Val2_11_fu_1640_p3;
        p_Val2_9_reg_2730 <= p_Val2_9_fu_1560_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it12) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter11))) begin
        p_Val2_1_reg_2682 <= grp_fu_1729_p3;
        p_Val2_4_reg_2698 <= grp_fu_1648_p3;
        p_Val2_s_reg_2714 <= grp_fu_1685_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter6))) begin
        p_Val2_3_0_0_1_i_reg_2472 <= grp_fu_1109_p2;
        p_Val2_3_0_1_i_reg_2477 <= grp_fu_1117_p2;
        p_Val2_3_1_0_1_i_reg_2487 <= grp_fu_1138_p2;
        p_Val2_3_1_1_i_reg_2492 <= grp_fu_1146_p2;
        p_Val2_3_2_0_1_i_reg_2502 <= grp_fu_1167_p2;
        p_Val2_3_2_1_i_reg_2507 <= grp_fu_1175_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter7))) begin
        p_Val2_3_0_2_1_i_reg_2537 <= grp_fu_1226_p2;
        p_Val2_3_1_2_1_i_reg_2562 <= grp_fu_1262_p2;
        p_Val2_3_2_2_1_i_reg_2587 <= grp_fu_1298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter7))) begin
        p_Val2_6_0_0_1_i_reg_2517 <= grp_fu_1657_p3;
        p_Val2_6_1_0_1_i_reg_2542 <= grp_fu_1701_p3;
        p_Val2_6_2_0_1_i_reg_2567 <= grp_fu_1738_p3;
        tmp1_reg_2522 <= grp_fu_1745_p3;
        tmp5_reg_2547 <= grp_fu_1678_p3;
        tmp9_reg_2572 <= grp_fu_1715_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter8))) begin
        p_Val2_6_0_1_i_reg_2592 <= p_Val2_6_0_1_i_fu_1381_p2;
        p_Val2_6_1_1_i_reg_2602 <= p_Val2_6_1_1_i_fu_1396_p2;
        p_Val2_6_2_1_i_reg_2612 <= p_Val2_6_2_1_i_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter10))) begin
        p_Val2_6_0_2_1_i_reg_2667 <= p_Val2_6_0_2_1_i_fu_1450_p2;
        p_Val2_6_1_2_1_i_reg_2672 <= p_Val2_6_1_2_1_i_fu_1458_p2;
        p_Val2_6_2_2_1_i_reg_2677 <= p_Val2_6_2_2_1_i_fu_1466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_12_i_fu_715_p2))) begin
        rev_reg_2116 <= rev_fu_747_p2;
        tmp_13_i_reg_2100 <= tmp_13_i_fu_726_p2;
        tmp_14_i_reg_2104 <= tmp_14_i_fu_732_p2;
        tmp_15_i_reg_2111 <= tmp_15_i_fu_737_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter4))) begin
        src_kernel_win_0_val_0_1_fu_150 <= src_kernel_win_0_val_0_0_fu_222;
        src_kernel_win_1_val_0_1_fu_174 <= src_kernel_win_1_val_0_0_fu_226;
        src_kernel_win_2_val_0_1_fu_198 <= src_kernel_win_2_val_0_0_fu_230;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter5))) begin
        src_kernel_win_0_val_0_2_fu_154 <= p_src_kernel_win_0_val_0_1_i_reg_2354;
        src_kernel_win_0_val_2_2_fu_170 <= ap_reg_ppstg_p_src_kernel_win_0_val_2_1_i_reg_2301_pp0_iter5;
        src_kernel_win_1_val_0_2_fu_178 <= p_src_kernel_win_1_val_0_1_i_reg_2375;
        src_kernel_win_1_val_2_2_fu_194 <= ap_reg_ppstg_p_src_kernel_win_1_val_2_1_i_reg_2317_pp0_iter5;
        src_kernel_win_2_val_0_2_fu_202 <= p_src_kernel_win_2_val_0_1_i_reg_2396;
        src_kernel_win_2_val_2_2_fu_218 <= ap_reg_ppstg_p_src_kernel_win_2_val_2_1_i_reg_2333_pp0_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        src_kernel_win_0_val_1_0_reg_556 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it4;
        src_kernel_win_0_val_2_0_reg_542 <= ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_542pp0_it4;
        src_kernel_win_1_val_1_0_reg_584 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_584pp0_it4;
        src_kernel_win_1_val_2_0_reg_570 <= ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_570pp0_it4;
        src_kernel_win_2_val_1_0_reg_612 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_612pp0_it4;
        src_kernel_win_2_val_2_0_reg_598 <= ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_598pp0_it4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3))) begin
        src_kernel_win_0_val_1_1_fu_158 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it4;
        src_kernel_win_0_val_1_2_fu_162 <= p_src_kernel_win_0_val_1_1_i_fu_933_p3;
        src_kernel_win_0_val_2_1_fu_166 <= ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_542pp0_it4;
        src_kernel_win_1_val_1_1_fu_182 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_584pp0_it4;
        src_kernel_win_1_val_1_2_fu_186 <= p_src_kernel_win_1_val_1_1_i_fu_987_p3;
        src_kernel_win_1_val_2_1_fu_190 <= ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_570pp0_it4;
        src_kernel_win_2_val_1_1_fu_206 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_612pp0_it4;
        src_kernel_win_2_val_1_2_fu_210 <= p_src_kernel_win_2_val_1_1_i_fu_1041_p3;
        src_kernel_win_2_val_2_1_fu_214 <= ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_598pp0_it4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it10) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter9))) begin
        tmp10_reg_2652 <= grp_fu_1722_p3;
        tmp11_reg_2657 <= grp_fu_1694_p3;
        tmp2_reg_2622 <= grp_fu_1766_p3;
        tmp3_reg_2627 <= grp_fu_1773_p3;
        tmp6_reg_2637 <= grp_fu_1671_p3;
        tmp7_reg_2642 <= grp_fu_1664_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it9) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter8))) begin
        tmp12_reg_2617 <= grp_fu_1708_p3;
        tmp4_reg_2597 <= grp_fu_1752_p3;
        tmp8_reg_2607 <= grp_fu_1759_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        anchor_x_blk_n = anchor_x_empty_n;
    end else begin
        anchor_x_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        anchor_x_read = 1'b1;
    end else begin
        anchor_x_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        anchor_y_blk_n = anchor_y_empty_n;
    end else begin
        anchor_y_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        anchor_y_read = 1'b1;
    end else begin
        anchor_y_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_12_i_fu_715_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_12_i_fu_715_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_361) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_886) begin
        ap_sig_cseq_ST_st19_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_301) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_340) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter2))) begin
        col_buf_0_val_0_0_phi_fu_472_p4 = col_buf_2_val_0_0_2_fu_146;
    end else begin
        col_buf_0_val_0_0_phi_fu_472_p4 = ap_reg_phiprechg_col_buf_0_val_0_0_reg_468pp0_it3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter2))) begin
        col_buf_1_val_0_0_phi_fu_496_p4 = p_0110_6_i_i_phi_fu_482_p6;
    end else begin
        col_buf_1_val_0_0_phi_fu_496_p4 = ap_reg_phiprechg_col_buf_1_val_0_0_reg_492pp0_it3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter2))) begin
        col_buf_2_val_0_0_phi_fu_521_p4 = p_0110_6_i_1_i_phi_fu_507_p6;
    end else begin
        col_buf_2_val_0_0_phi_fu_521_p4 = ap_reg_phiprechg_col_buf_2_val_0_0_reg_517pp0_it3;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1109_ce = 1'b1;
    end else begin
        grp_fu_1109_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1117_ce = 1'b1;
    end else begin
        grp_fu_1117_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1138_ce = 1'b1;
    end else begin
        grp_fu_1138_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1146_ce = 1'b1;
    end else begin
        grp_fu_1146_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1167_ce = 1'b1;
    end else begin
        grp_fu_1167_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1175_ce = 1'b1;
    end else begin
        grp_fu_1175_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1226_ce = 1'b1;
    end else begin
        grp_fu_1226_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1262_ce = 1'b1;
    end else begin
        grp_fu_1262_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1298_ce = 1'b1;
    end else begin
        grp_fu_1298_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1648_ce = 1'b1;
    end else begin
        grp_fu_1648_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1657_ce = 1'b1;
    end else begin
        grp_fu_1657_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1664_ce = 1'b1;
    end else begin
        grp_fu_1664_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1671_ce = 1'b1;
    end else begin
        grp_fu_1671_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1678_ce = 1'b1;
    end else begin
        grp_fu_1678_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1685_ce = 1'b1;
    end else begin
        grp_fu_1685_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1694_ce = 1'b1;
    end else begin
        grp_fu_1694_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1701_ce = 1'b1;
    end else begin
        grp_fu_1701_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1708_ce = 1'b1;
    end else begin
        grp_fu_1708_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1715_ce = 1'b1;
    end else begin
        grp_fu_1715_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1722_ce = 1'b1;
    end else begin
        grp_fu_1722_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1729_ce = 1'b1;
    end else begin
        grp_fu_1729_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1738_ce = 1'b1;
    end else begin
        grp_fu_1738_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1745_ce = 1'b1;
    end else begin
        grp_fu_1745_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1752_ce = 1'b1;
    end else begin
        grp_fu_1752_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1759_ce = 1'b1;
    end else begin
        grp_fu_1759_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1766_ce = 1'b1;
    end else begin
        grp_fu_1766_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        grp_fu_1773_ce = 1'b1;
    end else begin
        grp_fu_1773_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        k_buf_0_val_0_ce0 = 1'b1;
    end else begin
        k_buf_0_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)))) begin
        k_buf_0_val_0_ce1 = 1'b1;
    end else begin
        k_buf_0_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1056) begin
        if (~(1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_0_val_0_d1 = col_buf_0_val_0_0_reg_468;
        end else if ((1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_0_val_0_d1 = col_buf_0_val_0_0_1_reg_2271;
        end else begin
            k_buf_0_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)))) begin
        k_buf_0_val_0_we1 = 1'b1;
    end else begin
        k_buf_0_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        k_buf_0_val_1_ce0 = 1'b1;
    end else begin
        k_buf_0_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_2100)))) begin
        k_buf_0_val_1_ce1 = 1'b1;
    end else begin
        k_buf_0_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1845) begin
        if (~(1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_0_val_1_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_0_val_1_d1 = col_buf_0_val_0_1_reg_2209;
        end else begin
            k_buf_0_val_1_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_2100)))) begin
        k_buf_0_val_1_we1 = 1'b1;
    end else begin
        k_buf_0_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        k_buf_1_val_0_ce0 = 1'b1;
    end else begin
        k_buf_1_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)))) begin
        k_buf_1_val_0_ce1 = 1'b1;
    end else begin
        k_buf_1_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1056) begin
        if (~(1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_1_val_0_d1 = col_buf_1_val_0_0_reg_492;
        end else if ((1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_1_val_0_d1 = col_buf_1_val_0_0_1_reg_2277;
        end else begin
            k_buf_1_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)))) begin
        k_buf_1_val_0_we1 = 1'b1;
    end else begin
        k_buf_1_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        k_buf_1_val_1_ce0 = 1'b1;
    end else begin
        k_buf_1_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_2100)))) begin
        k_buf_1_val_1_ce1 = 1'b1;
    end else begin
        k_buf_1_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1845) begin
        if (~(1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_1_val_1_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_1_val_1_d1 = col_buf_1_val_0_1_reg_2215;
        end else begin
            k_buf_1_val_1_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_2100)))) begin
        k_buf_1_val_1_we1 = 1'b1;
    end else begin
        k_buf_1_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        k_buf_2_val_0_ce0 = 1'b1;
    end else begin
        k_buf_2_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)))) begin
        k_buf_2_val_0_ce1 = 1'b1;
    end else begin
        k_buf_2_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1056) begin
        if (~(1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_2_val_0_d1 = col_buf_2_val_0_0_reg_517;
        end else if ((1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_2_val_0_d1 = col_buf_2_val_0_0_1_reg_2295;
        end else begin
            k_buf_2_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3)))) begin
        k_buf_2_val_0_we1 = 1'b1;
    end else begin
        k_buf_2_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3))) begin
        k_buf_2_val_1_ce0 = 1'b1;
    end else begin
        k_buf_2_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_2100)))) begin
        k_buf_2_val_1_ce1 = 1'b1;
    end else begin
        k_buf_2_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1845) begin
        if (~(1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_2_val_1_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_13_i_reg_2100)) begin
            k_buf_2_val_1_d1 = col_buf_2_val_0_1_reg_2221;
        end else begin
            k_buf_2_val_1_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & (1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_2100)))) begin
        k_buf_2_val_1_we1 = 1'b1;
    end else begin
        k_buf_2_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & (1'b0 == tmp_13_i_reg_2100))) begin
        p_0110_6_i_1_i_phi_fu_507_p6 = col_buf_1_val_0_0_1_fu_853_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & ~(1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & (1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2)))) begin
        p_0110_6_i_1_i_phi_fu_507_p6 = col_buf_1_val_0_0_phi_fu_496_p4;
    end else begin
        p_0110_6_i_1_i_phi_fu_507_p6 = ap_reg_phiprechg_p_0110_6_i_1_i_reg_504pp0_it3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & (1'b0 == tmp_13_i_reg_2100))) begin
        p_0110_6_i_2_i_phi_fu_532_p6 = col_buf_2_val_0_0_1_fu_873_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & ~(1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & (1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2)))) begin
        p_0110_6_i_2_i_phi_fu_532_p6 = col_buf_2_val_0_0_phi_fu_521_p4;
    end else begin
        p_0110_6_i_2_i_phi_fu_532_p6 = ap_reg_phiprechg_p_0110_6_i_2_i_reg_529pp0_it3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & (1'b0 == tmp_13_i_reg_2100))) begin
        p_0110_6_i_i_phi_fu_482_p6 = col_buf_0_val_0_0_1_fu_845_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2) & ~(1'b0 == tmp_13_i_reg_2100)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & (1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2)))) begin
        p_0110_6_i_i_phi_fu_482_p6 = col_buf_0_val_0_0_phi_fu_472_p4;
    end else begin
        p_0110_6_i_i_phi_fu_482_p6 = ap_reg_phiprechg_p_0110_6_i_i_reg_479pp0_it3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter13))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter13) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter13))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter13) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter13))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter13) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_0_blk_n = p_kernel_val_0_0_empty_n;
    end else begin
        p_kernel_val_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        p_kernel_val_0_0_read = 1'b1;
    end else begin
        p_kernel_val_0_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_1_blk_n = p_kernel_val_0_1_empty_n;
    end else begin
        p_kernel_val_0_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        p_kernel_val_0_1_read = 1'b1;
    end else begin
        p_kernel_val_0_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_2_blk_n = p_kernel_val_0_2_empty_n;
    end else begin
        p_kernel_val_0_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        p_kernel_val_0_2_read = 1'b1;
    end else begin
        p_kernel_val_0_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_0_blk_n = p_kernel_val_1_0_empty_n;
    end else begin
        p_kernel_val_1_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        p_kernel_val_1_0_read = 1'b1;
    end else begin
        p_kernel_val_1_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_1_blk_n = p_kernel_val_1_1_empty_n;
    end else begin
        p_kernel_val_1_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        p_kernel_val_1_1_read = 1'b1;
    end else begin
        p_kernel_val_1_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_2_blk_n = p_kernel_val_1_2_empty_n;
    end else begin
        p_kernel_val_1_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        p_kernel_val_1_2_read = 1'b1;
    end else begin
        p_kernel_val_1_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_0_blk_n = p_kernel_val_2_0_empty_n;
    end else begin
        p_kernel_val_2_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        p_kernel_val_2_0_read = 1'b1;
    end else begin
        p_kernel_val_2_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_1_blk_n = p_kernel_val_2_1_empty_n;
    end else begin
        p_kernel_val_2_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        p_kernel_val_2_1_read = 1'b1;
    end else begin
        p_kernel_val_2_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_2_blk_n = p_kernel_val_2_2_empty_n;
    end else begin
        p_kernel_val_2_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        p_kernel_val_2_2_read = 1'b1;
    end else begin
        p_kernel_val_2_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_src_cols_V_blk_n = p_src_cols_V_empty_n;
    end else begin
        p_src_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        p_src_cols_V_read = 1'b1;
    end else begin
        p_src_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & (1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & (1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & (1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & (1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & (1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & (1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_src_rows_V_blk_n = p_src_rows_V_empty_n;
    end else begin
        p_src_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_263)) begin
        p_src_rows_V_read = 1'b1;
    end else begin
        p_src_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_263) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(1'b0 == tmp_2_i_fu_640_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if ((1'b0 == tmp_12_i_fu_715_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it14) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b1 == ap_reg_ppiten_pp0_it13)) & ~((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it14) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b1 == ap_reg_ppiten_pp0_it13)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st19_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_st19_fsm_4 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_2_0_1_i_fu_687_p1 = $signed(p_kernel_val_0_1_read_reg_1785);

assign OP2_V_2_0_2_i_fu_690_p1 = $signed(p_kernel_val_0_2_read_reg_1790);

assign OP2_V_2_0_i_fu_684_p1 = $signed(p_kernel_val_0_0_read_reg_1780);

assign OP2_V_2_1_1_i_fu_696_p1 = $signed(p_kernel_val_1_1_read_reg_1800);

assign OP2_V_2_1_2_i_fu_699_p1 = $signed(p_kernel_val_1_2_read_reg_1805);

assign OP2_V_2_1_i_fu_693_p1 = $signed(p_kernel_val_1_0_read_reg_1795);

assign OP2_V_2_2_1_i_fu_705_p1 = $signed(p_kernel_val_2_1_read_reg_1815);

assign OP2_V_2_2_2_i_fu_708_p1 = $signed(p_kernel_val_2_2_read_reg_1820);

assign OP2_V_2_2_i_fu_702_p1 = $signed(p_kernel_val_2_0_read_reg_1810);

assign ap_reg_phiprechg_col_buf_0_val_0_0_reg_468pp0_it2 = 'bx;

assign ap_reg_phiprechg_col_buf_1_val_0_0_reg_492pp0_it2 = 'bx;

assign ap_reg_phiprechg_col_buf_2_val_0_0_reg_517pp0_it2 = 'bx;

assign ap_reg_phiprechg_p_0110_6_i_1_i_reg_504pp0_it3 = 'bx;

assign ap_reg_phiprechg_p_0110_6_i_2_i_reg_529pp0_it3 = 'bx;

assign ap_reg_phiprechg_p_0110_6_i_i_reg_479pp0_it3 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_556pp0_it3 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_542pp0_it3 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_584pp0_it3 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_570pp0_it3 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_612pp0_it3 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_598pp0_it3 = 'bx;

always @ (*) begin
    ap_sig_1056 = ((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3));
end

always @ (*) begin
    ap_sig_153 = (~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & (1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1));
end

always @ (*) begin
    ap_sig_1845 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1));
end

always @ (*) begin
    ap_sig_1847 = ((1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3));
end

always @ (*) begin
    ap_sig_1849 = (~(1'b0 == tmp_13_i_reg_2100) & ~(1'b0 == ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3));
end

always @ (*) begin
    ap_sig_199 = ((~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & (1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1) & (p_src_data_stream_0_V_empty_n == 1'b0)) | (~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & (1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | (~(ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter1 == 1'b0) & (1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter1) & (p_src_data_stream_2_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_sig_209 = (((1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter13) & (p_dst_data_stream_0_V_full_n == 1'b0)) | ((1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter13) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_2181_pp0_iter13) & (p_dst_data_stream_2_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_sig_23 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_263 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | (p_kernel_val_0_0_empty_n == 1'b0) | (p_kernel_val_0_1_empty_n == 1'b0) | (p_kernel_val_0_2_empty_n == 1'b0) | (p_kernel_val_1_0_empty_n == 1'b0) | (p_kernel_val_1_1_empty_n == 1'b0) | (p_kernel_val_1_2_empty_n == 1'b0) | (p_kernel_val_2_0_empty_n == 1'b0) | (p_kernel_val_2_1_empty_n == 1'b0) | (p_kernel_val_2_2_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (anchor_x_empty_n == 1'b0) | (anchor_y_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_301 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_340 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_361 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_498 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)));
end

always @ (*) begin
    ap_sig_886 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_893 = ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)));
end

always @ (*) begin
    ap_sig_899 = (~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2165_pp0_iter2));
end

always @ (*) begin
    ap_sig_993 = ((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_199) | ((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_209)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_2121_pp0_iter3));
end

assign brmerge303_i_i_fu_810_p2 = (tmp_15_i_reg_2111 | tmp_19_i_fu_779_p2);

assign brmerge_i_i_fu_795_p2 = (rev1_fu_789_p2 | rev_reg_2116);

assign col_assign_cast_i_cast_fu_753_p1 = p_021_0_i_i_reg_457;

assign col_buf_0_val_0_0_1_fu_845_p3 = ((tmp_14_i_reg_2104[0:0] === 1'b1) ? col_buf_0_val_0_0_phi_fu_472_p4 : ap_const_lv8_0);

assign col_buf_1_val_0_0_1_fu_853_p3 = ((tmp_14_i_reg_2104[0:0] === 1'b1) ? col_buf_1_val_0_0_phi_fu_496_p4 : ap_const_lv8_0);

assign col_buf_2_val_0_0_1_fu_873_p3 = ((tmp_14_i_reg_2104[0:0] === 1'b1) ? col_buf_2_val_0_0_phi_fu_521_p4 : ap_const_lv8_0);

assign col_buf_val_0_0_0_3_i_fu_889_p3 = ((ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3[0:0] === 1'b1) ? src_kernel_win_0_val_0_0_fu_222 : ap_const_lv8_0);

assign col_buf_val_0_0_1_1_i_fu_822_p3 = ((ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1[0:0] === 1'b1) ? col_buf_0_val_0_1_reg_2209 : ap_const_lv8_0);

assign col_buf_val_0_0_2_1_i_fu_815_p3 = ((ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_1_q0 : ap_const_lv8_0);

assign col_buf_val_1_0_0_3_i_fu_943_p3 = ((ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3[0:0] === 1'b1) ? src_kernel_win_1_val_0_0_fu_226 : ap_const_lv8_0);

assign col_buf_val_1_0_1_1_i_fu_835_p3 = ((ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1[0:0] === 1'b1) ? col_buf_1_val_0_1_reg_2215 : ap_const_lv8_0);

assign col_buf_val_1_0_2_1_i_fu_828_p3 = ((ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter1[0:0] === 1'b1) ? k_buf_1_val_1_q0 : ap_const_lv8_0);

assign col_buf_val_2_0_0_3_i_fu_997_p3 = ((ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter3[0:0] === 1'b1) ? src_kernel_win_2_val_0_0_fu_230 : ap_const_lv8_0);

assign col_buf_val_2_0_1_1_i_fu_867_p3 = ((ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2[0:0] === 1'b1) ? ap_reg_ppstg_col_buf_2_val_0_1_reg_2221_pp0_iter2 : ap_const_lv8_0);

assign col_buf_val_2_0_2_1_i_fu_861_p3 = ((ap_reg_ppstg_tmp_17_i_reg_2130_pp0_iter2[0:0] === 1'b1) ? col_buf_2_val_0_2_reg_2266 : ap_const_lv8_0);

assign cols_cast_i_fu_630_p1 = p_src_cols_V_dout;

assign grp_fu_1109_p0 = grp_fu_1109_p00;

assign grp_fu_1109_p00 = p_src_kernel_win_0_val_2_1_i_reg_2301;

assign grp_fu_1109_p1 = OP2_V_2_0_1_i_reg_2035;

assign grp_fu_1117_p0 = grp_fu_1117_p00;

assign grp_fu_1117_p00 = p_src_kernel_win_0_val_1_2_i_reg_2307;

assign grp_fu_1117_p1 = OP2_V_2_1_i_reg_2049;

assign grp_fu_1138_p0 = grp_fu_1138_p00;

assign grp_fu_1138_p00 = p_src_kernel_win_1_val_2_1_i_reg_2317;

assign grp_fu_1138_p1 = OP2_V_2_0_1_i_reg_2035;

assign grp_fu_1146_p0 = grp_fu_1146_p00;

assign grp_fu_1146_p00 = p_src_kernel_win_1_val_1_2_i_reg_2323;

assign grp_fu_1146_p1 = OP2_V_2_1_i_reg_2049;

assign grp_fu_1167_p0 = grp_fu_1167_p00;

assign grp_fu_1167_p00 = p_src_kernel_win_2_val_2_1_i_reg_2333;

assign grp_fu_1167_p1 = OP2_V_2_0_1_i_reg_2035;

assign grp_fu_1175_p0 = grp_fu_1175_p00;

assign grp_fu_1175_p00 = p_src_kernel_win_2_val_1_2_i_reg_2339;

assign grp_fu_1175_p1 = OP2_V_2_1_i_reg_2049;

assign grp_fu_1226_p0 = grp_fu_1226_p00;

assign grp_fu_1226_p00 = p_src_kernel_win_0_val_0_1_i_reg_2354;

assign grp_fu_1226_p1 = OP2_V_2_2_1_i_reg_2077;

assign grp_fu_1262_p0 = grp_fu_1262_p00;

assign grp_fu_1262_p00 = p_src_kernel_win_1_val_0_1_i_reg_2375;

assign grp_fu_1262_p1 = OP2_V_2_2_1_i_reg_2077;

assign grp_fu_1298_p0 = grp_fu_1298_p00;

assign grp_fu_1298_p00 = p_src_kernel_win_2_val_0_1_i_reg_2396;

assign grp_fu_1298_p1 = OP2_V_2_2_1_i_reg_2077;

assign grp_fu_1648_p0 = grp_fu_1648_p00;

assign grp_fu_1648_p00 = ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2370_pp0_iter9;

assign grp_fu_1648_p1 = OP2_V_2_2_2_i_reg_2084;

assign grp_fu_1657_p0 = grp_fu_1657_p00;

assign grp_fu_1657_p00 = p_src_kernel_win_0_val_2_2_i_fu_1201_p3;

assign grp_fu_1657_p1 = OP2_V_2_0_i_reg_2028;

assign grp_fu_1664_p0 = grp_fu_1664_p00;

assign grp_fu_1664_p00 = ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_584_pp0_iter7;

assign grp_fu_1664_p1 = OP2_V_2_1_2_i_reg_2063;

assign grp_fu_1671_p0 = grp_fu_1671_p00;

assign grp_fu_1671_p00 = ap_reg_ppstg_p_src_kernel_win_1_val_1_1_i_reg_2328_pp0_iter7;

assign grp_fu_1671_p1 = OP2_V_2_1_1_i_reg_2056;

assign grp_fu_1678_p0 = grp_fu_1678_p00;

assign grp_fu_1678_p00 = ap_reg_ppstg_src_kernel_win_1_val_2_0_reg_570_pp0_iter5;

assign grp_fu_1678_p1 = OP2_V_2_0_2_i_reg_2042;

assign grp_fu_1685_p0 = grp_fu_1685_p00;

assign grp_fu_1685_p00 = ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2391_pp0_iter9;

assign grp_fu_1685_p1 = OP2_V_2_2_2_i_reg_2084;

assign grp_fu_1694_p0 = grp_fu_1694_p00;

assign grp_fu_1694_p00 = ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_612_pp0_iter7;

assign grp_fu_1694_p1 = OP2_V_2_1_2_i_reg_2063;

assign grp_fu_1701_p0 = grp_fu_1701_p00;

assign grp_fu_1701_p00 = p_src_kernel_win_1_val_2_2_i_fu_1237_p3;

assign grp_fu_1701_p1 = OP2_V_2_0_i_reg_2028;

assign grp_fu_1708_p0 = grp_fu_1708_p00;

assign grp_fu_1708_p00 = p_src_kernel_win_2_val_0_2_i_reg_2452;

assign grp_fu_1708_p1 = OP2_V_2_2_i_reg_2070;

assign grp_fu_1715_p0 = grp_fu_1715_p00;

assign grp_fu_1715_p00 = ap_reg_ppstg_src_kernel_win_2_val_2_0_reg_598_pp0_iter5;

assign grp_fu_1715_p1 = OP2_V_2_0_2_i_reg_2042;

assign grp_fu_1722_p0 = grp_fu_1722_p00;

assign grp_fu_1722_p00 = ap_reg_ppstg_p_src_kernel_win_2_val_1_1_i_reg_2344_pp0_iter7;

assign grp_fu_1722_p1 = OP2_V_2_1_1_i_reg_2056;

assign grp_fu_1729_p0 = grp_fu_1729_p00;

assign grp_fu_1729_p00 = ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2349_pp0_iter9;

assign grp_fu_1729_p1 = OP2_V_2_2_2_i_reg_2084;

assign grp_fu_1738_p0 = grp_fu_1738_p00;

assign grp_fu_1738_p00 = p_src_kernel_win_2_val_2_2_i_fu_1273_p3;

assign grp_fu_1738_p1 = OP2_V_2_0_i_reg_2028;

assign grp_fu_1745_p0 = grp_fu_1745_p00;

assign grp_fu_1745_p00 = ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_542_pp0_iter5;

assign grp_fu_1745_p1 = OP2_V_2_0_2_i_reg_2042;

assign grp_fu_1752_p0 = grp_fu_1752_p00;

assign grp_fu_1752_p00 = p_src_kernel_win_0_val_0_2_i_reg_2412;

assign grp_fu_1752_p1 = OP2_V_2_2_i_reg_2070;

assign grp_fu_1759_p0 = grp_fu_1759_p00;

assign grp_fu_1759_p00 = p_src_kernel_win_1_val_0_2_i_reg_2432;

assign grp_fu_1759_p1 = OP2_V_2_2_i_reg_2070;

assign grp_fu_1766_p0 = grp_fu_1766_p00;

assign grp_fu_1766_p00 = ap_reg_ppstg_p_src_kernel_win_0_val_1_1_i_reg_2312_pp0_iter7;

assign grp_fu_1766_p1 = OP2_V_2_1_1_i_reg_2056;

assign grp_fu_1773_p0 = grp_fu_1773_p00;

assign grp_fu_1773_p00 = ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_556_pp0_iter7;

assign grp_fu_1773_p1 = OP2_V_2_1_2_i_reg_2063;

assign heightloop_fu_674_p2 = (start_row_cast_i_cast1_cast_fu_646_p3 + rows_cast_i_reg_1831);

assign i_V_fu_720_p2 = (p_08_0_i_i_reg_446 + ap_const_lv12_1);

assign j_V_fu_762_p2 = (p_021_0_i_i_reg_457 + ap_const_lv12_1);

assign k_buf_0_val_0_address0 = tmp_47_0_i_fu_800_p1;

assign k_buf_1_val_0_address0 = tmp_47_0_i_fu_800_p1;

assign k_buf_2_val_0_address0 = tmp_47_0_i_fu_800_p1;

assign not_i_i_i249_i_fu_1576_p2 = ((p_Result_3_i_i247_i_reg_2709 != ap_const_lv12_0) ? 1'b1 : 1'b0);

assign not_i_i_i258_i_fu_1616_p2 = ((p_Result_3_i_i256_i_reg_2725 != ap_const_lv12_0) ? 1'b1 : 1'b0);

assign not_i_i_i_i_fu_1536_p2 = ((p_Result_3_i_i_i_reg_2693 != ap_const_lv12_0) ? 1'b1 : 1'b0);

assign overflow_1_fu_1581_p2 = (not_i_i_i249_i_fu_1576_p2 & tmp_i_i248_i_fu_1571_p2);

assign overflow_2_fu_1621_p2 = (not_i_i_i258_i_fu_1616_p2 & tmp_i_i257_i_fu_1611_p2);

assign overflow_fu_1541_p2 = (not_i_i_i_i_fu_1536_p2 & tmp_i_i_i_fu_1531_p2);

assign p_Val2_10_fu_1600_p3 = ((tmp_i_i252_i_fu_1595_p2[0:0] === 1'b1) ? p_mux_i_i251_cast_i_fu_1587_p3 : p_Val2_5_fu_1568_p1);

assign p_Val2_11_fu_1640_p3 = ((tmp_i_i261_i_fu_1635_p2[0:0] === 1'b1) ? p_mux_i_i260_cast_i_fu_1627_p3 : p_Val2_7_fu_1608_p1);

assign p_Val2_2_fu_1528_p1 = p_Val2_1_reg_2682[7:0];

assign p_Val2_5_fu_1568_p1 = p_Val2_4_reg_2698[7:0];

assign p_Val2_6_0_0_1_cast_i_fu_1375_p1 = p_Val2_6_0_0_1_i_reg_2517;

assign p_Val2_6_0_1_i_fu_1381_p2 = ($signed(p_Val2_6_0_0_1_cast_i_fu_1375_p1) + $signed(tmp1_cast_fu_1378_p1));

assign p_Val2_6_0_2_1_i_fu_1450_p2 = ($signed(tmp2_reg_2622) + $signed(tmp3_cast_fu_1447_p1));

assign p_Val2_6_1_0_1_cast_i_fu_1390_p1 = p_Val2_6_1_0_1_i_reg_2542;

assign p_Val2_6_1_1_i_fu_1396_p2 = ($signed(p_Val2_6_1_0_1_cast_i_fu_1390_p1) + $signed(tmp5_cast_fu_1393_p1));

assign p_Val2_6_1_2_1_i_fu_1458_p2 = ($signed(tmp6_reg_2637) + $signed(tmp7_cast_fu_1455_p1));

assign p_Val2_6_2_0_1_cast_i_fu_1405_p1 = p_Val2_6_2_0_1_i_reg_2567;

assign p_Val2_6_2_1_i_fu_1411_p2 = ($signed(p_Val2_6_2_0_1_cast_i_fu_1405_p1) + $signed(tmp9_cast_fu_1408_p1));

assign p_Val2_6_2_2_1_i_fu_1466_p2 = ($signed(tmp10_reg_2652) + $signed(tmp11_cast_fu_1463_p1));

assign p_Val2_7_fu_1608_p1 = p_Val2_s_reg_2714[7:0];

assign p_Val2_9_fu_1560_p3 = ((tmp_i_i_i_82_fu_1555_p2[0:0] === 1'b1) ? p_mux_i_i_cast_i_fu_1547_p3 : p_Val2_2_fu_1528_p1);

assign p_dst_data_stream_0_V_din = p_Val2_9_reg_2730;

assign p_dst_data_stream_1_V_din = p_Val2_10_reg_2735;

assign p_dst_data_stream_2_V_din = p_Val2_11_reg_2740;

assign p_mux_i_i251_cast_i_fu_1587_p3 = ((tmp_i_i248_i_fu_1571_p2[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_mux_i_i260_cast_i_fu_1627_p3 = ((tmp_i_i257_i_fu_1611_p2[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_mux_i_i_cast_i_fu_1547_p3 = ((tmp_i_i_i_fu_1531_p2[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_src_kernel_win_0_val_0_1_i_fu_1099_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter4[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_0_1_fu_150);

assign p_src_kernel_win_0_val_0_2_i_fu_1208_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter5[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_0_2_fu_154);

assign p_src_kernel_win_0_val_1_1_i_fu_933_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_1_1_fu_158);

assign p_src_kernel_win_0_val_1_2_i_fu_926_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_1_2_fu_162);

assign p_src_kernel_win_0_val_2_1_i_fu_919_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_2_1_fu_166);

assign p_src_kernel_win_0_val_2_2_i_fu_1201_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter5[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_2_2_fu_170);

assign p_src_kernel_win_1_val_0_1_i_fu_1128_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter4[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_0_1_fu_174);

assign p_src_kernel_win_1_val_0_2_i_fu_1244_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter5[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_0_2_fu_178);

assign p_src_kernel_win_1_val_1_1_i_fu_987_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_1_1_fu_182);

assign p_src_kernel_win_1_val_1_2_i_fu_980_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_1_2_fu_186);

assign p_src_kernel_win_1_val_2_1_i_fu_973_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_2_1_fu_190);

assign p_src_kernel_win_1_val_2_2_i_fu_1237_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter5[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_2_2_fu_194);

assign p_src_kernel_win_2_val_0_1_i_fu_1157_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter4[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_0_1_fu_198);

assign p_src_kernel_win_2_val_0_2_i_fu_1280_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter5[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_0_2_fu_202);

assign p_src_kernel_win_2_val_1_1_i_fu_1041_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_1_1_fu_206);

assign p_src_kernel_win_2_val_1_2_i_fu_1034_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_1_2_fu_210);

assign p_src_kernel_win_2_val_2_1_i_fu_1027_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_2_1_fu_214);

assign p_src_kernel_win_2_val_2_2_i_fu_1273_p3 = ((ap_reg_ppstg_tmp_18_i_reg_2143_pp0_iter5[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_2_2_fu_218);

assign rev1_fu_789_p2 = (ult1_fu_784_p2 ^ 1'b1);

assign rev_fu_747_p2 = (ult_fu_742_p2 ^ 1'b1);

assign rows_cast_i_fu_626_p1 = p_src_rows_V_dout;

assign start_col_cast_i_cast1_cast_fu_660_p3 = ((anchor_x_read_reg_1847[0:0] === 1'b1) ? ap_const_lv13_1 : ap_const_lv13_2);

assign start_col_cast_i_cast_cast_fu_667_p3 = ((anchor_x_read_reg_1847[0:0] === 1'b1) ? ap_const_lv12_1 : ap_const_lv12_2);

assign start_row_cast_i_cast1_cast_fu_646_p3 = ((anchor_y_read_reg_1853[0:0] === 1'b1) ? ap_const_lv13_1 : ap_const_lv13_2);

assign start_row_cast_i_cast_cast_fu_653_p3 = ((anchor_y_read_reg_1853[0:0] === 1'b1) ? ap_const_lv12_1 : ap_const_lv12_2);

assign tmp11_cast_fu_1463_p1 = tmp11_reg_2657;

assign tmp1_cast_fu_1378_p1 = tmp1_reg_2522;

assign tmp3_cast_fu_1447_p1 = tmp3_reg_2627;

assign tmp5_cast_fu_1393_p1 = tmp5_reg_2547;

assign tmp7_cast_fu_1455_p1 = tmp7_reg_2642;

assign tmp9_cast_fu_1408_p1 = tmp9_reg_2572;

assign tmp_11_cast_i_cast_fu_711_p1 = p_08_0_i_i_reg_446;

assign tmp_12_i_fu_715_p2 = ((tmp_11_cast_i_cast_fu_711_p1 < heightloop_reg_2018) ? 1'b1 : 1'b0);

assign tmp_13_i_fu_726_p2 = ((p_08_0_i_i_reg_446 == ap_const_lv12_0) ? 1'b1 : 1'b0);

assign tmp_14_i_fu_732_p2 = ((p_08_0_i_i_reg_446 < p_src_rows_V_read_reg_1825) ? 1'b1 : 1'b0);

assign tmp_15_i_fu_737_p2 = ((p_08_0_i_i_reg_446 < start_row_cast_i_cast_cast_reg_2008) ? 1'b1 : 1'b0);

assign tmp_16_i_fu_757_p2 = ((col_assign_cast_i_cast_fu_753_p1 < widthloop_reg_2023) ? 1'b1 : 1'b0);

assign tmp_17_i_fu_768_p2 = ((p_021_0_i_i_reg_457 < p_src_cols_V_read_reg_1836) ? 1'b1 : 1'b0);

assign tmp_18_i_fu_773_p2 = ((p_021_0_i_i_reg_457 == ap_const_lv12_0) ? 1'b1 : 1'b0);

assign tmp_19_i_fu_779_p2 = ((p_021_0_i_i_reg_457 < start_col_cast_i_cast_cast_reg_2013) ? 1'b1 : 1'b0);

assign tmp_1_i_fu_634_p2 = (tmp_9_i_reg_435 + ap_const_lv2_1);

assign tmp_2_i_fu_640_p2 = ((tmp_9_i_reg_435 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_47_0_i_fu_800_p1 = p_021_0_i_i_reg_457;

assign tmp_i_i248_i_fu_1571_p2 = (isneg_1_reg_2703 ^ 1'b1);

assign tmp_i_i252_i_fu_1595_p2 = (isneg_1_reg_2703 | overflow_1_fu_1581_p2);

assign tmp_i_i257_i_fu_1611_p2 = (isneg_2_reg_2719 ^ 1'b1);

assign tmp_i_i261_i_fu_1635_p2 = (isneg_2_reg_2719 | overflow_2_fu_1621_p2);

assign tmp_i_i_i_82_fu_1555_p2 = (isneg_reg_2687 | overflow_fu_1541_p2);

assign tmp_i_i_i_fu_1531_p2 = (isneg_reg_2687 ^ 1'b1);

assign ult1_fu_784_p2 = ((p_021_0_i_i_reg_457 < p_src_cols_V_read_reg_1836) ? 1'b1 : 1'b0);

assign ult_fu_742_p2 = ((p_08_0_i_i_reg_446 < p_src_rows_V_read_reg_1825) ? 1'b1 : 1'b0);

assign widthloop_fu_679_p2 = (start_col_cast_i_cast1_cast_fu_660_p3 + cols_cast_i_reg_1842);

always @ (posedge ap_clk) begin
    rows_cast_i_reg_1831[12] <= 1'b0;
    cols_cast_i_reg_1842[12] <= 1'b0;
    start_row_cast_i_cast_cast_reg_2008[11:2] <= 10'b0000000000;
    start_col_cast_i_cast_cast_reg_2013[11:2] <= 10'b0000000000;
end

endmodule //filter_Filter2D93
