{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578510942857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578510942874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 03:15:35 2020 " "Processing started: Thu Jan 09 03:15:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578510942874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578510942874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578510942884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1578510944765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.bdf" "" { Schematic "C:/Users/tai75/OneDrive/Desktop/Project/Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510945047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578510945047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine/statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemachine/statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine-BEHAVIOR " "Found design unit 1: StateMachine-BEHAVIOR" {  } { { "StateMachine/StateMachine.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/StateMachine/StateMachine.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510946607 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine/StateMachine.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/StateMachine/StateMachine.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510946607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578510946607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_i_d_out1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/lcd_i_d_out1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_I_D_out1-ARCH " "Found design unit 1: LCD_I_D_out1-ARCH" {  } { { "LCD/LCD_I_D_out1.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/LCD/LCD_I_D_out1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510946613 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_I_D_out1 " "Found entity 1: LCD_I_D_out1" {  } { { "LCD/LCD_I_D_out1.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/LCD/LCD_I_D_out1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510946613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578510946613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div/freq_div3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div/freq_div3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Freq_Div3-BEHAVIOR " "Found design unit 1: Freq_Div3-BEHAVIOR" {  } { { "Freq_Div/Freq_Div3.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/Freq_Div/Freq_Div3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510946618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Freq_Div3 " "Found entity 1: Freq_Div3" {  } { { "Freq_Div/Freq_Div3.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/Freq_Div/Freq_Div3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510946618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578510946618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.bdf" "" { Schematic "C:/Users/tai75/OneDrive/Desktop/Project/debounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510946623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578510946623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des/des_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file des/des_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DES_module-BEHAVIOR " "Found design unit 1: DES_module-BEHAVIOR" {  } { { "DES/DES_module.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/DES/DES_module.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510946629 ""} { "Info" "ISGN_ENTITY_NAME" "1 DES_module " "Found entity 1: DES_module" {  } { { "DES/DES_module.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/DES/DES_module.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510946629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578510946629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des/des_def.vhd 2 0 " "Found 2 design units, including 0 entities, in source file des/des_def.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DES_def " "Found design unit 1: DES_def" {  } { { "DES/DES_def.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/DES/DES_def.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510946636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DES_def-body " "Found design unit 2: DES_def-body" {  } { { "DES/DES_def.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/DES/DES_def.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578510946636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578510946636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578510946893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_I_D_out1 LCD_I_D_out1:inst14 " "Elaborating entity \"LCD_I_D_out1\" for hierarchy \"LCD_I_D_out1:inst14\"" {  } { { "Project.bdf" "inst14" { Schematic "C:/Users/tai75/OneDrive/Desktop/Project/Project.bdf" { { 112 896 1136 288 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578510947111 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RS LCD_I_D_out1.vhd(35) " "VHDL Process Statement warning at LCD_I_D_out1.vhd(35): signal \"RS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD/LCD_I_D_out1.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/LCD/LCD_I_D_out1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578510947146 "|Project|LCD_I_D_out1:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RW LCD_I_D_out1.vhd(36) " "VHDL Process Statement warning at LCD_I_D_out1.vhd(36): signal \"RW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD/LCD_I_D_out1.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/LCD/LCD_I_D_out1.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578510947146 "|Project|LCD_I_D_out1:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_Div3 Freq_Div3:inst5 " "Elaborating entity \"Freq_Div3\" for hierarchy \"Freq_Div3:inst5\"" {  } { { "Project.bdf" "inst5" { Schematic "C:/Users/tai75/OneDrive/Desktop/Project/Project.bdf" { { -64 312 464 80 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578510947159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:inst " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:inst\"" {  } { { "Project.bdf" "inst" { Schematic "C:/Users/tai75/OneDrive/Desktop/Project/Project.bdf" { { 64 504 744 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578510947174 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Reset StateMachine.vhd(84) " "VHDL Process Statement warning at StateMachine.vhd(84): inferring latch(es) for signal or variable \"Reset\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine/StateMachine.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/StateMachine/StateMachine.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1578510947210 "|Project|StateMachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reset StateMachine.vhd(84) " "Inferred latch for \"Reset\" at StateMachine.vhd(84)" {  } { { "StateMachine/StateMachine.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/StateMachine/StateMachine.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578510947210 "|Project|StateMachine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst6 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst6\"" {  } { { "Project.bdf" "inst6" { Schematic "C:/Users/tai75/OneDrive/Desktop/Project/Project.bdf" { { 80 168 288 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578510947212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DES_module DES_module:inst1 " "Elaborating entity \"DES_module\" for hierarchy \"DES_module:inst1\"" {  } { { "Project.bdf" "inst1" { Schematic "C:/Users/tai75/OneDrive/Desktop/Project/Project.bdf" { { -64 896 1088 80 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578510947239 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "DES_module.vhd(69) " "VHDL Subtype or Type Declaration warning at DES_module.vhd(69): subtype or type has null range" {  } { { "DES/DES_module.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/DES/DES_module.vhd" 69 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1578510947289 "|Project|DES_module:inst1"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "DES_module.vhd(70) " "VHDL Subtype or Type Declaration warning at DES_module.vhd(70): subtype or type has null range" {  } { { "DES/DES_module.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/DES/DES_module.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1578510947289 "|Project|DES_module:inst1"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD_I_D_out1:inst14\|DB_io\[7\] LCD_I_D_out1:inst14\|Mux0 " "Converted the fan-out from the tri-state buffer \"LCD_I_D_out1:inst14\|DB_io\[7\]\" to the node \"LCD_I_D_out1:inst14\|Mux0\" into an OR gate" {  } { { "LCD/LCD_I_D_out1.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/LCD/LCD_I_D_out1.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1578511003934 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1578511003934 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LCD_I_D_out1:inst14\|RSo LCD_I_D_out1:inst14\|RSo~_emulated LCD_I_D_out1:inst14\|RSo~1 " "Register \"LCD_I_D_out1:inst14\|RSo\" is converted into an equivalent circuit using register \"LCD_I_D_out1:inst14\|RSo~_emulated\" and latch \"LCD_I_D_out1:inst14\|RSo~1\"" {  } { { "LCD/LCD_I_D_out1.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/LCD/LCD_I_D_out1.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1578511004002 "|Project|LCD_I_D_out1:inst14|RSo"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LCD_I_D_out1:inst14\|RWS LCD_I_D_out1:inst14\|RWS~_emulated LCD_I_D_out1:inst14\|RWS~1 " "Register \"LCD_I_D_out1:inst14\|RWS\" is converted into an equivalent circuit using register \"LCD_I_D_out1:inst14\|RWS~_emulated\" and latch \"LCD_I_D_out1:inst14\|RWS~1\"" {  } { { "LCD/LCD_I_D_out1.vhd" "" { Text "C:/Users/tai75/OneDrive/Desktop/Project/LCD/LCD_I_D_out1.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1578511004002 "|Project|LCD_I_D_out1:inst14|RWS"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1578511004002 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_On VCC " "Pin \"LCD_On\" is stuck at VCC" {  } { { "Project.bdf" "" { Schematic "C:/Users/tai75/OneDrive/Desktop/Project/Project.bdf" { { 336 1168 1344 352 "LCD_On" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578511056727 "|Project|LCD_On"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1578511056727 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1578511093939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1578511095503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578511095503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5263 " "Implemented 5263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1578511096860 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1578511096860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5221 " "Implemented 5221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1578511096860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1578511096860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578511096940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 03:18:16 2020 " "Processing ended: Thu Jan 09 03:18:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578511096940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578511096940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578511096940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578511096940 ""}
