simVerilogNetlistFileList = '(
    (("Design" "4bit_register") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("NCSU_Digital_Parts" "DFF") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("Design" "NCSU_Digital_Parts")
simVerilogNetlistFileCellList = '(
    ("NCSU_Digital_Parts" 
	("DFF")
    ) 
    ("Design" 
	("4bit_register")
    )
)
hnlIncrementalDirectory = '"ihnl"
