ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"SPI_SPI.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SPI_SpiPostEnable,"ax",%progbits
  20              		.align	2
  21              		.global	SPI_SpiPostEnable
  22              		.code	16
  23              		.thumb_func
  24              		.type	SPI_SpiPostEnable, %function
  25              	SPI_SpiPostEnable:
  26              	.LFB3:
  27              		.file 1 "Generated_Source\\PSoC4\\SPI_SPI.c"
   1:Generated_Source\PSoC4/SPI_SPI.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/SPI_SPI.c **** * \file SPI_SPI.c
   3:Generated_Source\PSoC4/SPI_SPI.c **** * \version 4.0
   4:Generated_Source\PSoC4/SPI_SPI.c **** *
   5:Generated_Source\PSoC4/SPI_SPI.c **** * \brief
   6:Generated_Source\PSoC4/SPI_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:Generated_Source\PSoC4/SPI_SPI.c **** *  SPI mode.
   8:Generated_Source\PSoC4/SPI_SPI.c **** *
   9:Generated_Source\PSoC4/SPI_SPI.c **** * Note:
  10:Generated_Source\PSoC4/SPI_SPI.c **** *
  11:Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************
  12:Generated_Source\PSoC4/SPI_SPI.c **** * \copyright
  13:Generated_Source\PSoC4/SPI_SPI.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/SPI_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/SPI_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/SPI_SPI.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/SPI_SPI.c **** 
  19:Generated_Source\PSoC4/SPI_SPI.c **** #include "SPI_PVT.h"
  20:Generated_Source\PSoC4/SPI_SPI.c **** #include "SPI_SPI_UART_PVT.h"
  21:Generated_Source\PSoC4/SPI_SPI.c **** 
  22:Generated_Source\PSoC4/SPI_SPI.c **** #if(SPI_SCB_MODE_UNCONFIG_CONST_CFG)
  23:Generated_Source\PSoC4/SPI_SPI.c **** 
  24:Generated_Source\PSoC4/SPI_SPI.c ****     /***************************************
  25:Generated_Source\PSoC4/SPI_SPI.c ****     *  Configuration Structure Initialization
  26:Generated_Source\PSoC4/SPI_SPI.c ****     ***************************************/
  27:Generated_Source\PSoC4/SPI_SPI.c **** 
  28:Generated_Source\PSoC4/SPI_SPI.c ****     const SPI_SPI_INIT_STRUCT SPI_configSpi =
  29:Generated_Source\PSoC4/SPI_SPI.c ****     {
  30:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_MODE,
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 2


  31:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_SUB_MODE,
  32:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_CLOCK_MODE,
  33:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_OVS_FACTOR,
  34:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_MEDIAN_FILTER_ENABLE,
  35:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_LATE_MISO_SAMPLE_ENABLE,
  36:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_WAKE_ENABLE,
  37:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_RX_DATA_BITS_NUM,
  38:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_TX_DATA_BITS_NUM,
  39:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_BITS_ORDER,
  40:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_TRANSFER_SEPARATION,
  41:Generated_Source\PSoC4/SPI_SPI.c ****         0u,
  42:Generated_Source\PSoC4/SPI_SPI.c ****         NULL,
  43:Generated_Source\PSoC4/SPI_SPI.c ****         0u,
  44:Generated_Source\PSoC4/SPI_SPI.c ****         NULL,
  45:Generated_Source\PSoC4/SPI_SPI.c ****         (uint32) SPI_SCB_IRQ_INTERNAL,
  46:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_INTR_RX_MASK,
  47:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_RX_TRIGGER_LEVEL,
  48:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_INTR_TX_MASK,
  49:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_TX_TRIGGER_LEVEL,
  50:Generated_Source\PSoC4/SPI_SPI.c ****         (uint8) SPI_SPI_BYTE_MODE_ENABLE,
  51:Generated_Source\PSoC4/SPI_SPI.c ****         (uint8) SPI_SPI_FREE_RUN_SCLK_ENABLE,
  52:Generated_Source\PSoC4/SPI_SPI.c ****         (uint8) SPI_SPI_SS_POLARITY
  53:Generated_Source\PSoC4/SPI_SPI.c ****     };
  54:Generated_Source\PSoC4/SPI_SPI.c **** 
  55:Generated_Source\PSoC4/SPI_SPI.c **** 
  56:Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
  57:Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SpiInit
  58:Generated_Source\PSoC4/SPI_SPI.c ****     ****************************************************************************//**
  59:Generated_Source\PSoC4/SPI_SPI.c ****     *
  60:Generated_Source\PSoC4/SPI_SPI.c ****     *  Configures the SPI for SPI operation.
  61:Generated_Source\PSoC4/SPI_SPI.c ****     *
  62:Generated_Source\PSoC4/SPI_SPI.c ****     *  This function is intended specifically to be used when the SPI 
  63:Generated_Source\PSoC4/SPI_SPI.c ****     *  configuration is set to “Unconfigured SPI” in the customizer. 
  64:Generated_Source\PSoC4/SPI_SPI.c ****     *  After initializing the SPI in SPI mode using this function, 
  65:Generated_Source\PSoC4/SPI_SPI.c ****     *  the component can be enabled using the SPI_Start() or 
  66:Generated_Source\PSoC4/SPI_SPI.c ****     * SPI_Enable() function.
  67:Generated_Source\PSoC4/SPI_SPI.c ****     *  This function uses a pointer to a structure that provides the configuration 
  68:Generated_Source\PSoC4/SPI_SPI.c ****     *  settings. This structure contains the same information that would otherwise 
  69:Generated_Source\PSoC4/SPI_SPI.c ****     *  be provided by the customizer settings.
  70:Generated_Source\PSoC4/SPI_SPI.c ****     *
  71:Generated_Source\PSoC4/SPI_SPI.c ****     *  \param config: pointer to a structure that contains the following list of 
  72:Generated_Source\PSoC4/SPI_SPI.c ****     *   fields. These fields match the selections available in the customizer. 
  73:Generated_Source\PSoC4/SPI_SPI.c ****     *   Refer to the customizer for further description of the settings.
  74:Generated_Source\PSoC4/SPI_SPI.c ****     *
  75:Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
  76:Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiInit(const SPI_SPI_INIT_STRUCT *config)
  77:Generated_Source\PSoC4/SPI_SPI.c ****     {
  78:Generated_Source\PSoC4/SPI_SPI.c ****         if(NULL == config)
  79:Generated_Source\PSoC4/SPI_SPI.c ****         {
  80:Generated_Source\PSoC4/SPI_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  81:Generated_Source\PSoC4/SPI_SPI.c ****         }
  82:Generated_Source\PSoC4/SPI_SPI.c ****         else
  83:Generated_Source\PSoC4/SPI_SPI.c ****         {
  84:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure pins */
  85:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SetPins(SPI_SCB_MODE_SPI, config->mode, SPI_DUMMY_PARAM);
  86:Generated_Source\PSoC4/SPI_SPI.c **** 
  87:Generated_Source\PSoC4/SPI_SPI.c ****             /* Store internal configuration */
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 3


  88:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_scbMode       = (uint8) SPI_SCB_MODE_SPI;
  89:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_scbEnableWake = (uint8) config->enableWake;
  90:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_scbEnableIntr = (uint8) config->enableInterrupt;
  91:Generated_Source\PSoC4/SPI_SPI.c **** 
  92:Generated_Source\PSoC4/SPI_SPI.c ****             /* Set RX direction internal variables */
  93:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBuffer      =         config->rxBuffer;
  94:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxDataBits    = (uint8) config->rxDataBits;
  95:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferSize  =         config->rxBufferSize;
  96:Generated_Source\PSoC4/SPI_SPI.c **** 
  97:Generated_Source\PSoC4/SPI_SPI.c ****             /* Set TX direction internal variables */
  98:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBuffer      =         config->txBuffer;
  99:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txDataBits    = (uint8) config->txDataBits;
 100:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBufferSize  =         config->txBufferSize;
 101:Generated_Source\PSoC4/SPI_SPI.c **** 
 102:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure SPI interface */
 103:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_CTRL_REG     = SPI_GET_CTRL_OVS(config->oversample)           |
 104:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 105:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 106:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_CTRL_SPI;
 107:Generated_Source\PSoC4/SPI_SPI.c **** 
 108:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SPI_CTRL_REG = SPI_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 109:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 110:Generated_Source\PSoC4/SPI_SPI.c ****                                                                           SPI_SPI_MODE_TI_PRECEDES_
 111:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)      
 112:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSam
 113:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRunS
 114:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)    
 115:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SUB_MODE      (config->submode)       
 116:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 117:Generated_Source\PSoC4/SPI_SPI.c **** 
 118:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure RX direction */
 119:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_RX_CTRL_REG     =  SPI_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 120:Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_GET_RX_CTRL_BIT_ORDER (config->bitOrder)       
 121:Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_GET_RX_CTRL_MEDIAN    (config->enableMedianFilt
 122:Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_SPI_RX_CTRL;
 123:Generated_Source\PSoC4/SPI_SPI.c **** 
 124:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_RX_FIFO_CTRL_REG = SPI_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 125:Generated_Source\PSoC4/SPI_SPI.c **** 
 126:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure TX direction */
 127:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_TX_CTRL_REG      = SPI_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 128:Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 129:Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_SPI_TX_CTRL;
 130:Generated_Source\PSoC4/SPI_SPI.c **** 
 131:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_TX_FIFO_CTRL_REG = SPI_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 132:Generated_Source\PSoC4/SPI_SPI.c **** 
 133:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 134:Generated_Source\PSoC4/SPI_SPI.c ****             CyIntDisable    (SPI_ISR_NUMBER);
 135:Generated_Source\PSoC4/SPI_SPI.c ****             CyIntSetPriority(SPI_ISR_NUMBER, SPI_ISR_PRIORITY);
 136:Generated_Source\PSoC4/SPI_SPI.c ****             (void) CyIntSetVector(SPI_ISR_NUMBER, &SPI_SPI_UART_ISR);
 137:Generated_Source\PSoC4/SPI_SPI.c **** 
 138:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure interrupt sources */
 139:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_I2C_EC_MASK_REG = SPI_NO_INTR_SOURCES;
 140:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_SPI_EC_MASK_REG = SPI_NO_INTR_SOURCES;
 141:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_SLAVE_MASK_REG  = SPI_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 142:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_MASTER_MASK_REG = SPI_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 143:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_RX_MASK_REG     = SPI_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 144:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_TX_MASK_REG     = SPI_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 4


 145:Generated_Source\PSoC4/SPI_SPI.c ****             
 146:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure TX interrupt sources to restore. */
 147:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_IntrTxMask = LO16(SPI_INTR_TX_MASK_REG);
 148:Generated_Source\PSoC4/SPI_SPI.c **** 
 149:Generated_Source\PSoC4/SPI_SPI.c ****             /* Set active SS0 */
 150:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SpiSetActiveSlaveSelect(SPI_SPI_SLAVE_SELECT0);
 151:Generated_Source\PSoC4/SPI_SPI.c **** 
 152:Generated_Source\PSoC4/SPI_SPI.c ****             /* Clear RX buffer indexes */
 153:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferHead     = 0u;
 154:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferTail     = 0u;
 155:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferOverflow = 0u;
 156:Generated_Source\PSoC4/SPI_SPI.c **** 
 157:Generated_Source\PSoC4/SPI_SPI.c ****             /* Clear TX buffer indexes */
 158:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBufferHead = 0u;
 159:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBufferTail = 0u;
 160:Generated_Source\PSoC4/SPI_SPI.c ****         }
 161:Generated_Source\PSoC4/SPI_SPI.c ****     }
 162:Generated_Source\PSoC4/SPI_SPI.c **** 
 163:Generated_Source\PSoC4/SPI_SPI.c **** #else
 164:Generated_Source\PSoC4/SPI_SPI.c **** 
 165:Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
 166:Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SpiInit
 167:Generated_Source\PSoC4/SPI_SPI.c ****     ****************************************************************************//**
 168:Generated_Source\PSoC4/SPI_SPI.c ****     *
 169:Generated_Source\PSoC4/SPI_SPI.c ****     *  Configures the SCB for the SPI operation.
 170:Generated_Source\PSoC4/SPI_SPI.c ****     *
 171:Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
 172:Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiInit(void)
 173:Generated_Source\PSoC4/SPI_SPI.c ****     {
 174:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure SPI interface */
 175:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_CTRL_REG     = SPI_SPI_DEFAULT_CTRL;
 176:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_CTRL_REG = SPI_SPI_DEFAULT_SPI_CTRL;
 177:Generated_Source\PSoC4/SPI_SPI.c **** 
 178:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure TX and RX direction */
 179:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_RX_CTRL_REG      = SPI_SPI_DEFAULT_RX_CTRL;
 180:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_RX_FIFO_CTRL_REG = SPI_SPI_DEFAULT_RX_FIFO_CTRL;
 181:Generated_Source\PSoC4/SPI_SPI.c **** 
 182:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure TX and RX direction */
 183:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_TX_CTRL_REG      = SPI_SPI_DEFAULT_TX_CTRL;
 184:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_TX_FIFO_CTRL_REG = SPI_SPI_DEFAULT_TX_FIFO_CTRL;
 185:Generated_Source\PSoC4/SPI_SPI.c **** 
 186:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 187:Generated_Source\PSoC4/SPI_SPI.c ****     #if(SPI_SCB_IRQ_INTERNAL)
 188:Generated_Source\PSoC4/SPI_SPI.c ****             CyIntDisable    (SPI_ISR_NUMBER);
 189:Generated_Source\PSoC4/SPI_SPI.c ****             CyIntSetPriority(SPI_ISR_NUMBER, SPI_ISR_PRIORITY);
 190:Generated_Source\PSoC4/SPI_SPI.c ****             (void) CyIntSetVector(SPI_ISR_NUMBER, &SPI_SPI_UART_ISR);
 191:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SCB_IRQ_INTERNAL) */
 192:Generated_Source\PSoC4/SPI_SPI.c **** 
 193:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure interrupt sources */
 194:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_I2C_EC_MASK_REG = SPI_SPI_DEFAULT_INTR_I2C_EC_MASK;
 195:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_SPI_EC_MASK_REG = SPI_SPI_DEFAULT_INTR_SPI_EC_MASK;
 196:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_SLAVE_MASK_REG  = SPI_SPI_DEFAULT_INTR_SLAVE_MASK;
 197:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_MASTER_MASK_REG = SPI_SPI_DEFAULT_INTR_MASTER_MASK;
 198:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_RX_MASK_REG     = SPI_SPI_DEFAULT_INTR_RX_MASK;
 199:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_TX_MASK_REG     = SPI_SPI_DEFAULT_INTR_TX_MASK;
 200:Generated_Source\PSoC4/SPI_SPI.c **** 
 201:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure TX interrupt sources to restore. */
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 5


 202:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_IntrTxMask = LO16(SPI_INTR_TX_MASK_REG);
 203:Generated_Source\PSoC4/SPI_SPI.c ****             
 204:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set active SS0 for master */
 205:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_CONST)
 206:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SpiSetActiveSlaveSelect(SPI_SPI_SLAVE_SELECT0);
 207:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_CONST) */
 208:Generated_Source\PSoC4/SPI_SPI.c **** 
 209:Generated_Source\PSoC4/SPI_SPI.c ****     #if(SPI_INTERNAL_RX_SW_BUFFER_CONST)
 210:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_rxBufferHead     = 0u;
 211:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_rxBufferTail     = 0u;
 212:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_rxBufferOverflow = 0u;
 213:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_INTERNAL_RX_SW_BUFFER_CONST) */
 214:Generated_Source\PSoC4/SPI_SPI.c **** 
 215:Generated_Source\PSoC4/SPI_SPI.c ****     #if(SPI_INTERNAL_TX_SW_BUFFER_CONST)
 216:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_txBufferHead = 0u;
 217:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_txBufferTail = 0u;
 218:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_INTERNAL_TX_SW_BUFFER_CONST) */
 219:Generated_Source\PSoC4/SPI_SPI.c ****     }
 220:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 221:Generated_Source\PSoC4/SPI_SPI.c **** 
 222:Generated_Source\PSoC4/SPI_SPI.c **** 
 223:Generated_Source\PSoC4/SPI_SPI.c **** /*******************************************************************************
 224:Generated_Source\PSoC4/SPI_SPI.c **** * Function Name: SPI_SpiPostEnable
 225:Generated_Source\PSoC4/SPI_SPI.c **** ****************************************************************************//**
 226:Generated_Source\PSoC4/SPI_SPI.c **** *
 227:Generated_Source\PSoC4/SPI_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 228:Generated_Source\PSoC4/SPI_SPI.c **** *  to be controlled by the SCB SPI.
 229:Generated_Source\PSoC4/SPI_SPI.c **** *
 230:Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************/
 231:Generated_Source\PSoC4/SPI_SPI.c **** void SPI_SpiPostEnable(void)
 232:Generated_Source\PSoC4/SPI_SPI.c **** {
  28              		.loc 1 232 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
 233:Generated_Source\PSoC4/SPI_SPI.c **** #if(SPI_SCB_MODE_UNCONFIG_CONST_CFG)
 234:Generated_Source\PSoC4/SPI_SPI.c **** 
 235:Generated_Source\PSoC4/SPI_SPI.c ****     if (SPI_CHECK_SPI_MASTER)
 236:Generated_Source\PSoC4/SPI_SPI.c ****     {
 237:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_CTS_SCLK_PIN)
 238:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 239:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_CTS_SCLK_HSIOM_REG, SPI_CTS_SCLK_HSIOM_MASK,
 240:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_CTS_SCLK_HSIOM_POS, SPI_CTS_SCLK_HSIOM_SEL_SPI);
 241:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_CTS_SCLK_PIN) */
 242:Generated_Source\PSoC4/SPI_SPI.c **** 
 243:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_RTS_SS0_PIN)
 244:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 245:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_RTS_SS0_HSIOM_REG, SPI_RTS_SS0_HSIOM_MASK,
 246:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_RTS_SS0_HSIOM_POS, SPI_RTS_SS0_HSIOM_SEL_SPI);
 247:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_RTS_SS0_PIN) */
 248:Generated_Source\PSoC4/SPI_SPI.c **** 
 249:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS1_PIN)
 250:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 6


 251:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS1_HSIOM_REG, SPI_SS1_HSIOM_MASK,
 252:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS1_HSIOM_POS, SPI_SS1_HSIOM_SEL_SPI);
 253:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS1_PIN) */
 254:Generated_Source\PSoC4/SPI_SPI.c **** 
 255:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS2_PIN)
 256:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 257:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS2_HSIOM_REG, SPI_SS2_HSIOM_MASK,
 258:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS2_HSIOM_POS, SPI_SS2_HSIOM_SEL_SPI);
 259:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS2_PIN) */
 260:Generated_Source\PSoC4/SPI_SPI.c **** 
 261:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS3_PIN)
 262:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 263:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS3_HSIOM_REG, SPI_SS3_HSIOM_MASK,
 264:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS3_HSIOM_POS, SPI_SS3_HSIOM_SEL_SPI);
 265:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS3_PIN) */
 266:Generated_Source\PSoC4/SPI_SPI.c ****     }
 267:Generated_Source\PSoC4/SPI_SPI.c **** 
 268:Generated_Source\PSoC4/SPI_SPI.c **** #else
 269:Generated_Source\PSoC4/SPI_SPI.c **** 
 270:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_SCLK_PIN)
 271:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 272:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SCLK_M_HSIOM_REG, SPI_SCLK_M_HSIOM_MASK,
  36              		.loc 1 272 0
  37 0002 0D4B     		ldr	r3, .L2
  38 0004 1968     		ldr	r1, [r3]
  39 0006 F024     		movs	r4, #240
  40 0008 2402     		lsls	r4, r4, #8
  41 000a 2143     		orrs	r1, r4
  42 000c 1960     		str	r1, [r3]
 273:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SCLK_M_HSIOM_POS, SPI_SCLK_M_HSIOM_SEL_SPI);
 274:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_MISO_SDA_TX_PIN_PIN) */
 275:Generated_Source\PSoC4/SPI_SPI.c **** 
 276:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_SS0_PIN)
 277:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 278:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS0_M_HSIOM_REG, SPI_SS0_M_HSIOM_MASK,
  43              		.loc 1 278 0
  44 000e 1868     		ldr	r0, [r3]
  45 0010 F022     		movs	r2, #240
  46 0012 1201     		lsls	r2, r2, #4
  47 0014 1043     		orrs	r0, r2
  48 0016 1860     		str	r0, [r3]
 279:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS0_M_HSIOM_POS, SPI_SS0_M_HSIOM_SEL_SPI);
 280:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_SS0_PIN) */
 281:Generated_Source\PSoC4/SPI_SPI.c **** 
 282:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_SS1_PIN)
 283:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 284:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS1_M_HSIOM_REG, SPI_SS1_M_HSIOM_MASK,
  49              		.loc 1 284 0
  50 0018 084B     		ldr	r3, .L2+4
  51 001a 1968     		ldr	r1, [r3]
  52 001c F020     		movs	r0, #240
  53 001e 0843     		orrs	r0, r1
  54 0020 1860     		str	r0, [r3]
 285:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS1_M_HSIOM_POS, SPI_SS1_M_HSIOM_SEL_SPI);
 286:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_SS1_PIN) */
 287:Generated_Source\PSoC4/SPI_SPI.c **** 
 288:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_SS2_PIN)
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 7


 289:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 290:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS2_M_HSIOM_REG, SPI_SS2_M_HSIOM_MASK,
  55              		.loc 1 290 0
  56 0022 1968     		ldr	r1, [r3]
  57 0024 1143     		orrs	r1, r2
  58 0026 1960     		str	r1, [r3]
 291:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS2_M_HSIOM_POS, SPI_SS2_M_HSIOM_SEL_SPI);
 292:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_SS2_PIN) */
 293:Generated_Source\PSoC4/SPI_SPI.c **** 
 294:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_SS3_PIN)
 295:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 296:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS3_M_HSIOM_REG, SPI_SS3_M_HSIOM_MASK,
  59              		.loc 1 296 0
  60 0028 1A68     		ldr	r2, [r3]
  61 002a 2243     		orrs	r2, r4
  62 002c 1A60     		str	r2, [r3]
 297:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS3_M_HSIOM_POS, SPI_SS3_M_HSIOM_SEL_SPI);
 298:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_SS3_PIN) */
 299:Generated_Source\PSoC4/SPI_SPI.c **** 
 300:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 301:Generated_Source\PSoC4/SPI_SPI.c **** 
 302:Generated_Source\PSoC4/SPI_SPI.c ****     /* Restore TX interrupt sources. */
 303:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SetTxInterruptMode(SPI_IntrTxMask);
  63              		.loc 1 303 0
  64 002e 044B     		ldr	r3, .L2+8
  65 0030 1A88     		ldrh	r2, [r3]
  66 0032 044B     		ldr	r3, .L2+12
  67 0034 1A60     		str	r2, [r3]
 304:Generated_Source\PSoC4/SPI_SPI.c **** }
  68              		.loc 1 304 0
  69              		@ sp needed
  70 0036 10BD     		pop	{r4, pc}
  71              	.L3:
  72              		.align	2
  73              	.L2:
  74 0038 00000240 		.word	1073872896
  75 003c 00010240 		.word	1073873152
  76 0040 00000000 		.word	SPI_IntrTxMask
  77 0044 880F2540 		.word	1076170632
  78              		.cfi_endproc
  79              	.LFE3:
  80              		.size	SPI_SpiPostEnable, .-SPI_SpiPostEnable
  81              		.section	.text.SPI_SpiStop,"ax",%progbits
  82              		.align	2
  83              		.global	SPI_SpiStop
  84              		.code	16
  85              		.thumb_func
  86              		.type	SPI_SpiStop, %function
  87              	SPI_SpiStop:
  88              	.LFB4:
 305:Generated_Source\PSoC4/SPI_SPI.c **** 
 306:Generated_Source\PSoC4/SPI_SPI.c **** 
 307:Generated_Source\PSoC4/SPI_SPI.c **** /*******************************************************************************
 308:Generated_Source\PSoC4/SPI_SPI.c **** * Function Name: SPI_SpiStop
 309:Generated_Source\PSoC4/SPI_SPI.c **** ****************************************************************************//**
 310:Generated_Source\PSoC4/SPI_SPI.c **** *
 311:Generated_Source\PSoC4/SPI_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins 
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 8


 312:Generated_Source\PSoC4/SPI_SPI.c **** *  (SCLK and/or SS0-SS3) to keep them inactive after the block is disabled. 
 313:Generated_Source\PSoC4/SPI_SPI.c **** *  The output pins are controlled by the GPIO data register.
 314:Generated_Source\PSoC4/SPI_SPI.c **** *
 315:Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************/
 316:Generated_Source\PSoC4/SPI_SPI.c **** void SPI_SpiStop(void)
 317:Generated_Source\PSoC4/SPI_SPI.c **** {
  89              		.loc 1 317 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  94              		.cfi_def_cfa_offset 24
  95              		.cfi_offset 3, -24
  96              		.cfi_offset 4, -20
  97              		.cfi_offset 5, -16
  98              		.cfi_offset 6, -12
  99              		.cfi_offset 7, -8
 100              		.cfi_offset 14, -4
 318:Generated_Source\PSoC4/SPI_SPI.c **** #if(SPI_SCB_MODE_UNCONFIG_CONST_CFG)
 319:Generated_Source\PSoC4/SPI_SPI.c **** 
 320:Generated_Source\PSoC4/SPI_SPI.c ****     if (SPI_CHECK_SPI_MASTER)
 321:Generated_Source\PSoC4/SPI_SPI.c ****     {
 322:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_CTS_SCLK_PIN)
 323:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 324:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_uart_cts_spi_sclk_Write(SPI_GET_SPI_SCLK_INACTIVE);
 325:Generated_Source\PSoC4/SPI_SPI.c **** 
 326:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 327:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_CTS_SCLK_HSIOM_REG, SPI_CTS_SCLK_HSIOM_MASK,
 328:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_CTS_SCLK_HSIOM_POS, SPI_CTS_SCLK_HSIOM_SEL_GPIO);
 329:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_uart_cts_spi_sclk_PIN) */
 330:Generated_Source\PSoC4/SPI_SPI.c **** 
 331:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_RTS_SS0_PIN)
 332:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 333:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_uart_rts_spi_ss0_Write(SPI_GET_SPI_SS0_INACTIVE);
 334:Generated_Source\PSoC4/SPI_SPI.c **** 
 335:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 336:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_RTS_SS0_HSIOM_REG, SPI_RTS_SS0_HSIOM_MASK,
 337:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_RTS_SS0_HSIOM_POS, SPI_RTS_SS0_HSIOM_SEL_GPIO);
 338:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_uart_rts_spi_ss0_PIN) */
 339:Generated_Source\PSoC4/SPI_SPI.c **** 
 340:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS1_PIN)
 341:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 342:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_spi_ss1_Write(SPI_GET_SPI_SS1_INACTIVE);
 343:Generated_Source\PSoC4/SPI_SPI.c **** 
 344:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 345:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS1_HSIOM_REG, SPI_SS1_HSIOM_MASK,
 346:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS1_HSIOM_POS, SPI_SS1_HSIOM_SEL_GPIO);
 347:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS1_PIN) */
 348:Generated_Source\PSoC4/SPI_SPI.c **** 
 349:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS2_PIN)
 350:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 351:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_spi_ss2_Write(SPI_GET_SPI_SS2_INACTIVE);
 352:Generated_Source\PSoC4/SPI_SPI.c **** 
 353:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 354:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS2_HSIOM_REG, SPI_SS2_HSIOM_MASK,
 355:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS2_HSIOM_POS, SPI_SS2_HSIOM_SEL_GPIO);
 356:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS2_PIN) */
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 9


 357:Generated_Source\PSoC4/SPI_SPI.c **** 
 358:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS3_PIN)
 359:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 360:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_spi_ss3_Write(SPI_GET_SPI_SS3_INACTIVE);
 361:Generated_Source\PSoC4/SPI_SPI.c **** 
 362:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 363:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS3_HSIOM_REG, SPI_SS3_HSIOM_MASK,
 364:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS3_HSIOM_POS, SPI_SS3_HSIOM_SEL_GPIO);
 365:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS3_PIN) */
 366:Generated_Source\PSoC4/SPI_SPI.c ****     
 367:Generated_Source\PSoC4/SPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for master. */
 368:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_IntrTxMask = LO16(SPI_GetTxInterruptMode() & SPI_INTR_SPIM_TX_RESTORE);
 369:Generated_Source\PSoC4/SPI_SPI.c ****     }
 370:Generated_Source\PSoC4/SPI_SPI.c ****     else
 371:Generated_Source\PSoC4/SPI_SPI.c ****     {
 372:Generated_Source\PSoC4/SPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for slave. */
 373:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_IntrTxMask = LO16(SPI_GetTxInterruptMode() & SPI_INTR_SPIS_TX_RESTORE);
 374:Generated_Source\PSoC4/SPI_SPI.c ****     }
 375:Generated_Source\PSoC4/SPI_SPI.c **** 
 376:Generated_Source\PSoC4/SPI_SPI.c **** #else
 377:Generated_Source\PSoC4/SPI_SPI.c **** 
 378:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SCLK_PIN)
 379:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 380:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_sclk_m_Write(SPI_GET_SPI_SCLK_INACTIVE);
 101              		.loc 1 380 0
 102 0002 244E     		ldr	r6, .L5
 103 0004 3368     		ldr	r3, [r6]
 104 0006 0820     		movs	r0, #8
 105 0008 1840     		ands	r0, r3
 106 000a 431E     		subs	r3, r0, #1
 107 000c 9841     		sbcs	r0, r0, r3
 108 000e C0B2     		uxtb	r0, r0
 109 0010 FFF7FEFF 		bl	SPI_sclk_m_Write
 110              	.LVL0:
 381:Generated_Source\PSoC4/SPI_SPI.c **** 
 382:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 383:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SCLK_M_HSIOM_REG, SPI_SCLK_M_HSIOM_MASK,
 111              		.loc 1 383 0
 112 0014 204C     		ldr	r4, .L5+4
 113 0016 2368     		ldr	r3, [r4]
 114 0018 204D     		ldr	r5, .L5+8
 115 001a 2B40     		ands	r3, r5
 116 001c 2360     		str	r3, [r4]
 384:Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SCLK_M_HSIOM_POS, SPI_SCLK_M_HSIOM_SEL_GPIO);
 385:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_MISO_SDA_TX_PIN_PIN) */
 386:Generated_Source\PSoC4/SPI_SPI.c **** 
 387:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS0_PIN)
 388:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 389:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss0_m_Write(SPI_GET_SPI_SS0_INACTIVE);
 117              		.loc 1 389 0
 118 001e 3068     		ldr	r0, [r6]
 119 0020 8023     		movs	r3, #128
 120 0022 5B00     		lsls	r3, r3, #1
 121 0024 1840     		ands	r0, r3
 122 0026 4342     		rsbs	r3, r0, #0
 123 0028 5841     		adcs	r0, r0, r3
 124 002a C0B2     		uxtb	r0, r0
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 10


 125 002c FFF7FEFF 		bl	SPI_ss0_m_Write
 126              	.LVL1:
 390:Generated_Source\PSoC4/SPI_SPI.c **** 
 391:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 392:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS0_M_HSIOM_REG, SPI_SS0_M_HSIOM_MASK,
 127              		.loc 1 392 0
 128 0030 2368     		ldr	r3, [r4]
 129 0032 1B4F     		ldr	r7, .L5+12
 130 0034 3B40     		ands	r3, r7
 131 0036 2360     		str	r3, [r4]
 393:Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS0_M_HSIOM_POS, SPI_SS0_M_HSIOM_SEL_GPIO);
 394:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS0_PIN) */
 395:Generated_Source\PSoC4/SPI_SPI.c **** 
 396:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS1_PIN)
 397:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 398:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss1_m_Write(SPI_GET_SPI_SS1_INACTIVE);
 132              		.loc 1 398 0
 133 0038 3068     		ldr	r0, [r6]
 134 003a 8023     		movs	r3, #128
 135 003c 9B00     		lsls	r3, r3, #2
 136 003e 1840     		ands	r0, r3
 137 0040 4342     		rsbs	r3, r0, #0
 138 0042 5841     		adcs	r0, r0, r3
 139 0044 C0B2     		uxtb	r0, r0
 140 0046 FFF7FEFF 		bl	SPI_ss1_m_Write
 141              	.LVL2:
 399:Generated_Source\PSoC4/SPI_SPI.c **** 
 400:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 401:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS1_M_HSIOM_REG, SPI_SS1_M_HSIOM_MASK,
 142              		.loc 1 401 0
 143 004a 164C     		ldr	r4, .L5+16
 144 004c 2368     		ldr	r3, [r4]
 145 004e F022     		movs	r2, #240
 146 0050 9343     		bics	r3, r2
 147 0052 2360     		str	r3, [r4]
 402:Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS1_M_HSIOM_POS, SPI_SS1_M_HSIOM_SEL_GPIO);
 403:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS1_PIN) */
 404:Generated_Source\PSoC4/SPI_SPI.c **** 
 405:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS2_PIN)
 406:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 407:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss2_m_Write(SPI_GET_SPI_SS2_INACTIVE);
 148              		.loc 1 407 0
 149 0054 3068     		ldr	r0, [r6]
 150 0056 8023     		movs	r3, #128
 151 0058 DB00     		lsls	r3, r3, #3
 152 005a 1840     		ands	r0, r3
 153 005c 4342     		rsbs	r3, r0, #0
 154 005e 5841     		adcs	r0, r0, r3
 155 0060 C0B2     		uxtb	r0, r0
 156 0062 FFF7FEFF 		bl	SPI_ss2_m_Write
 157              	.LVL3:
 408:Generated_Source\PSoC4/SPI_SPI.c **** 
 409:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 410:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS2_M_HSIOM_REG, SPI_SS2_M_HSIOM_MASK,
 158              		.loc 1 410 0
 159 0066 2368     		ldr	r3, [r4]
 160 0068 1F40     		ands	r7, r3
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 11


 161 006a 2760     		str	r7, [r4]
 411:Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS2_M_HSIOM_POS, SPI_SS2_M_HSIOM_SEL_GPIO);
 412:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS2_PIN) */
 413:Generated_Source\PSoC4/SPI_SPI.c **** 
 414:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS3_PIN)
 415:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 416:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss3_m_Write(SPI_GET_SPI_SS3_INACTIVE);
 162              		.loc 1 416 0
 163 006c 3068     		ldr	r0, [r6]
 164 006e 8023     		movs	r3, #128
 165 0070 1B01     		lsls	r3, r3, #4
 166 0072 1840     		ands	r0, r3
 167 0074 4342     		rsbs	r3, r0, #0
 168 0076 5841     		adcs	r0, r0, r3
 169 0078 C0B2     		uxtb	r0, r0
 170 007a FFF7FEFF 		bl	SPI_ss3_m_Write
 171              	.LVL4:
 417:Generated_Source\PSoC4/SPI_SPI.c **** 
 418:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 419:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS3_M_HSIOM_REG, SPI_SS3_M_HSIOM_MASK,
 172              		.loc 1 419 0
 173 007e 2368     		ldr	r3, [r4]
 174 0080 1D40     		ands	r5, r3
 175 0082 2560     		str	r5, [r4]
 420:Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS3_M_HSIOM_POS, SPI_SS3_M_HSIOM_SEL_GPIO);
 421:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS3_PIN) */
 422:Generated_Source\PSoC4/SPI_SPI.c **** 
 423:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_CONST)
 424:Generated_Source\PSoC4/SPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 425:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_IntrTxMask = LO16(SPI_GetTxInterruptMode() & SPI_INTR_SPIM_TX_RESTORE);
 176              		.loc 1 425 0
 177 0084 084B     		ldr	r3, .L5+20
 178 0086 1B68     		ldr	r3, [r3]
 179 0088 2022     		movs	r2, #32
 180 008a 1340     		ands	r3, r2
 181 008c 074A     		ldr	r2, .L5+24
 182 008e 1380     		strh	r3, [r2]
 426:Generated_Source\PSoC4/SPI_SPI.c ****     #else
 427:Generated_Source\PSoC4/SPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 428:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_IntrTxMask = LO16(SPI_GetTxInterruptMode() & SPI_INTR_SPIS_TX_RESTORE);
 429:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_CONST) */
 430:Generated_Source\PSoC4/SPI_SPI.c **** 
 431:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 432:Generated_Source\PSoC4/SPI_SPI.c **** }
 183              		.loc 1 432 0
 184              		@ sp needed
 185 0090 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 186              	.L6:
 187 0092 C046     		.align	2
 188              	.L5:
 189 0094 20002540 		.word	1076166688
 190 0098 00000240 		.word	1073872896
 191 009c FF0FFFFF 		.word	-61441
 192 00a0 FFF0FFFF 		.word	-3841
 193 00a4 00010240 		.word	1073873152
 194 00a8 880F2540 		.word	1076170632
 195 00ac 00000000 		.word	SPI_IntrTxMask
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 12


 196              		.cfi_endproc
 197              	.LFE4:
 198              		.size	SPI_SpiStop, .-SPI_SpiStop
 199              		.section	.text.SPI_SpiSetActiveSlaveSelect,"ax",%progbits
 200              		.align	2
 201              		.global	SPI_SpiSetActiveSlaveSelect
 202              		.code	16
 203              		.thumb_func
 204              		.type	SPI_SpiSetActiveSlaveSelect, %function
 205              	SPI_SpiSetActiveSlaveSelect:
 206              	.LFB5:
 433:Generated_Source\PSoC4/SPI_SPI.c **** 
 434:Generated_Source\PSoC4/SPI_SPI.c **** 
 435:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_CONST)
 436:Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
 437:Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SetActiveSlaveSelect
 438:Generated_Source\PSoC4/SPI_SPI.c ****     ****************************************************************************//**
 439:Generated_Source\PSoC4/SPI_SPI.c ****     *
 440:Generated_Source\PSoC4/SPI_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 441:Generated_Source\PSoC4/SPI_SPI.c ****     *  After initialization the active slave select line is 0.
 442:Generated_Source\PSoC4/SPI_SPI.c ****     *  The component should be in one of the following states to change the active
 443:Generated_Source\PSoC4/SPI_SPI.c ****     *  slave select signal source correctly:
 444:Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component is disabled.
 445:Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 446:Generated_Source\PSoC4/SPI_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set).
 447:Generated_Source\PSoC4/SPI_SPI.c ****     *
 448:Generated_Source\PSoC4/SPI_SPI.c ****     *  This function does not check that these conditions are met.
 449:Generated_Source\PSoC4/SPI_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 450:Generated_Source\PSoC4/SPI_SPI.c ****     *
 451:Generated_Source\PSoC4/SPI_SPI.c ****     *  \param slaveSelect: slave select line which will be active while the following
 452:Generated_Source\PSoC4/SPI_SPI.c ****     *   transfer.
 453:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT0 - Slave select 0.
 454:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT1 - Slave select 1.
 455:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT2 - Slave select 2.
 456:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT3 - Slave select 3.
 457:Generated_Source\PSoC4/SPI_SPI.c ****     *
 458:Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
 459:Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 460:Generated_Source\PSoC4/SPI_SPI.c ****     {
 207              		.loc 1 460 0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211              		@ link register save eliminated.
 212              	.LVL5:
 461:Generated_Source\PSoC4/SPI_SPI.c ****         uint32 spiCtrl;
 462:Generated_Source\PSoC4/SPI_SPI.c **** 
 463:Generated_Source\PSoC4/SPI_SPI.c ****         spiCtrl = SPI_SPI_CTRL_REG;
 213              		.loc 1 463 0
 214 0000 0549     		ldr	r1, .L8
 215 0002 0A68     		ldr	r2, [r1]
 216              	.LVL6:
 464:Generated_Source\PSoC4/SPI_SPI.c **** 
 465:Generated_Source\PSoC4/SPI_SPI.c ****         spiCtrl &= (uint32) ~SPI_SPI_CTRL_SLAVE_SELECT_MASK;
 217              		.loc 1 465 0
 218 0004 054B     		ldr	r3, .L8+4
 219 0006 1A40     		ands	r2, r3
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 13


 220              	.LVL7:
 466:Generated_Source\PSoC4/SPI_SPI.c ****         spiCtrl |= (uint32)  SPI_GET_SPI_CTRL_SS(slaveSelect);
 221              		.loc 1 466 0
 222 0008 8006     		lsls	r0, r0, #26
 223              	.LVL8:
 224 000a C023     		movs	r3, #192
 225 000c 1B05     		lsls	r3, r3, #20
 226 000e 1840     		ands	r0, r3
 227 0010 1043     		orrs	r0, r2
 228              	.LVL9:
 467:Generated_Source\PSoC4/SPI_SPI.c **** 
 468:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_CTRL_REG = spiCtrl;
 229              		.loc 1 468 0
 230 0012 0860     		str	r0, [r1]
 469:Generated_Source\PSoC4/SPI_SPI.c ****     }
 231              		.loc 1 469 0
 232              		@ sp needed
 233 0014 7047     		bx	lr
 234              	.L9:
 235 0016 C046     		.align	2
 236              	.L8:
 237 0018 20002540 		.word	1076166688
 238 001c FFFFFFF3 		.word	-201326593
 239              		.cfi_endproc
 240              	.LFE5:
 241              		.size	SPI_SpiSetActiveSlaveSelect, .-SPI_SpiSetActiveSlaveSelect
 242              		.section	.text.SPI_SpiInit,"ax",%progbits
 243              		.align	2
 244              		.global	SPI_SpiInit
 245              		.code	16
 246              		.thumb_func
 247              		.type	SPI_SpiInit, %function
 248              	SPI_SpiInit:
 249              	.LFB2:
 173:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure SPI interface */
 250              		.loc 1 173 0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254 0000 10B5     		push	{r4, lr}
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 4, -8
 257              		.cfi_offset 14, -4
 175:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_CTRL_REG = SPI_SPI_DEFAULT_SPI_CTRL;
 258              		.loc 1 175 0
 259 0002 124A     		ldr	r2, .L11
 260 0004 124B     		ldr	r3, .L11+4
 261 0006 1A60     		str	r2, [r3]
 176:Generated_Source\PSoC4/SPI_SPI.c **** 
 262              		.loc 1 176 0
 263 0008 124A     		ldr	r2, .L11+8
 264 000a 134B     		ldr	r3, .L11+12
 265 000c 1A60     		str	r2, [r3]
 179:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_RX_FIFO_CTRL_REG = SPI_SPI_DEFAULT_RX_FIFO_CTRL;
 266              		.loc 1 179 0
 267 000e 134B     		ldr	r3, .L11+16
 268 0010 134A     		ldr	r2, .L11+20
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 14


 269 0012 1360     		str	r3, [r2]
 180:Generated_Source\PSoC4/SPI_SPI.c **** 
 270              		.loc 1 180 0
 271 0014 0721     		movs	r1, #7
 272 0016 134A     		ldr	r2, .L11+24
 273 0018 1160     		str	r1, [r2]
 183:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_TX_FIFO_CTRL_REG = SPI_SPI_DEFAULT_TX_FIFO_CTRL;
 274              		.loc 1 183 0
 275 001a 134A     		ldr	r2, .L11+28
 276 001c 1360     		str	r3, [r2]
 184:Generated_Source\PSoC4/SPI_SPI.c **** 
 277              		.loc 1 184 0
 278 001e 0023     		movs	r3, #0
 279 0020 124A     		ldr	r2, .L11+32
 280 0022 1360     		str	r3, [r2]
 194:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_SPI_EC_MASK_REG = SPI_SPI_DEFAULT_INTR_SPI_EC_MASK;
 281              		.loc 1 194 0
 282 0024 124A     		ldr	r2, .L11+36
 283 0026 1360     		str	r3, [r2]
 195:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_SLAVE_MASK_REG  = SPI_SPI_DEFAULT_INTR_SLAVE_MASK;
 284              		.loc 1 195 0
 285 0028 124A     		ldr	r2, .L11+40
 286 002a 1360     		str	r3, [r2]
 196:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_MASTER_MASK_REG = SPI_SPI_DEFAULT_INTR_MASTER_MASK;
 287              		.loc 1 196 0
 288 002c 124A     		ldr	r2, .L11+44
 289 002e 1360     		str	r3, [r2]
 197:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_RX_MASK_REG     = SPI_SPI_DEFAULT_INTR_RX_MASK;
 290              		.loc 1 197 0
 291 0030 124A     		ldr	r2, .L11+48
 292 0032 1360     		str	r3, [r2]
 198:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_TX_MASK_REG     = SPI_SPI_DEFAULT_INTR_TX_MASK;
 293              		.loc 1 198 0
 294 0034 124A     		ldr	r2, .L11+52
 295 0036 1360     		str	r3, [r2]
 199:Generated_Source\PSoC4/SPI_SPI.c **** 
 296              		.loc 1 199 0
 297 0038 124A     		ldr	r2, .L11+56
 298 003a 1360     		str	r3, [r2]
 202:Generated_Source\PSoC4/SPI_SPI.c ****             
 299              		.loc 1 202 0
 300 003c 1268     		ldr	r2, [r2]
 301 003e 124B     		ldr	r3, .L11+60
 302 0040 1A80     		strh	r2, [r3]
 206:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_CONST) */
 303              		.loc 1 206 0
 304 0042 0020     		movs	r0, #0
 305 0044 FFF7FEFF 		bl	SPI_SpiSetActiveSlaveSelect
 306              	.LVL10:
 219:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 307              		.loc 1 219 0
 308              		@ sp needed
 309 0048 10BD     		pop	{r4, pc}
 310              	.L12:
 311 004a C046     		.align	2
 312              	.L11:
 313 004c 07080001 		.word	16779271
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 15


 314 0050 00002540 		.word	1076166656
 315 0054 0D000080 		.word	-2147483635
 316 0058 20002540 		.word	1076166688
 317 005c 07000080 		.word	-2147483641
 318 0060 00032540 		.word	1076167424
 319 0064 04032540 		.word	1076167428
 320 0068 00022540 		.word	1076167168
 321 006c 04022540 		.word	1076167172
 322 0070 880E2540 		.word	1076170376
 323 0074 C80E2540 		.word	1076170440
 324 0078 480F2540 		.word	1076170568
 325 007c 080F2540 		.word	1076170504
 326 0080 C80F2540 		.word	1076170696
 327 0084 880F2540 		.word	1076170632
 328 0088 00000000 		.word	SPI_IntrTxMask
 329              		.cfi_endproc
 330              	.LFE2:
 331              		.size	SPI_SpiInit, .-SPI_SpiInit
 332              		.section	.text.SPI_SpiSetSlaveSelectPolarity,"ax",%progbits
 333              		.align	2
 334              		.global	SPI_SpiSetSlaveSelectPolarity
 335              		.code	16
 336              		.thumb_func
 337              		.type	SPI_SpiSetSlaveSelectPolarity, %function
 338              	SPI_SpiSetSlaveSelectPolarity:
 339              	.LFB6:
 470:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_CONST) */
 471:Generated_Source\PSoC4/SPI_SPI.c **** 
 472:Generated_Source\PSoC4/SPI_SPI.c **** 
 473:Generated_Source\PSoC4/SPI_SPI.c **** #if !(SPI_CY_SCBIP_V0 || SPI_CY_SCBIP_V1)
 474:Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
 475:Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SpiSetSlaveSelectPolarity
 476:Generated_Source\PSoC4/SPI_SPI.c ****     ****************************************************************************//**
 477:Generated_Source\PSoC4/SPI_SPI.c ****     *
 478:Generated_Source\PSoC4/SPI_SPI.c ****     *  Sets active polarity for slave select line.
 479:Generated_Source\PSoC4/SPI_SPI.c ****     *  The component should be in one of the following states to change the active
 480:Generated_Source\PSoC4/SPI_SPI.c ****     *  slave select signal source correctly:
 481:Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component is disabled.
 482:Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component has completed transfer.
 483:Generated_Source\PSoC4/SPI_SPI.c ****     *  
 484:Generated_Source\PSoC4/SPI_SPI.c ****     *  This function does not check that these conditions are met.
 485:Generated_Source\PSoC4/SPI_SPI.c ****     *
 486:Generated_Source\PSoC4/SPI_SPI.c ****     *  \param slaveSelect: slave select line to change active polarity.
 487:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT0 - Slave select 0.
 488:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT1 - Slave select 1.
 489:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT2 - Slave select 2.
 490:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT3 - Slave select 3.
 491:Generated_Source\PSoC4/SPI_SPI.c ****     *
 492:Generated_Source\PSoC4/SPI_SPI.c ****     *  \param polarity: active polarity of slave select line.
 493:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SS_ACTIVE_LOW  - Slave select is active low.
 494:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SS_ACTIVE_HIGH - Slave select is active high.
 495:Generated_Source\PSoC4/SPI_SPI.c ****     *
 496:Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
 497:Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiSetSlaveSelectPolarity(uint32 slaveSelect, uint32 polarity)
 498:Generated_Source\PSoC4/SPI_SPI.c ****     {
 340              		.loc 1 498 0
 341              		.cfi_startproc
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 16


 342              		@ args = 0, pretend = 0, frame = 0
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344              		@ link register save eliminated.
 345              	.LVL11:
 499:Generated_Source\PSoC4/SPI_SPI.c ****         uint32 ssPolarity;
 500:Generated_Source\PSoC4/SPI_SPI.c **** 
 501:Generated_Source\PSoC4/SPI_SPI.c ****         /* Get position of the polarity bit associated with slave select line */
 502:Generated_Source\PSoC4/SPI_SPI.c ****         ssPolarity = SPI_GET_SPI_CTRL_SSEL_POLARITY((uint32) 1u << slaveSelect);
 346              		.loc 1 502 0
 347 0000 0123     		movs	r3, #1
 348 0002 8340     		lsls	r3, r3, r0
 349 0004 1B02     		lsls	r3, r3, #8
 350 0006 F022     		movs	r2, #240
 351 0008 1201     		lsls	r2, r2, #4
 352 000a 1340     		ands	r3, r2
 353              	.LVL12:
 503:Generated_Source\PSoC4/SPI_SPI.c **** 
 504:Generated_Source\PSoC4/SPI_SPI.c ****         if (0u != polarity)
 354              		.loc 1 504 0
 355 000c 0029     		cmp	r1, #0
 356 000e 04D0     		beq	.L14
 505:Generated_Source\PSoC4/SPI_SPI.c ****         {
 506:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SPI_CTRL_REG |= (uint32)  ssPolarity;
 357              		.loc 1 506 0
 358 0010 0449     		ldr	r1, .L16
 359              	.LVL13:
 360 0012 0A68     		ldr	r2, [r1]
 361 0014 1343     		orrs	r3, r2
 362              	.LVL14:
 363 0016 0B60     		str	r3, [r1]
 364 0018 03E0     		b	.L13
 365              	.LVL15:
 366              	.L14:
 507:Generated_Source\PSoC4/SPI_SPI.c ****         }
 508:Generated_Source\PSoC4/SPI_SPI.c ****         else
 509:Generated_Source\PSoC4/SPI_SPI.c ****         {
 510:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SPI_CTRL_REG &= (uint32) ~ssPolarity;
 367              		.loc 1 510 0
 368 001a 0249     		ldr	r1, .L16
 369              	.LVL16:
 370 001c 0A68     		ldr	r2, [r1]
 371 001e 9A43     		bics	r2, r3
 372 0020 0A60     		str	r2, [r1]
 373              	.LVL17:
 374              	.L13:
 511:Generated_Source\PSoC4/SPI_SPI.c ****         }
 512:Generated_Source\PSoC4/SPI_SPI.c ****     }
 375              		.loc 1 512 0
 376              		@ sp needed
 377 0022 7047     		bx	lr
 378              	.L17:
 379              		.align	2
 380              	.L16:
 381 0024 20002540 		.word	1076166688
 382              		.cfi_endproc
 383              	.LFE6:
 384              		.size	SPI_SpiSetSlaveSelectPolarity, .-SPI_SpiSetSlaveSelectPolarity
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 17


 385              		.text
 386              	.Letext0:
 387              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 388              		.file 3 "Generated_Source\\PSoC4\\SPI_sclk_m.h"
 389              		.file 4 "Generated_Source\\PSoC4\\SPI_ss0_m.h"
 390              		.file 5 "Generated_Source\\PSoC4\\SPI_ss1_m.h"
 391              		.file 6 "Generated_Source\\PSoC4\\SPI_ss2_m.h"
 392              		.file 7 "Generated_Source\\PSoC4\\SPI_ss3_m.h"
 393              		.file 8 "Generated_Source\\PSoC4\\SPI_PVT.h"
 394              		.section	.debug_info,"",%progbits
 395              	.Ldebug_info0:
 396 0000 EC010000 		.4byte	0x1ec
 397 0004 0400     		.2byte	0x4
 398 0006 00000000 		.4byte	.Ldebug_abbrev0
 399 000a 04       		.byte	0x4
 400 000b 01       		.uleb128 0x1
 401 000c 42010000 		.4byte	.LASF30
 402 0010 0C       		.byte	0xc
 403 0011 1C000000 		.4byte	.LASF31
 404 0015 5A020000 		.4byte	.LASF32
 405 0019 00000000 		.4byte	.Ldebug_ranges0+0
 406 001d 00000000 		.4byte	0
 407 0021 00000000 		.4byte	.Ldebug_line0
 408 0025 02       		.uleb128 0x2
 409 0026 01       		.byte	0x1
 410 0027 06       		.byte	0x6
 411 0028 4E020000 		.4byte	.LASF0
 412 002c 02       		.uleb128 0x2
 413 002d 01       		.byte	0x1
 414 002e 08       		.byte	0x8
 415 002f 86000000 		.4byte	.LASF1
 416 0033 02       		.uleb128 0x2
 417 0034 02       		.byte	0x2
 418 0035 05       		.byte	0x5
 419 0036 E2000000 		.4byte	.LASF2
 420 003a 02       		.uleb128 0x2
 421 003b 02       		.byte	0x2
 422 003c 07       		.byte	0x7
 423 003d B8000000 		.4byte	.LASF3
 424 0041 02       		.uleb128 0x2
 425 0042 04       		.byte	0x4
 426 0043 05       		.byte	0x5
 427 0044 33020000 		.4byte	.LASF4
 428 0048 02       		.uleb128 0x2
 429 0049 04       		.byte	0x4
 430 004a 07       		.byte	0x7
 431 004b 94000000 		.4byte	.LASF5
 432 004f 02       		.uleb128 0x2
 433 0050 08       		.byte	0x8
 434 0051 05       		.byte	0x5
 435 0052 D9010000 		.4byte	.LASF6
 436 0056 02       		.uleb128 0x2
 437 0057 08       		.byte	0x8
 438 0058 07       		.byte	0x7
 439 0059 1C010000 		.4byte	.LASF7
 440 005d 03       		.uleb128 0x3
 441 005e 04       		.byte	0x4
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 18


 442 005f 05       		.byte	0x5
 443 0060 696E7400 		.ascii	"int\000"
 444 0064 02       		.uleb128 0x2
 445 0065 04       		.byte	0x4
 446 0066 07       		.byte	0x7
 447 0067 0F010000 		.4byte	.LASF8
 448 006b 04       		.uleb128 0x4
 449 006c 01010000 		.4byte	.LASF9
 450 0070 02       		.byte	0x2
 451 0071 FD01     		.2byte	0x1fd
 452 0073 3A000000 		.4byte	0x3a
 453 0077 04       		.uleb128 0x4
 454 0078 08010000 		.4byte	.LASF10
 455 007c 02       		.byte	0x2
 456 007d FE01     		.2byte	0x1fe
 457 007f 48000000 		.4byte	0x48
 458 0083 02       		.uleb128 0x2
 459 0084 04       		.byte	0x4
 460 0085 04       		.byte	0x4
 461 0086 80000000 		.4byte	.LASF11
 462 008a 02       		.uleb128 0x2
 463 008b 08       		.byte	0x8
 464 008c 04       		.byte	0x4
 465 008d DB000000 		.4byte	.LASF12
 466 0091 02       		.uleb128 0x2
 467 0092 01       		.byte	0x1
 468 0093 08       		.byte	0x8
 469 0094 E7010000 		.4byte	.LASF13
 470 0098 04       		.uleb128 0x4
 471 0099 3C020000 		.4byte	.LASF14
 472 009d 02       		.byte	0x2
 473 009e A802     		.2byte	0x2a8
 474 00a0 A4000000 		.4byte	0xa4
 475 00a4 05       		.uleb128 0x5
 476 00a5 77000000 		.4byte	0x77
 477 00a9 02       		.uleb128 0x2
 478 00aa 08       		.byte	0x8
 479 00ab 04       		.byte	0x4
 480 00ac 42020000 		.4byte	.LASF15
 481 00b0 02       		.uleb128 0x2
 482 00b1 04       		.byte	0x4
 483 00b2 07       		.byte	0x7
 484 00b3 D0010000 		.4byte	.LASF16
 485 00b7 06       		.uleb128 0x6
 486 00b8 A6000000 		.4byte	.LASF33
 487 00bc 01       		.byte	0x1
 488 00bd E7       		.byte	0xe7
 489 00be 00000000 		.4byte	.LFB3
 490 00c2 48000000 		.4byte	.LFE3-.LFB3
 491 00c6 01       		.uleb128 0x1
 492 00c7 9C       		.byte	0x9c
 493 00c8 07       		.uleb128 0x7
 494 00c9 EC000000 		.4byte	.LASF17
 495 00cd 01       		.byte	0x1
 496 00ce 3C01     		.2byte	0x13c
 497 00d0 00000000 		.4byte	.LFB4
 498 00d4 B0000000 		.4byte	.LFE4-.LFB4
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 19


 499 00d8 01       		.uleb128 0x1
 500 00d9 9C       		.byte	0x9c
 501 00da 0C010000 		.4byte	0x10c
 502 00de 08       		.uleb128 0x8
 503 00df 14000000 		.4byte	.LVL0
 504 00e3 B8010000 		.4byte	0x1b8
 505 00e7 08       		.uleb128 0x8
 506 00e8 30000000 		.4byte	.LVL1
 507 00ec C3010000 		.4byte	0x1c3
 508 00f0 08       		.uleb128 0x8
 509 00f1 4A000000 		.4byte	.LVL2
 510 00f5 CE010000 		.4byte	0x1ce
 511 00f9 08       		.uleb128 0x8
 512 00fa 66000000 		.4byte	.LVL3
 513 00fe D9010000 		.4byte	0x1d9
 514 0102 08       		.uleb128 0x8
 515 0103 7E000000 		.4byte	.LVL4
 516 0107 E4010000 		.4byte	0x1e4
 517 010b 00       		.byte	0
 518 010c 07       		.uleb128 0x7
 519 010d 64000000 		.4byte	.LASF18
 520 0111 01       		.byte	0x1
 521 0112 CB01     		.2byte	0x1cb
 522 0114 00000000 		.4byte	.LFB5
 523 0118 20000000 		.4byte	.LFE5-.LFB5
 524 011c 01       		.uleb128 0x1
 525 011d 9C       		.byte	0x9c
 526 011e 43010000 		.4byte	0x143
 527 0122 09       		.uleb128 0x9
 528 0123 10000000 		.4byte	.LASF21
 529 0127 01       		.byte	0x1
 530 0128 CB01     		.2byte	0x1cb
 531 012a 77000000 		.4byte	0x77
 532 012e 00000000 		.4byte	.LLST0
 533 0132 0A       		.uleb128 0xa
 534 0133 EC010000 		.4byte	.LASF23
 535 0137 01       		.byte	0x1
 536 0138 CD01     		.2byte	0x1cd
 537 013a 77000000 		.4byte	0x77
 538 013e 21000000 		.4byte	.LLST1
 539 0142 00       		.byte	0
 540 0143 0B       		.uleb128 0xb
 541 0144 3D000000 		.4byte	.LASF19
 542 0148 01       		.byte	0x1
 543 0149 AC       		.byte	0xac
 544 014a 00000000 		.4byte	.LFB2
 545 014e 8C000000 		.4byte	.LFE2-.LFB2
 546 0152 01       		.uleb128 0x1
 547 0153 9C       		.byte	0x9c
 548 0154 68010000 		.4byte	0x168
 549 0158 0C       		.uleb128 0xc
 550 0159 48000000 		.4byte	.LVL10
 551 015d 0C010000 		.4byte	0x10c
 552 0161 0D       		.uleb128 0xd
 553 0162 01       		.uleb128 0x1
 554 0163 50       		.byte	0x50
 555 0164 01       		.uleb128 0x1
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 20


 556 0165 30       		.byte	0x30
 557 0166 00       		.byte	0
 558 0167 00       		.byte	0
 559 0168 07       		.uleb128 0x7
 560 0169 15020000 		.4byte	.LASF20
 561 016d 01       		.byte	0x1
 562 016e F101     		.2byte	0x1f1
 563 0170 00000000 		.4byte	.LFB6
 564 0174 28000000 		.4byte	.LFE6-.LFB6
 565 0178 01       		.uleb128 0x1
 566 0179 9C       		.byte	0x9c
 567 017a AD010000 		.4byte	0x1ad
 568 017e 0E       		.uleb128 0xe
 569 017f 10000000 		.4byte	.LASF21
 570 0183 01       		.byte	0x1
 571 0184 F101     		.2byte	0x1f1
 572 0186 77000000 		.4byte	0x77
 573 018a 01       		.uleb128 0x1
 574 018b 50       		.byte	0x50
 575 018c 09       		.uleb128 0x9
 576 018d F8000000 		.4byte	.LASF22
 577 0191 01       		.byte	0x1
 578 0192 F101     		.2byte	0x1f1
 579 0194 77000000 		.4byte	0x77
 580 0198 3F000000 		.4byte	.LLST2
 581 019c 0A       		.uleb128 0xa
 582 019d 49000000 		.4byte	.LASF24
 583 01a1 01       		.byte	0x1
 584 01a2 F301     		.2byte	0x1f3
 585 01a4 77000000 		.4byte	0x77
 586 01a8 79000000 		.4byte	.LLST3
 587 01ac 00       		.byte	0
 588 01ad 0F       		.uleb128 0xf
 589 01ae 33010000 		.4byte	.LASF34
 590 01b2 08       		.byte	0x8
 591 01b3 5B       		.byte	0x5b
 592 01b4 6B000000 		.4byte	0x6b
 593 01b8 10       		.uleb128 0x10
 594 01b9 04020000 		.4byte	.LASF25
 595 01bd 04020000 		.4byte	.LASF25
 596 01c1 03       		.byte	0x3
 597 01c2 33       		.byte	0x33
 598 01c3 10       		.uleb128 0x10
 599 01c4 00000000 		.4byte	.LASF26
 600 01c8 00000000 		.4byte	.LASF26
 601 01cc 04       		.byte	0x4
 602 01cd 33       		.byte	0x33
 603 01ce 10       		.uleb128 0x10
 604 01cf CB000000 		.4byte	.LASF27
 605 01d3 CB000000 		.4byte	.LASF27
 606 01d7 05       		.byte	0x5
 607 01d8 33       		.byte	0x33
 608 01d9 10       		.uleb128 0x10
 609 01da F4010000 		.4byte	.LASF28
 610 01de F4010000 		.4byte	.LASF28
 611 01e2 06       		.byte	0x6
 612 01e3 33       		.byte	0x33
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 21


 613 01e4 10       		.uleb128 0x10
 614 01e5 54000000 		.4byte	.LASF29
 615 01e9 54000000 		.4byte	.LASF29
 616 01ed 07       		.byte	0x7
 617 01ee 33       		.byte	0x33
 618 01ef 00       		.byte	0
 619              		.section	.debug_abbrev,"",%progbits
 620              	.Ldebug_abbrev0:
 621 0000 01       		.uleb128 0x1
 622 0001 11       		.uleb128 0x11
 623 0002 01       		.byte	0x1
 624 0003 25       		.uleb128 0x25
 625 0004 0E       		.uleb128 0xe
 626 0005 13       		.uleb128 0x13
 627 0006 0B       		.uleb128 0xb
 628 0007 03       		.uleb128 0x3
 629 0008 0E       		.uleb128 0xe
 630 0009 1B       		.uleb128 0x1b
 631 000a 0E       		.uleb128 0xe
 632 000b 55       		.uleb128 0x55
 633 000c 17       		.uleb128 0x17
 634 000d 11       		.uleb128 0x11
 635 000e 01       		.uleb128 0x1
 636 000f 10       		.uleb128 0x10
 637 0010 17       		.uleb128 0x17
 638 0011 00       		.byte	0
 639 0012 00       		.byte	0
 640 0013 02       		.uleb128 0x2
 641 0014 24       		.uleb128 0x24
 642 0015 00       		.byte	0
 643 0016 0B       		.uleb128 0xb
 644 0017 0B       		.uleb128 0xb
 645 0018 3E       		.uleb128 0x3e
 646 0019 0B       		.uleb128 0xb
 647 001a 03       		.uleb128 0x3
 648 001b 0E       		.uleb128 0xe
 649 001c 00       		.byte	0
 650 001d 00       		.byte	0
 651 001e 03       		.uleb128 0x3
 652 001f 24       		.uleb128 0x24
 653 0020 00       		.byte	0
 654 0021 0B       		.uleb128 0xb
 655 0022 0B       		.uleb128 0xb
 656 0023 3E       		.uleb128 0x3e
 657 0024 0B       		.uleb128 0xb
 658 0025 03       		.uleb128 0x3
 659 0026 08       		.uleb128 0x8
 660 0027 00       		.byte	0
 661 0028 00       		.byte	0
 662 0029 04       		.uleb128 0x4
 663 002a 16       		.uleb128 0x16
 664 002b 00       		.byte	0
 665 002c 03       		.uleb128 0x3
 666 002d 0E       		.uleb128 0xe
 667 002e 3A       		.uleb128 0x3a
 668 002f 0B       		.uleb128 0xb
 669 0030 3B       		.uleb128 0x3b
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 22


 670 0031 05       		.uleb128 0x5
 671 0032 49       		.uleb128 0x49
 672 0033 13       		.uleb128 0x13
 673 0034 00       		.byte	0
 674 0035 00       		.byte	0
 675 0036 05       		.uleb128 0x5
 676 0037 35       		.uleb128 0x35
 677 0038 00       		.byte	0
 678 0039 49       		.uleb128 0x49
 679 003a 13       		.uleb128 0x13
 680 003b 00       		.byte	0
 681 003c 00       		.byte	0
 682 003d 06       		.uleb128 0x6
 683 003e 2E       		.uleb128 0x2e
 684 003f 00       		.byte	0
 685 0040 3F       		.uleb128 0x3f
 686 0041 19       		.uleb128 0x19
 687 0042 03       		.uleb128 0x3
 688 0043 0E       		.uleb128 0xe
 689 0044 3A       		.uleb128 0x3a
 690 0045 0B       		.uleb128 0xb
 691 0046 3B       		.uleb128 0x3b
 692 0047 0B       		.uleb128 0xb
 693 0048 27       		.uleb128 0x27
 694 0049 19       		.uleb128 0x19
 695 004a 11       		.uleb128 0x11
 696 004b 01       		.uleb128 0x1
 697 004c 12       		.uleb128 0x12
 698 004d 06       		.uleb128 0x6
 699 004e 40       		.uleb128 0x40
 700 004f 18       		.uleb128 0x18
 701 0050 9742     		.uleb128 0x2117
 702 0052 19       		.uleb128 0x19
 703 0053 00       		.byte	0
 704 0054 00       		.byte	0
 705 0055 07       		.uleb128 0x7
 706 0056 2E       		.uleb128 0x2e
 707 0057 01       		.byte	0x1
 708 0058 3F       		.uleb128 0x3f
 709 0059 19       		.uleb128 0x19
 710 005a 03       		.uleb128 0x3
 711 005b 0E       		.uleb128 0xe
 712 005c 3A       		.uleb128 0x3a
 713 005d 0B       		.uleb128 0xb
 714 005e 3B       		.uleb128 0x3b
 715 005f 05       		.uleb128 0x5
 716 0060 27       		.uleb128 0x27
 717 0061 19       		.uleb128 0x19
 718 0062 11       		.uleb128 0x11
 719 0063 01       		.uleb128 0x1
 720 0064 12       		.uleb128 0x12
 721 0065 06       		.uleb128 0x6
 722 0066 40       		.uleb128 0x40
 723 0067 18       		.uleb128 0x18
 724 0068 9742     		.uleb128 0x2117
 725 006a 19       		.uleb128 0x19
 726 006b 01       		.uleb128 0x1
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 23


 727 006c 13       		.uleb128 0x13
 728 006d 00       		.byte	0
 729 006e 00       		.byte	0
 730 006f 08       		.uleb128 0x8
 731 0070 898201   		.uleb128 0x4109
 732 0073 00       		.byte	0
 733 0074 11       		.uleb128 0x11
 734 0075 01       		.uleb128 0x1
 735 0076 31       		.uleb128 0x31
 736 0077 13       		.uleb128 0x13
 737 0078 00       		.byte	0
 738 0079 00       		.byte	0
 739 007a 09       		.uleb128 0x9
 740 007b 05       		.uleb128 0x5
 741 007c 00       		.byte	0
 742 007d 03       		.uleb128 0x3
 743 007e 0E       		.uleb128 0xe
 744 007f 3A       		.uleb128 0x3a
 745 0080 0B       		.uleb128 0xb
 746 0081 3B       		.uleb128 0x3b
 747 0082 05       		.uleb128 0x5
 748 0083 49       		.uleb128 0x49
 749 0084 13       		.uleb128 0x13
 750 0085 02       		.uleb128 0x2
 751 0086 17       		.uleb128 0x17
 752 0087 00       		.byte	0
 753 0088 00       		.byte	0
 754 0089 0A       		.uleb128 0xa
 755 008a 34       		.uleb128 0x34
 756 008b 00       		.byte	0
 757 008c 03       		.uleb128 0x3
 758 008d 0E       		.uleb128 0xe
 759 008e 3A       		.uleb128 0x3a
 760 008f 0B       		.uleb128 0xb
 761 0090 3B       		.uleb128 0x3b
 762 0091 05       		.uleb128 0x5
 763 0092 49       		.uleb128 0x49
 764 0093 13       		.uleb128 0x13
 765 0094 02       		.uleb128 0x2
 766 0095 17       		.uleb128 0x17
 767 0096 00       		.byte	0
 768 0097 00       		.byte	0
 769 0098 0B       		.uleb128 0xb
 770 0099 2E       		.uleb128 0x2e
 771 009a 01       		.byte	0x1
 772 009b 3F       		.uleb128 0x3f
 773 009c 19       		.uleb128 0x19
 774 009d 03       		.uleb128 0x3
 775 009e 0E       		.uleb128 0xe
 776 009f 3A       		.uleb128 0x3a
 777 00a0 0B       		.uleb128 0xb
 778 00a1 3B       		.uleb128 0x3b
 779 00a2 0B       		.uleb128 0xb
 780 00a3 27       		.uleb128 0x27
 781 00a4 19       		.uleb128 0x19
 782 00a5 11       		.uleb128 0x11
 783 00a6 01       		.uleb128 0x1
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 24


 784 00a7 12       		.uleb128 0x12
 785 00a8 06       		.uleb128 0x6
 786 00a9 40       		.uleb128 0x40
 787 00aa 18       		.uleb128 0x18
 788 00ab 9742     		.uleb128 0x2117
 789 00ad 19       		.uleb128 0x19
 790 00ae 01       		.uleb128 0x1
 791 00af 13       		.uleb128 0x13
 792 00b0 00       		.byte	0
 793 00b1 00       		.byte	0
 794 00b2 0C       		.uleb128 0xc
 795 00b3 898201   		.uleb128 0x4109
 796 00b6 01       		.byte	0x1
 797 00b7 11       		.uleb128 0x11
 798 00b8 01       		.uleb128 0x1
 799 00b9 31       		.uleb128 0x31
 800 00ba 13       		.uleb128 0x13
 801 00bb 00       		.byte	0
 802 00bc 00       		.byte	0
 803 00bd 0D       		.uleb128 0xd
 804 00be 8A8201   		.uleb128 0x410a
 805 00c1 00       		.byte	0
 806 00c2 02       		.uleb128 0x2
 807 00c3 18       		.uleb128 0x18
 808 00c4 9142     		.uleb128 0x2111
 809 00c6 18       		.uleb128 0x18
 810 00c7 00       		.byte	0
 811 00c8 00       		.byte	0
 812 00c9 0E       		.uleb128 0xe
 813 00ca 05       		.uleb128 0x5
 814 00cb 00       		.byte	0
 815 00cc 03       		.uleb128 0x3
 816 00cd 0E       		.uleb128 0xe
 817 00ce 3A       		.uleb128 0x3a
 818 00cf 0B       		.uleb128 0xb
 819 00d0 3B       		.uleb128 0x3b
 820 00d1 05       		.uleb128 0x5
 821 00d2 49       		.uleb128 0x49
 822 00d3 13       		.uleb128 0x13
 823 00d4 02       		.uleb128 0x2
 824 00d5 18       		.uleb128 0x18
 825 00d6 00       		.byte	0
 826 00d7 00       		.byte	0
 827 00d8 0F       		.uleb128 0xf
 828 00d9 34       		.uleb128 0x34
 829 00da 00       		.byte	0
 830 00db 03       		.uleb128 0x3
 831 00dc 0E       		.uleb128 0xe
 832 00dd 3A       		.uleb128 0x3a
 833 00de 0B       		.uleb128 0xb
 834 00df 3B       		.uleb128 0x3b
 835 00e0 0B       		.uleb128 0xb
 836 00e1 49       		.uleb128 0x49
 837 00e2 13       		.uleb128 0x13
 838 00e3 3F       		.uleb128 0x3f
 839 00e4 19       		.uleb128 0x19
 840 00e5 3C       		.uleb128 0x3c
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 25


 841 00e6 19       		.uleb128 0x19
 842 00e7 00       		.byte	0
 843 00e8 00       		.byte	0
 844 00e9 10       		.uleb128 0x10
 845 00ea 2E       		.uleb128 0x2e
 846 00eb 00       		.byte	0
 847 00ec 3F       		.uleb128 0x3f
 848 00ed 19       		.uleb128 0x19
 849 00ee 3C       		.uleb128 0x3c
 850 00ef 19       		.uleb128 0x19
 851 00f0 6E       		.uleb128 0x6e
 852 00f1 0E       		.uleb128 0xe
 853 00f2 03       		.uleb128 0x3
 854 00f3 0E       		.uleb128 0xe
 855 00f4 3A       		.uleb128 0x3a
 856 00f5 0B       		.uleb128 0xb
 857 00f6 3B       		.uleb128 0x3b
 858 00f7 0B       		.uleb128 0xb
 859 00f8 00       		.byte	0
 860 00f9 00       		.byte	0
 861 00fa 00       		.byte	0
 862              		.section	.debug_loc,"",%progbits
 863              	.Ldebug_loc0:
 864              	.LLST0:
 865 0000 00000000 		.4byte	.LVL5
 866 0004 0A000000 		.4byte	.LVL8
 867 0008 0100     		.2byte	0x1
 868 000a 50       		.byte	0x50
 869 000b 0A000000 		.4byte	.LVL8
 870 000f 20000000 		.4byte	.LFE5
 871 0013 0400     		.2byte	0x4
 872 0015 F3       		.byte	0xf3
 873 0016 01       		.uleb128 0x1
 874 0017 50       		.byte	0x50
 875 0018 9F       		.byte	0x9f
 876 0019 00000000 		.4byte	0
 877 001d 00000000 		.4byte	0
 878              	.LLST1:
 879 0021 04000000 		.4byte	.LVL6
 880 0025 12000000 		.4byte	.LVL9
 881 0029 0100     		.2byte	0x1
 882 002b 52       		.byte	0x52
 883 002c 12000000 		.4byte	.LVL9
 884 0030 20000000 		.4byte	.LFE5
 885 0034 0100     		.2byte	0x1
 886 0036 50       		.byte	0x50
 887 0037 00000000 		.4byte	0
 888 003b 00000000 		.4byte	0
 889              	.LLST2:
 890 003f 00000000 		.4byte	.LVL11
 891 0043 12000000 		.4byte	.LVL13
 892 0047 0100     		.2byte	0x1
 893 0049 51       		.byte	0x51
 894 004a 12000000 		.4byte	.LVL13
 895 004e 1A000000 		.4byte	.LVL15
 896 0052 0400     		.2byte	0x4
 897 0054 F3       		.byte	0xf3
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 26


 898 0055 01       		.uleb128 0x1
 899 0056 51       		.byte	0x51
 900 0057 9F       		.byte	0x9f
 901 0058 1A000000 		.4byte	.LVL15
 902 005c 1C000000 		.4byte	.LVL16
 903 0060 0100     		.2byte	0x1
 904 0062 51       		.byte	0x51
 905 0063 1C000000 		.4byte	.LVL16
 906 0067 28000000 		.4byte	.LFE6
 907 006b 0400     		.2byte	0x4
 908 006d F3       		.byte	0xf3
 909 006e 01       		.uleb128 0x1
 910 006f 51       		.byte	0x51
 911 0070 9F       		.byte	0x9f
 912 0071 00000000 		.4byte	0
 913 0075 00000000 		.4byte	0
 914              	.LLST3:
 915 0079 0C000000 		.4byte	.LVL12
 916 007d 16000000 		.4byte	.LVL14
 917 0081 0100     		.2byte	0x1
 918 0083 53       		.byte	0x53
 919 0084 16000000 		.4byte	.LVL14
 920 0088 1A000000 		.4byte	.LVL15
 921 008c 0B00     		.2byte	0xb
 922 008e 31       		.byte	0x31
 923 008f 70       		.byte	0x70
 924 0090 00       		.sleb128 0
 925 0091 24       		.byte	0x24
 926 0092 38       		.byte	0x38
 927 0093 24       		.byte	0x24
 928 0094 0A       		.byte	0xa
 929 0095 000F     		.2byte	0xf00
 930 0097 1A       		.byte	0x1a
 931 0098 9F       		.byte	0x9f
 932 0099 1A000000 		.4byte	.LVL15
 933 009d 22000000 		.4byte	.LVL17
 934 00a1 0100     		.2byte	0x1
 935 00a3 53       		.byte	0x53
 936 00a4 22000000 		.4byte	.LVL17
 937 00a8 28000000 		.4byte	.LFE6
 938 00ac 0B00     		.2byte	0xb
 939 00ae 31       		.byte	0x31
 940 00af 70       		.byte	0x70
 941 00b0 00       		.sleb128 0
 942 00b1 24       		.byte	0x24
 943 00b2 38       		.byte	0x38
 944 00b3 24       		.byte	0x24
 945 00b4 0A       		.byte	0xa
 946 00b5 000F     		.2byte	0xf00
 947 00b7 1A       		.byte	0x1a
 948 00b8 9F       		.byte	0x9f
 949 00b9 00000000 		.4byte	0
 950 00bd 00000000 		.4byte	0
 951              		.section	.debug_aranges,"",%progbits
 952 0000 3C000000 		.4byte	0x3c
 953 0004 0200     		.2byte	0x2
 954 0006 00000000 		.4byte	.Ldebug_info0
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 27


 955 000a 04       		.byte	0x4
 956 000b 00       		.byte	0
 957 000c 0000     		.2byte	0
 958 000e 0000     		.2byte	0
 959 0010 00000000 		.4byte	.LFB3
 960 0014 48000000 		.4byte	.LFE3-.LFB3
 961 0018 00000000 		.4byte	.LFB4
 962 001c B0000000 		.4byte	.LFE4-.LFB4
 963 0020 00000000 		.4byte	.LFB5
 964 0024 20000000 		.4byte	.LFE5-.LFB5
 965 0028 00000000 		.4byte	.LFB2
 966 002c 8C000000 		.4byte	.LFE2-.LFB2
 967 0030 00000000 		.4byte	.LFB6
 968 0034 28000000 		.4byte	.LFE6-.LFB6
 969 0038 00000000 		.4byte	0
 970 003c 00000000 		.4byte	0
 971              		.section	.debug_ranges,"",%progbits
 972              	.Ldebug_ranges0:
 973 0000 00000000 		.4byte	.LFB3
 974 0004 48000000 		.4byte	.LFE3
 975 0008 00000000 		.4byte	.LFB4
 976 000c B0000000 		.4byte	.LFE4
 977 0010 00000000 		.4byte	.LFB5
 978 0014 20000000 		.4byte	.LFE5
 979 0018 00000000 		.4byte	.LFB2
 980 001c 8C000000 		.4byte	.LFE2
 981 0020 00000000 		.4byte	.LFB6
 982 0024 28000000 		.4byte	.LFE6
 983 0028 00000000 		.4byte	0
 984 002c 00000000 		.4byte	0
 985              		.section	.debug_line,"",%progbits
 986              	.Ldebug_line0:
 987 0000 27010000 		.section	.debug_str,"MS",%progbits,1
 987      02009D00 
 987      00000201 
 987      FB0E0D00 
 987      01010101 
 988              	.LASF26:
 989 0000 5350495F 		.ascii	"SPI_ss0_m_Write\000"
 989      7373305F 
 989      6D5F5772 
 989      69746500 
 990              	.LASF21:
 991 0010 736C6176 		.ascii	"slaveSelect\000"
 991      6553656C 
 991      65637400 
 992              	.LASF31:
 993 001c 47656E65 		.ascii	"Generated_Source\\PSoC4\\SPI_SPI.c\000"
 993      72617465 
 993      645F536F 
 993      75726365 
 993      5C50536F 
 994              	.LASF19:
 995 003d 5350495F 		.ascii	"SPI_SpiInit\000"
 995      53706949 
 995      6E697400 
 996              	.LASF24:
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 28


 997 0049 7373506F 		.ascii	"ssPolarity\000"
 997      6C617269 
 997      747900
 998              	.LASF29:
 999 0054 5350495F 		.ascii	"SPI_ss3_m_Write\000"
 999      7373335F 
 999      6D5F5772 
 999      69746500 
 1000              	.LASF18:
 1001 0064 5350495F 		.ascii	"SPI_SpiSetActiveSlaveSelect\000"
 1001      53706953 
 1001      65744163 
 1001      74697665 
 1001      536C6176 
 1002              	.LASF11:
 1003 0080 666C6F61 		.ascii	"float\000"
 1003      7400
 1004              	.LASF1:
 1005 0086 756E7369 		.ascii	"unsigned char\000"
 1005      676E6564 
 1005      20636861 
 1005      7200
 1006              	.LASF5:
 1007 0094 6C6F6E67 		.ascii	"long unsigned int\000"
 1007      20756E73 
 1007      69676E65 
 1007      6420696E 
 1007      7400
 1008              	.LASF33:
 1009 00a6 5350495F 		.ascii	"SPI_SpiPostEnable\000"
 1009      53706950 
 1009      6F737445 
 1009      6E61626C 
 1009      6500
 1010              	.LASF3:
 1011 00b8 73686F72 		.ascii	"short unsigned int\000"
 1011      7420756E 
 1011      7369676E 
 1011      65642069 
 1011      6E7400
 1012              	.LASF27:
 1013 00cb 5350495F 		.ascii	"SPI_ss1_m_Write\000"
 1013      7373315F 
 1013      6D5F5772 
 1013      69746500 
 1014              	.LASF12:
 1015 00db 646F7562 		.ascii	"double\000"
 1015      6C6500
 1016              	.LASF2:
 1017 00e2 73686F72 		.ascii	"short int\000"
 1017      7420696E 
 1017      7400
 1018              	.LASF17:
 1019 00ec 5350495F 		.ascii	"SPI_SpiStop\000"
 1019      53706953 
 1019      746F7000 
 1020              	.LASF22:
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 29


 1021 00f8 706F6C61 		.ascii	"polarity\000"
 1021      72697479 
 1021      00
 1022              	.LASF9:
 1023 0101 75696E74 		.ascii	"uint16\000"
 1023      313600
 1024              	.LASF10:
 1025 0108 75696E74 		.ascii	"uint32\000"
 1025      333200
 1026              	.LASF8:
 1027 010f 756E7369 		.ascii	"unsigned int\000"
 1027      676E6564 
 1027      20696E74 
 1027      00
 1028              	.LASF7:
 1029 011c 6C6F6E67 		.ascii	"long long unsigned int\000"
 1029      206C6F6E 
 1029      6720756E 
 1029      7369676E 
 1029      65642069 
 1030              	.LASF34:
 1031 0133 5350495F 		.ascii	"SPI_IntrTxMask\000"
 1031      496E7472 
 1031      54784D61 
 1031      736B00
 1032              	.LASF30:
 1033 0142 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1033      43313120 
 1033      352E342E 
 1033      31203230 
 1033      31363036 
 1034 0175 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 1034      20726576 
 1034      6973696F 
 1034      6E203233 
 1034      37373135 
 1035 01a8 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1035      66756E63 
 1035      74696F6E 
 1035      2D736563 
 1035      74696F6E 
 1036              	.LASF16:
 1037 01d0 73697A65 		.ascii	"sizetype\000"
 1037      74797065 
 1037      00
 1038              	.LASF6:
 1039 01d9 6C6F6E67 		.ascii	"long long int\000"
 1039      206C6F6E 
 1039      6720696E 
 1039      7400
 1040              	.LASF13:
 1041 01e7 63686172 		.ascii	"char\000"
 1041      00
 1042              	.LASF23:
 1043 01ec 73706943 		.ascii	"spiCtrl\000"
 1043      74726C00 
 1044              	.LASF28:
ARM GAS  C:\Users\Surface\AppData\Local\Temp\ccvK32Ac.s 			page 30


 1045 01f4 5350495F 		.ascii	"SPI_ss2_m_Write\000"
 1045      7373325F 
 1045      6D5F5772 
 1045      69746500 
 1046              	.LASF25:
 1047 0204 5350495F 		.ascii	"SPI_sclk_m_Write\000"
 1047      73636C6B 
 1047      5F6D5F57 
 1047      72697465 
 1047      00
 1048              	.LASF20:
 1049 0215 5350495F 		.ascii	"SPI_SpiSetSlaveSelectPolarity\000"
 1049      53706953 
 1049      6574536C 
 1049      61766553 
 1049      656C6563 
 1050              	.LASF4:
 1051 0233 6C6F6E67 		.ascii	"long int\000"
 1051      20696E74 
 1051      00
 1052              	.LASF14:
 1053 023c 72656733 		.ascii	"reg32\000"
 1053      3200
 1054              	.LASF15:
 1055 0242 6C6F6E67 		.ascii	"long double\000"
 1055      20646F75 
 1055      626C6500 
 1056              	.LASF0:
 1057 024e 7369676E 		.ascii	"signed char\000"
 1057      65642063 
 1057      68617200 
 1058              	.LASF32:
 1059 025a 433A5C55 		.ascii	"C:\\Users\\Surface\\OneDrive\\Documents\\ECE\\ECE 4"
 1059      73657273 
 1059      5C537572 
 1059      66616365 
 1059      5C4F6E65 
 1060 0287 30355F34 		.ascii	"05_406\\ECE_406\\SPI_Master.cydsn\000"
 1060      30365C45 
 1060      43455F34 
 1060      30365C53 
 1060      50495F4D 
 1061              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
