<html><body><samp><pre>
<!@TC:1715779019>
#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: selina.ece.northwestern.edu

# Wed May 15 08:16:59 2024

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport12></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1715779022> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport13></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1715779022> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1715779022> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1715779022> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53001:16:53001:29:@N:CG334:@XP_MSG">altera_mf.v(53001)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53051:16:53051:28:@N:CG333:@XP_MSG">altera_mf.v(53051)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53060:16:53060:29:@N:CG334:@XP_MSG">altera_mf.v(53060)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53074:16:53074:28:@N:CG333:@XP_MSG">altera_mf.v(53074)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53221:20:53221:33:@N:CG334:@XP_MSG">altera_mf.v(53221)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53226:20:53226:32:@N:CG333:@XP_MSG">altera_mf.v(53226)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53229:20:53229:33:@N:CG334:@XP_MSG">altera_mf.v(53229)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53232:20:53232:32:@N:CG333:@XP_MSG">altera_mf.v(53232)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53346:20:53346:33:@N:CG334:@XP_MSG">altera_mf.v(53346)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53351:20:53351:32:@N:CG333:@XP_MSG">altera_mf.v(53351)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53354:20:53354:33:@N:CG334:@XP_MSG">altera_mf.v(53354)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53357:20:53357:32:@N:CG333:@XP_MSG">altera_mf.v(53357)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53446:20:53446:33:@N:CG334:@XP_MSG">altera_mf.v(53446)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53451:20:53451:32:@N:CG333:@XP_MSG">altera_mf.v(53451)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53454:20:53454:33:@N:CG334:@XP_MSG">altera_mf.v(53454)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53457:20:53457:32:@N:CG333:@XP_MSG">altera_mf.v(53457)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53545:20:53545:33:@N:CG334:@XP_MSG">altera_mf.v(53545)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53550:20:53550:32:@N:CG333:@XP_MSG">altera_mf.v(53550)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53553:20:53553:33:@N:CG334:@XP_MSG">altera_mf.v(53553)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53556:20:53556:32:@N:CG333:@XP_MSG">altera_mf.v(53556)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53642:20:53642:33:@N:CG334:@XP_MSG">altera_mf.v(53642)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53647:20:53647:32:@N:CG333:@XP_MSG">altera_mf.v(53647)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53650:20:53650:33:@N:CG334:@XP_MSG">altera_mf.v(53650)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53653:20:53653:32:@N:CG333:@XP_MSG">altera_mf.v(53653)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53861:12:53861:25:@N:CG334:@XP_MSG">altera_mf.v(53861)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53875:12:53875:24:@N:CG333:@XP_MSG">altera_mf.v(53875)</a><!@TM:1715779022> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54140:12:54140:25:@N:CG334:@XP_MSG">altera_mf.v(54140)</a><!@TM:1715779022> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54154:12:54154:24:@N:CG333:@XP_MSG">altera_mf.v(54154)</a><!@TM:1715779022> | Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv" (library work)
Verilog syntax check successful!
File /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv changed - recompiling
Selecting top level module fc
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:3:7:3:9:@N:CG364:@XP_MSG">fc.sv(3)</a><!@TM:1715779022> | Synthesizing module fc in library work.
Running optimization stage 1 on fc .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 08:17:00 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport14></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1715779022> | Running in 64-bit mode 
File /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/synwork/layer0.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:3:7:3:9:@N:NF107:@XP_MSG">fc.sv(3)</a><!@TM:1715779022> | Selected library: work cell: fc view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:3:7:3:9:@N:NF107:@XP_MSG">fc.sv(3)</a><!@TM:1715779022> | Selected library: work cell: fc view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 67MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 08:17:00 2024

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

<font color=#A52A2A>@W: : <!@TM:1715779022> | : Distributed compilation : All files are passed to distribution points</font> 
Divided design in to 1 groups
Log file for distribution node work.fc.verilog  <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/synwork//distcomp/distcomp0/distcomp0.log:@XP_FILE">distcomp0.log</a>
Compiling work_fc_verilog as a separate process
Compilation of node work.fc finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name             Status      Start time     End Time       Total Real Time     Log File                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.fc.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/synwork//distcomp/distcomp0/distcomp0.log
============================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport15></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1715779022> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 08:17:02 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 08:17:02 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715779019>
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport16></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1715779023> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:3:7:3:9:@N:NF107:@XP_MSG">fc.sv(3)</a><!@TM:1715779023> | Selected library: work cell: fc view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:3:7:3:9:@N:NF107:@XP_MSG">fc.sv(3)</a><!@TM:1715779023> | Selected library: work cell: fc view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 08:17:03 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715779019>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715779019>
# Wed May 15 08:17:03 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport17></a>Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1715779023> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1715779023> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/fc_scck.rpt:@XP_FILE">fc_scck.rpt</a>
Printing clock  summary report in "/home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/fc_scck.rpt" file 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1715779023> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1715779023> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1715779023> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1715779023> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1715779023> | Setting synthesis effort to medium for the design 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1715779023> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1715779023> | UMR3 is only supported for HAPS-80. 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)



<a name=mapperReport18></a>Clock Summary</a>
******************

          Start        Requested     Requested     Clock        Clock                     Clock
Level     Clock        Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
0 -       System       1.0 MHz       1000.000      system       system_clkgroup           96   
                                                                                               
0 -       fc|clock     244.5 MHz     4.090         inferred     Autoconstr_clkgroup_0     139  
===============================================================================================



Clock Load Summary
***********************

             Clock     Source          Clock Pin                 Non-clock Pin     Non-clock Pin
Clock        Load      Pin             Seq Example               Seq Example       Comb Example 
------------------------------------------------------------------------------------------------
System       96        -               weights_c\[0\][7:0].C     -                 -            
                                                                                                
fc|clock     139       clock(port)     weights_s\[0\][7:0].C     -                 -            
================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:37:4:37:8:@W:MT531:@XP_MSG">fc.sv(37)</a><!@TM:1715779023> | Found signal identified as System clock which controls 96 sequential elements including operands_c\[3\][7:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@W:MT529:@XP_MSG">fc.sv(79)</a><!@TM:1715779023> | Found inferred clock fc|clock which controls 139 sequential elements including result[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1715779023> | Writing default property annotation file /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/fc.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Encoding state machine state_s[2:0] (in view: work.fc(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 32MB peak: 118MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 08:17:03 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715779019>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715779019>
# Wed May 15 08:17:04 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: selina.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport19></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1715779025> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1715779025> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1715779025> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1715779025> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1715779025> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1715779025> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1715779025> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:MO231:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Found counter in view:work.fc(verilog) instance operationCycleCounter_s[9:2] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:37:4:37:8:@W:BN132:@XP_MSG">fc.sv(37)</a><!@TM:1715779025> | Removing sequential instance weights_c[1][0] because it is equivalent to instance weights_c[0][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:37:4:37:8:@W:BN132:@XP_MSG">fc.sv(37)</a><!@TM:1715779025> | Removing sequential instance biases_c[1][0] because it is equivalent to instance biases_c[0][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:37:4:37:8:@W:BN132:@XP_MSG">fc.sv(37)</a><!@TM:1715779025> | Removing sequential instance operands_c[1][0] because it is equivalent to instance operands_c[0][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@W:BN132:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance weights_s[1][0] because it is equivalent to instance weights_s[0][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@W:BN132:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance biases_s[1][0] because it is equivalent to instance biases_s[0][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@W:BN132:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance operands_s[1][0] because it is equivalent to instance operands_s[0][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine state_s[2:0] (in view: work.fc(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)

@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[0] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[1] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[2] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[3] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[4] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[5] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[6] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[7] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[8] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[9] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[10] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[11] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[12] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[13] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[14] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[15] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[16] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[17] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[18] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[19] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[20] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[21] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[22] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[23] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[24] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[25] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[26] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[27] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[28] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[29] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[30] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1715779025> | Boundary register result[31] (in view: work.fc(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance weights_s\[0\][0] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance weights_s\[0\][1] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance weights_s\[0\][2] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance weights_s\[0\][3] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance weights_s\[0\][4] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance weights_s\[0\][5] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance weights_s\[0\][6] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance operands_s\[0\][0] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance operands_s\[0\][1] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance operands_s\[0\][2] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance operands_s\[0\][3] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance operands_s\[0\][4] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance operands_s\[0\][5] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance operands_s\[0\][6] (in view: work.fc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 125MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance state_s[0] (in view: work.fc(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv:79:0:79:9:@N:BN362:@XP_MSG">fc.sv(79)</a><!@TM:1715779025> | Removing sequential instance state_s[1] (in view: work.fc(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 125MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 125MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 125MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 125MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 125MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 125MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 125MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 125MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 125MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 125MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 126MB)



@S |Clock Optimization Summary


<a name=clockReport20></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
<a href="@|S:clock_in@|E:biases_s\[3\][0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock_in            cycloneive_io_ibuf     93         biases_s\[3\][0]
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 126MB)

Writing Analyst data base /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/synwork/fc_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 126MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 126MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1715779025> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1715779025> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/fc_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 126MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 126MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1715779025> | Found inferred clock fc|clock with period 9.62ns. Please declare a user-defined clock on port clock.</font> 


<a name=timingReport21></a>##### START OF TIMING REPORT #####[</a>
<a name=22></a># Timing Report written on Wed May 15 08:17:05 2024</a>
#


Top view:               fc
Requested Frequency:    103.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1715779025> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1715779025> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary23></a>Performance Summary</a>
*******************


Worst slack in design: -1.698

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
fc|clock           103.9 MHz     88.4 MHz      9.620         11.318        -1.698     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       1.0 MHz       1000.000      992.104       7.896      system       system_clkgroup      
========================================================================================================================





<a name=clockRelationships24></a>Clock Relationships</a>
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
System    fc|clock  |  9.620       7.896   |  No paths    -      |  No paths    -      |  No paths    -    
fc|clock  fc|clock  |  9.620       -1.698  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo25></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport26></a>Detailed Report for Clock: fc|clock</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                                Arrival           
Instance               Reference     Type       Pin     Net                    Time        Slack 
                       Clock                                                                     
-------------------------------------------------------------------------------------------------
operands_s\[0\][7]     fc|clock      dffeas     q       operands_s\[0\][7]     0.845       -1.698
weights_s\[0\][7]      fc|clock      dffeas     q       weights_s\[0\][7]      0.845       -1.698
operands_s\[1\][1]     fc|clock      dffeas     q       operands_s\[1\][1]     0.845       -1.632
weights_s\[1\][1]      fc|clock      dffeas     q       weights_s\[1\][1]      0.845       -1.632
operands_s\[1\][2]     fc|clock      dffeas     q       operands_s\[1\][2]     0.845       -1.566
weights_s\[1\][2]      fc|clock      dffeas     q       weights_s\[1\][2]      0.845       -1.566
operands_s\[1\][3]     fc|clock      dffeas     q       operands_s\[1\][3]     0.845       -1.500
weights_s\[1\][3]      fc|clock      dffeas     q       weights_s\[1\][3]      0.845       -1.500
operands_s\[1\][4]     fc|clock      dffeas     q       operands_s\[1\][4]     0.845       -1.434
weights_s\[1\][4]      fc|clock      dffeas     q       weights_s\[1\][4]      0.845       -1.434
=================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

               Starting                                                            Required           
Instance       Reference     Type       Pin     Net                                Time         Slack 
               Clock                                                                                  
------------------------------------------------------------------------------------------------------
result[31]     fc|clock      dffeas     d       un1_result_c_sip_sip_sip_add31     10.147       -1.698
result[30]     fc|clock      dffeas     d       un1_result_c_sip_sip_sip_add30     10.147       -1.632
result[29]     fc|clock      dffeas     d       un1_result_c_sip_sip_sip_add29     10.147       -1.566
result[28]     fc|clock      dffeas     d       un1_result_c_sip_sip_sip_add28     10.147       -1.500
result[27]     fc|clock      dffeas     d       un1_result_c_sip_sip_sip_add27     10.147       -1.434
result[26]     fc|clock      dffeas     d       un1_result_c_sip_sip_sip_add26     10.147       -1.368
result[25]     fc|clock      dffeas     d       un1_result_c_sip_sip_sip_add25     10.147       -1.302
result[24]     fc|clock      dffeas     d       un1_result_c_sip_sip_sip_add24     10.147       -1.236
result[23]     fc|clock      dffeas     d       un1_result_c_sip_sip_sip_add23     10.147       -1.170
result[22]     fc|clock      dffeas     d       un1_result_c_sip_sip_sip_add22     10.147       -1.104
======================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/fc.srr:srsf/home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/fc.srs:fp:43863:58071:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.620
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.147

    - Propagation time:                      11.232
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.698

    Number of logic level(s):                36
    Starting point:                          operands_s\[0\][7] / q
    Ending point:                            result[31] / d
    The start point is clocked by            fc|clock [rising] on pin clk
    The end   point is clocked by            fc|clock [rising] on pin clk

Instance / Net                                                           Pin           Pin               Arrival     No. of    
Name                                    Type                             Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
operands_s\[0\][7]                      dffeas                           q             Out     0.232     0.845       -         
operands_s\[0\][7]                      Net                              -             -       0.326     -           1         
un1_weights_s\[1\]_muladd_0[15:0]       fc_SYN_MULT_ADD_1_8_8_16_0_2     datab[0]      In      -         1.171       -         
un1_weights_s\[1\]_muladd_0[15:0]       fc_SYN_MULT_ADD_1_8_8_16_0_2     result[0]     Out     3.966     5.137       -         
result_1[0]                             Net                              -             -       0.935     -           1         
un1_result_c_sip_sip_sip_0_add0         cycloneive_lcell_comb            datab         In      -         6.072       -         
un1_result_c_sip_sip_sip_0_add0         cycloneive_lcell_comb            cout          Out     0.509     6.581       -         
un1_result_c_sip_sip_sip_0_carry_0      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add1         cycloneive_lcell_comb            cin           In      -         6.581       -         
un1_result_c_sip_sip_sip_0_add1         cycloneive_lcell_comb            cout          Out     0.066     6.647       -         
un1_result_c_sip_sip_sip_0_carry_1      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add2         cycloneive_lcell_comb            cin           In      -         6.647       -         
un1_result_c_sip_sip_sip_0_add2         cycloneive_lcell_comb            cout          Out     0.066     6.713       -         
un1_result_c_sip_sip_sip_0_carry_2      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add3         cycloneive_lcell_comb            cin           In      -         6.713       -         
un1_result_c_sip_sip_sip_0_add3         cycloneive_lcell_comb            cout          Out     0.066     6.779       -         
un1_result_c_sip_sip_sip_0_carry_3      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add4         cycloneive_lcell_comb            cin           In      -         6.779       -         
un1_result_c_sip_sip_sip_0_add4         cycloneive_lcell_comb            cout          Out     0.066     6.845       -         
un1_result_c_sip_sip_sip_0_carry_4      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add5         cycloneive_lcell_comb            cin           In      -         6.845       -         
un1_result_c_sip_sip_sip_0_add5         cycloneive_lcell_comb            cout          Out     0.066     6.911       -         
un1_result_c_sip_sip_sip_0_carry_5      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add6         cycloneive_lcell_comb            cin           In      -         6.911       -         
un1_result_c_sip_sip_sip_0_add6         cycloneive_lcell_comb            cout          Out     0.066     6.977       -         
un1_result_c_sip_sip_sip_0_carry_6      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add7         cycloneive_lcell_comb            cin           In      -         6.977       -         
un1_result_c_sip_sip_sip_0_add7         cycloneive_lcell_comb            cout          Out     0.066     7.043       -         
un1_result_c_sip_sip_sip_0_carry_7      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add8         cycloneive_lcell_comb            cin           In      -         7.043       -         
un1_result_c_sip_sip_sip_0_add8         cycloneive_lcell_comb            cout          Out     0.066     7.109       -         
un1_result_c_sip_sip_sip_0_carry_8      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add9         cycloneive_lcell_comb            cin           In      -         7.109       -         
un1_result_c_sip_sip_sip_0_add9         cycloneive_lcell_comb            cout          Out     0.066     7.175       -         
un1_result_c_sip_sip_sip_0_carry_9      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add10        cycloneive_lcell_comb            cin           In      -         7.175       -         
un1_result_c_sip_sip_sip_0_add10        cycloneive_lcell_comb            cout          Out     0.066     7.241       -         
un1_result_c_sip_sip_sip_0_carry_10     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add11        cycloneive_lcell_comb            cin           In      -         7.241       -         
un1_result_c_sip_sip_sip_0_add11        cycloneive_lcell_comb            cout          Out     0.066     7.307       -         
un1_result_c_sip_sip_sip_0_carry_11     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add12        cycloneive_lcell_comb            cin           In      -         7.307       -         
un1_result_c_sip_sip_sip_0_add12        cycloneive_lcell_comb            cout          Out     0.066     7.373       -         
un1_result_c_sip_sip_sip_0_carry_12     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add13        cycloneive_lcell_comb            cin           In      -         7.373       -         
un1_result_c_sip_sip_sip_0_add13        cycloneive_lcell_comb            cout          Out     0.066     7.439       -         
un1_result_c_sip_sip_sip_0_carry_13     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add14        cycloneive_lcell_comb            cin           In      -         7.439       -         
un1_result_c_sip_sip_sip_0_add14        cycloneive_lcell_comb            cout          Out     0.066     7.505       -         
un1_result_c_sip_sip_sip_0_carry_14     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add15        cycloneive_lcell_comb            cin           In      -         7.505       -         
un1_result_c_sip_sip_sip_0_add15        cycloneive_lcell_comb            cout          Out     0.066     7.571       -         
un1_result_c_sip_sip_sip_0_carry_15     Net                              -             -       0.000     -           1         
result_RNIEM8D9[16]                     cycloneive_lcell_comb            cin           In      -         7.571       -         
result_RNIEM8D9[16]                     cycloneive_lcell_comb            cout          Out     0.066     7.637       -         
un1_result_c_sip_sip_sip_0_carry_16     Net                              -             -       0.000     -           1         
result_RNIDNEE9[17]                     cycloneive_lcell_comb            cin           In      -         7.637       -         
result_RNIDNEE9[17]                     cycloneive_lcell_comb            cout          Out     0.066     7.703       -         
un1_result_c_sip_sip_sip_0_carry_17     Net                              -             -       0.000     -           1         
result_RNIDPKF9[18]                     cycloneive_lcell_comb            cin           In      -         7.703       -         
result_RNIDPKF9[18]                     cycloneive_lcell_comb            cout          Out     0.066     7.769       -         
un1_result_c_sip_sip_sip_0_carry_18     Net                              -             -       0.000     -           1         
result_RNIESQG9[19]                     cycloneive_lcell_comb            cin           In      -         7.769       -         
result_RNIESQG9[19]                     cycloneive_lcell_comb            cout          Out     0.066     7.835       -         
un1_result_c_sip_sip_sip_0_carry_19     Net                              -             -       0.000     -           1         
result_RNI7O1I9[20]                     cycloneive_lcell_comb            cin           In      -         7.835       -         
result_RNI7O1I9[20]                     cycloneive_lcell_comb            cout          Out     0.066     7.901       -         
un1_result_c_sip_sip_sip_0_carry_20     Net                              -             -       0.000     -           1         
result_RNI1L8J9[21]                     cycloneive_lcell_comb            cin           In      -         7.901       -         
result_RNI1L8J9[21]                     cycloneive_lcell_comb            cout          Out     0.066     7.967       -         
un1_result_c_sip_sip_sip_0_carry_21     Net                              -             -       0.000     -           1         
result_RNISIFK9[22]                     cycloneive_lcell_comb            cin           In      -         7.967       -         
result_RNISIFK9[22]                     cycloneive_lcell_comb            cout          Out     0.066     8.033       -         
un1_result_c_sip_sip_sip_0_carry_22     Net                              -             -       0.000     -           1         
result_RNIOHML9[23]                     cycloneive_lcell_comb            cin           In      -         8.033       -         
result_RNIOHML9[23]                     cycloneive_lcell_comb            cout          Out     0.066     8.099       -         
un1_result_c_sip_sip_sip_0_carry_23     Net                              -             -       0.000     -           1         
result_RNILHTM9[24]                     cycloneive_lcell_comb            cin           In      -         8.099       -         
result_RNILHTM9[24]                     cycloneive_lcell_comb            cout          Out     0.066     8.165       -         
un1_result_c_sip_sip_sip_0_carry_24     Net                              -             -       0.000     -           1         
result_RNIJI4O9[25]                     cycloneive_lcell_comb            cin           In      -         8.165       -         
result_RNIJI4O9[25]                     cycloneive_lcell_comb            cout          Out     0.066     8.231       -         
un1_result_c_sip_sip_sip_0_carry_25     Net                              -             -       0.000     -           1         
result_RNIIKBP9[26]                     cycloneive_lcell_comb            cin           In      -         8.231       -         
result_RNIIKBP9[26]                     cycloneive_lcell_comb            cout          Out     0.066     8.297       -         
un1_result_c_sip_sip_sip_0_carry_26     Net                              -             -       0.000     -           1         
result_RNIINIQ9[27]                     cycloneive_lcell_comb            cin           In      -         8.297       -         
result_RNIINIQ9[27]                     cycloneive_lcell_comb            cout          Out     0.066     8.363       -         
un1_result_c_sip_sip_sip_0_carry_27     Net                              -             -       0.000     -           1         
result_RNIJRPR9[28]                     cycloneive_lcell_comb            cin           In      -         8.363       -         
result_RNIJRPR9[28]                     cycloneive_lcell_comb            cout          Out     0.066     8.429       -         
un1_result_c_sip_sip_sip_0_carry_28     Net                              -             -       0.000     -           1         
result_RNIL01T9[29]                     cycloneive_lcell_comb            cin           In      -         8.429       -         
result_RNIL01T9[29]                     cycloneive_lcell_comb            cout          Out     0.066     8.495       -         
un1_result_c_sip_sip_sip_0_carry_29     Net                              -             -       0.000     -           1         
result_RNIFU8U9[30]                     cycloneive_lcell_comb            cin           In      -         8.495       -         
result_RNIFU8U9[30]                     cycloneive_lcell_comb            cout          Out     0.066     8.561       -         
un1_result_c_sip_sip_sip_0_carry_30     Net                              -             -       0.000     -           1         
result_RNO_2[31]                        cycloneive_lcell_comb            cin           In      -         8.561       -         
result_RNO_2[31]                        cycloneive_lcell_comb            combout       Out     0.000     8.561       -         
un1_result_c_sip_sip_sip_0_add31        Net                              -             -       0.652     -           1         
result_RNO_1[31]                        cycloneive_lcell_comb            datab         In      -         9.212       -         
result_RNO_1[31]                        cycloneive_lcell_comb            combout       Out     0.443     9.655       -         
un1_result_c_sip_sip_sip_4_add31        Net                              -             -       0.652     -           1         
result_RNO_0[31]                        cycloneive_lcell_comb            datab         In      -         10.307      -         
result_RNO_0[31]                        cycloneive_lcell_comb            combout       Out     0.443     10.750      -         
un1_result_c_sip_sip_sip_6_add31        Net                              -             -       0.652     -           1         
result_RNO[31]                          cycloneive_lcell_comb            datab         In      -         11.402      -         
result_RNO[31]                          cycloneive_lcell_comb            combout       Out     0.443     11.845      -         
un1_result_c_sip_sip_sip_add31          Net                              -             -       0.000     -           1         
result[31]                              dffeas                           d             In      -         11.845      -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.318 is 8.102(71.6%) logic and 3.216(28.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      9.620
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.147

    - Propagation time:                      11.232
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.698

    Number of logic level(s):                36
    Starting point:                          weights_s\[0\][7] / q
    Ending point:                            result[31] / d
    The start point is clocked by            fc|clock [rising] on pin clk
    The end   point is clocked by            fc|clock [rising] on pin clk

Instance / Net                                                           Pin           Pin               Arrival     No. of    
Name                                    Type                             Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
weights_s\[0\][7]                       dffeas                           q             Out     0.232     0.845       -         
weights_s\[0\][7]                       Net                              -             -       0.326     -           1         
un1_weights_s\[1\]_muladd_0[15:0]       fc_SYN_MULT_ADD_1_8_8_16_0_2     dataa[0]      In      -         1.171       -         
un1_weights_s\[1\]_muladd_0[15:0]       fc_SYN_MULT_ADD_1_8_8_16_0_2     result[0]     Out     3.966     5.137       -         
result_1[0]                             Net                              -             -       0.935     -           1         
un1_result_c_sip_sip_sip_0_add0         cycloneive_lcell_comb            datab         In      -         6.072       -         
un1_result_c_sip_sip_sip_0_add0         cycloneive_lcell_comb            cout          Out     0.509     6.581       -         
un1_result_c_sip_sip_sip_0_carry_0      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add1         cycloneive_lcell_comb            cin           In      -         6.581       -         
un1_result_c_sip_sip_sip_0_add1         cycloneive_lcell_comb            cout          Out     0.066     6.647       -         
un1_result_c_sip_sip_sip_0_carry_1      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add2         cycloneive_lcell_comb            cin           In      -         6.647       -         
un1_result_c_sip_sip_sip_0_add2         cycloneive_lcell_comb            cout          Out     0.066     6.713       -         
un1_result_c_sip_sip_sip_0_carry_2      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add3         cycloneive_lcell_comb            cin           In      -         6.713       -         
un1_result_c_sip_sip_sip_0_add3         cycloneive_lcell_comb            cout          Out     0.066     6.779       -         
un1_result_c_sip_sip_sip_0_carry_3      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add4         cycloneive_lcell_comb            cin           In      -         6.779       -         
un1_result_c_sip_sip_sip_0_add4         cycloneive_lcell_comb            cout          Out     0.066     6.845       -         
un1_result_c_sip_sip_sip_0_carry_4      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add5         cycloneive_lcell_comb            cin           In      -         6.845       -         
un1_result_c_sip_sip_sip_0_add5         cycloneive_lcell_comb            cout          Out     0.066     6.911       -         
un1_result_c_sip_sip_sip_0_carry_5      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add6         cycloneive_lcell_comb            cin           In      -         6.911       -         
un1_result_c_sip_sip_sip_0_add6         cycloneive_lcell_comb            cout          Out     0.066     6.977       -         
un1_result_c_sip_sip_sip_0_carry_6      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add7         cycloneive_lcell_comb            cin           In      -         6.977       -         
un1_result_c_sip_sip_sip_0_add7         cycloneive_lcell_comb            cout          Out     0.066     7.043       -         
un1_result_c_sip_sip_sip_0_carry_7      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add8         cycloneive_lcell_comb            cin           In      -         7.043       -         
un1_result_c_sip_sip_sip_0_add8         cycloneive_lcell_comb            cout          Out     0.066     7.109       -         
un1_result_c_sip_sip_sip_0_carry_8      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add9         cycloneive_lcell_comb            cin           In      -         7.109       -         
un1_result_c_sip_sip_sip_0_add9         cycloneive_lcell_comb            cout          Out     0.066     7.175       -         
un1_result_c_sip_sip_sip_0_carry_9      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add10        cycloneive_lcell_comb            cin           In      -         7.175       -         
un1_result_c_sip_sip_sip_0_add10        cycloneive_lcell_comb            cout          Out     0.066     7.241       -         
un1_result_c_sip_sip_sip_0_carry_10     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add11        cycloneive_lcell_comb            cin           In      -         7.241       -         
un1_result_c_sip_sip_sip_0_add11        cycloneive_lcell_comb            cout          Out     0.066     7.307       -         
un1_result_c_sip_sip_sip_0_carry_11     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add12        cycloneive_lcell_comb            cin           In      -         7.307       -         
un1_result_c_sip_sip_sip_0_add12        cycloneive_lcell_comb            cout          Out     0.066     7.373       -         
un1_result_c_sip_sip_sip_0_carry_12     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add13        cycloneive_lcell_comb            cin           In      -         7.373       -         
un1_result_c_sip_sip_sip_0_add13        cycloneive_lcell_comb            cout          Out     0.066     7.439       -         
un1_result_c_sip_sip_sip_0_carry_13     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add14        cycloneive_lcell_comb            cin           In      -         7.439       -         
un1_result_c_sip_sip_sip_0_add14        cycloneive_lcell_comb            cout          Out     0.066     7.505       -         
un1_result_c_sip_sip_sip_0_carry_14     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add15        cycloneive_lcell_comb            cin           In      -         7.505       -         
un1_result_c_sip_sip_sip_0_add15        cycloneive_lcell_comb            cout          Out     0.066     7.571       -         
un1_result_c_sip_sip_sip_0_carry_15     Net                              -             -       0.000     -           1         
result_RNIEM8D9[16]                     cycloneive_lcell_comb            cin           In      -         7.571       -         
result_RNIEM8D9[16]                     cycloneive_lcell_comb            cout          Out     0.066     7.637       -         
un1_result_c_sip_sip_sip_0_carry_16     Net                              -             -       0.000     -           1         
result_RNIDNEE9[17]                     cycloneive_lcell_comb            cin           In      -         7.637       -         
result_RNIDNEE9[17]                     cycloneive_lcell_comb            cout          Out     0.066     7.703       -         
un1_result_c_sip_sip_sip_0_carry_17     Net                              -             -       0.000     -           1         
result_RNIDPKF9[18]                     cycloneive_lcell_comb            cin           In      -         7.703       -         
result_RNIDPKF9[18]                     cycloneive_lcell_comb            cout          Out     0.066     7.769       -         
un1_result_c_sip_sip_sip_0_carry_18     Net                              -             -       0.000     -           1         
result_RNIESQG9[19]                     cycloneive_lcell_comb            cin           In      -         7.769       -         
result_RNIESQG9[19]                     cycloneive_lcell_comb            cout          Out     0.066     7.835       -         
un1_result_c_sip_sip_sip_0_carry_19     Net                              -             -       0.000     -           1         
result_RNI7O1I9[20]                     cycloneive_lcell_comb            cin           In      -         7.835       -         
result_RNI7O1I9[20]                     cycloneive_lcell_comb            cout          Out     0.066     7.901       -         
un1_result_c_sip_sip_sip_0_carry_20     Net                              -             -       0.000     -           1         
result_RNI1L8J9[21]                     cycloneive_lcell_comb            cin           In      -         7.901       -         
result_RNI1L8J9[21]                     cycloneive_lcell_comb            cout          Out     0.066     7.967       -         
un1_result_c_sip_sip_sip_0_carry_21     Net                              -             -       0.000     -           1         
result_RNISIFK9[22]                     cycloneive_lcell_comb            cin           In      -         7.967       -         
result_RNISIFK9[22]                     cycloneive_lcell_comb            cout          Out     0.066     8.033       -         
un1_result_c_sip_sip_sip_0_carry_22     Net                              -             -       0.000     -           1         
result_RNIOHML9[23]                     cycloneive_lcell_comb            cin           In      -         8.033       -         
result_RNIOHML9[23]                     cycloneive_lcell_comb            cout          Out     0.066     8.099       -         
un1_result_c_sip_sip_sip_0_carry_23     Net                              -             -       0.000     -           1         
result_RNILHTM9[24]                     cycloneive_lcell_comb            cin           In      -         8.099       -         
result_RNILHTM9[24]                     cycloneive_lcell_comb            cout          Out     0.066     8.165       -         
un1_result_c_sip_sip_sip_0_carry_24     Net                              -             -       0.000     -           1         
result_RNIJI4O9[25]                     cycloneive_lcell_comb            cin           In      -         8.165       -         
result_RNIJI4O9[25]                     cycloneive_lcell_comb            cout          Out     0.066     8.231       -         
un1_result_c_sip_sip_sip_0_carry_25     Net                              -             -       0.000     -           1         
result_RNIIKBP9[26]                     cycloneive_lcell_comb            cin           In      -         8.231       -         
result_RNIIKBP9[26]                     cycloneive_lcell_comb            cout          Out     0.066     8.297       -         
un1_result_c_sip_sip_sip_0_carry_26     Net                              -             -       0.000     -           1         
result_RNIINIQ9[27]                     cycloneive_lcell_comb            cin           In      -         8.297       -         
result_RNIINIQ9[27]                     cycloneive_lcell_comb            cout          Out     0.066     8.363       -         
un1_result_c_sip_sip_sip_0_carry_27     Net                              -             -       0.000     -           1         
result_RNIJRPR9[28]                     cycloneive_lcell_comb            cin           In      -         8.363       -         
result_RNIJRPR9[28]                     cycloneive_lcell_comb            cout          Out     0.066     8.429       -         
un1_result_c_sip_sip_sip_0_carry_28     Net                              -             -       0.000     -           1         
result_RNIL01T9[29]                     cycloneive_lcell_comb            cin           In      -         8.429       -         
result_RNIL01T9[29]                     cycloneive_lcell_comb            cout          Out     0.066     8.495       -         
un1_result_c_sip_sip_sip_0_carry_29     Net                              -             -       0.000     -           1         
result_RNIFU8U9[30]                     cycloneive_lcell_comb            cin           In      -         8.495       -         
result_RNIFU8U9[30]                     cycloneive_lcell_comb            cout          Out     0.066     8.561       -         
un1_result_c_sip_sip_sip_0_carry_30     Net                              -             -       0.000     -           1         
result_RNO_2[31]                        cycloneive_lcell_comb            cin           In      -         8.561       -         
result_RNO_2[31]                        cycloneive_lcell_comb            combout       Out     0.000     8.561       -         
un1_result_c_sip_sip_sip_0_add31        Net                              -             -       0.652     -           1         
result_RNO_1[31]                        cycloneive_lcell_comb            datab         In      -         9.212       -         
result_RNO_1[31]                        cycloneive_lcell_comb            combout       Out     0.443     9.655       -         
un1_result_c_sip_sip_sip_4_add31        Net                              -             -       0.652     -           1         
result_RNO_0[31]                        cycloneive_lcell_comb            datab         In      -         10.307      -         
result_RNO_0[31]                        cycloneive_lcell_comb            combout       Out     0.443     10.750      -         
un1_result_c_sip_sip_sip_6_add31        Net                              -             -       0.652     -           1         
result_RNO[31]                          cycloneive_lcell_comb            datab         In      -         11.402      -         
result_RNO[31]                          cycloneive_lcell_comb            combout       Out     0.443     11.845      -         
un1_result_c_sip_sip_sip_add31          Net                              -             -       0.000     -           1         
result[31]                              dffeas                           d             In      -         11.845      -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.318 is 8.102(71.6%) logic and 3.216(28.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      9.620
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.147

    - Propagation time:                      11.232
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.698

    Number of logic level(s):                36
    Starting point:                          operands_s\[0\][7] / q
    Ending point:                            result[31] / d
    The start point is clocked by            fc|clock [rising] on pin clk
    The end   point is clocked by            fc|clock [rising] on pin clk

Instance / Net                                                           Pin           Pin               Arrival     No. of    
Name                                    Type                             Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
operands_s\[0\][7]                      dffeas                           q             Out     0.232     0.845       -         
operands_s\[0\][7]                      Net                              -             -       0.326     -           1         
un1_weights_s\[1\]_muladd_0[15:0]       fc_SYN_MULT_ADD_1_8_8_16_0_2     datab[0]      In      -         1.171       -         
un1_weights_s\[1\]_muladd_0[15:0]       fc_SYN_MULT_ADD_1_8_8_16_0_2     result[0]     Out     3.966     5.137       -         
result_1[0]                             Net                              -             -       0.935     -           1         
un1_result_c_sip_sip_sip_0_add0         cycloneive_lcell_comb            datab         In      -         6.072       -         
un1_result_c_sip_sip_sip_0_add0         cycloneive_lcell_comb            cout          Out     0.509     6.581       -         
un1_result_c_sip_sip_sip_0_carry_0      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add1         cycloneive_lcell_comb            cin           In      -         6.581       -         
un1_result_c_sip_sip_sip_0_add1         cycloneive_lcell_comb            combout       Out     0.000     6.581       -         
un1_result_c_sip_sip_sip_0_add1         Net                              -             -       0.652     -           1         
un1_result_c_sip_sip_sip_4_add1         cycloneive_lcell_comb            datab         In      -         7.232       -         
un1_result_c_sip_sip_sip_4_add1         cycloneive_lcell_comb            cout          Out     0.509     7.741       -         
un1_result_c_sip_sip_sip_4_carry_1      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add2         cycloneive_lcell_comb            cin           In      -         7.741       -         
un1_result_c_sip_sip_sip_4_add2         cycloneive_lcell_comb            cout          Out     0.066     7.807       -         
un1_result_c_sip_sip_sip_4_carry_2      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add3         cycloneive_lcell_comb            cin           In      -         7.807       -         
un1_result_c_sip_sip_sip_4_add3         cycloneive_lcell_comb            cout          Out     0.066     7.873       -         
un1_result_c_sip_sip_sip_4_carry_3      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add4         cycloneive_lcell_comb            cin           In      -         7.873       -         
un1_result_c_sip_sip_sip_4_add4         cycloneive_lcell_comb            cout          Out     0.066     7.939       -         
un1_result_c_sip_sip_sip_4_carry_4      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add5         cycloneive_lcell_comb            cin           In      -         7.939       -         
un1_result_c_sip_sip_sip_4_add5         cycloneive_lcell_comb            cout          Out     0.066     8.005       -         
un1_result_c_sip_sip_sip_4_carry_5      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add6         cycloneive_lcell_comb            cin           In      -         8.005       -         
un1_result_c_sip_sip_sip_4_add6         cycloneive_lcell_comb            cout          Out     0.066     8.071       -         
un1_result_c_sip_sip_sip_4_carry_6      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add7         cycloneive_lcell_comb            cin           In      -         8.071       -         
un1_result_c_sip_sip_sip_4_add7         cycloneive_lcell_comb            cout          Out     0.066     8.137       -         
un1_result_c_sip_sip_sip_4_carry_7      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add8         cycloneive_lcell_comb            cin           In      -         8.137       -         
un1_result_c_sip_sip_sip_4_add8         cycloneive_lcell_comb            cout          Out     0.066     8.203       -         
un1_result_c_sip_sip_sip_4_carry_8      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add9         cycloneive_lcell_comb            cin           In      -         8.203       -         
un1_result_c_sip_sip_sip_4_add9         cycloneive_lcell_comb            cout          Out     0.066     8.269       -         
un1_result_c_sip_sip_sip_4_carry_9      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add10        cycloneive_lcell_comb            cin           In      -         8.269       -         
un1_result_c_sip_sip_sip_4_add10        cycloneive_lcell_comb            cout          Out     0.066     8.335       -         
un1_result_c_sip_sip_sip_4_carry_10     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add11        cycloneive_lcell_comb            cin           In      -         8.335       -         
un1_result_c_sip_sip_sip_4_add11        cycloneive_lcell_comb            cout          Out     0.066     8.401       -         
un1_result_c_sip_sip_sip_4_carry_11     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add12        cycloneive_lcell_comb            cin           In      -         8.401       -         
un1_result_c_sip_sip_sip_4_add12        cycloneive_lcell_comb            cout          Out     0.066     8.467       -         
un1_result_c_sip_sip_sip_4_carry_12     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add13        cycloneive_lcell_comb            cin           In      -         8.467       -         
un1_result_c_sip_sip_sip_4_add13        cycloneive_lcell_comb            cout          Out     0.066     8.533       -         
un1_result_c_sip_sip_sip_4_carry_13     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add14        cycloneive_lcell_comb            cin           In      -         8.533       -         
un1_result_c_sip_sip_sip_4_add14        cycloneive_lcell_comb            cout          Out     0.066     8.599       -         
un1_result_c_sip_sip_sip_4_carry_14     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add15        cycloneive_lcell_comb            cin           In      -         8.599       -         
un1_result_c_sip_sip_sip_4_add15        cycloneive_lcell_comb            cout          Out     0.066     8.665       -         
un1_result_c_sip_sip_sip_4_carry_15     Net                              -             -       0.000     -           1         
result_RNIEBP6I5[16]                    cycloneive_lcell_comb            cin           In      -         8.665       -         
result_RNIEBP6I5[16]                    cycloneive_lcell_comb            cout          Out     0.066     8.731       -         
un1_result_c_sip_sip_sip_4_carry_16     Net                              -             -       0.000     -           1         
result_RNIR28LR5[17]                    cycloneive_lcell_comb            cin           In      -         8.731       -         
result_RNIR28LR5[17]                    cycloneive_lcell_comb            cout          Out     0.066     8.797       -         
un1_result_c_sip_sip_sip_4_carry_17     Net                              -             -       0.000     -           1         
result_RNI8SS456[18]                    cycloneive_lcell_comb            cin           In      -         8.797       -         
result_RNI8SS456[18]                    cycloneive_lcell_comb            cout          Out     0.066     8.863       -         
un1_result_c_sip_sip_sip_4_carry_18     Net                              -             -       0.000     -           1         
result_RNIMONLE6[19]                    cycloneive_lcell_comb            cin           In      -         8.863       -         
result_RNIMONLE6[19]                    cycloneive_lcell_comb            cout          Out     0.066     8.929       -         
un1_result_c_sip_sip_sip_4_carry_19     Net                              -             -       0.000     -           1         
result_RNITGP7O6[20]                    cycloneive_lcell_comb            cin           In      -         8.929       -         
result_RNITGP7O6[20]                    cycloneive_lcell_comb            cout          Out     0.066     8.995       -         
un1_result_c_sip_sip_sip_4_carry_20     Net                              -             -       0.000     -           1         
result_RNIU52R17[21]                    cycloneive_lcell_comb            cin           In      -         8.995       -         
result_RNIU52R17[21]                    cycloneive_lcell_comb            cout          Out     0.066     9.061       -         
un1_result_c_sip_sip_sip_4_carry_21     Net                              -             -       0.000     -           1         
result_RNIQOHFB7[22]                    cycloneive_lcell_comb            cin           In      -         9.061       -         
result_RNIQOHFB7[22]                    cycloneive_lcell_comb            cout          Out     0.066     9.127       -         
un1_result_c_sip_sip_sip_4_carry_22     Net                              -             -       0.000     -           1         
result_RNIIA85L7[23]                    cycloneive_lcell_comb            cin           In      -         9.127       -         
result_RNIIA85L7[23]                    cycloneive_lcell_comb            cout          Out     0.066     9.193       -         
un1_result_c_sip_sip_sip_4_carry_23     Net                              -             -       0.000     -           1         
result_RNI7S5SU7[24]                    cycloneive_lcell_comb            cin           In      -         9.193       -         
result_RNI7S5SU7[24]                    cycloneive_lcell_comb            cout          Out     0.066     9.259       -         
un1_result_c_sip_sip_sip_4_carry_24     Net                              -             -       0.000     -           1         
result_RNIQEAK88[25]                    cycloneive_lcell_comb            cin           In      -         9.259       -         
result_RNIQEAK88[25]                    cycloneive_lcell_comb            cout          Out     0.066     9.325       -         
un1_result_c_sip_sip_sip_4_carry_25     Net                              -             -       0.000     -           1         
result_RNIC3MDI8[26]                    cycloneive_lcell_comb            cin           In      -         9.325       -         
result_RNIC3MDI8[26]                    cycloneive_lcell_comb            cout          Out     0.066     9.391       -         
un1_result_c_sip_sip_sip_4_carry_26     Net                              -             -       0.000     -           1         
result_RNIUQ88S8[27]                    cycloneive_lcell_comb            cin           In      -         9.391       -         
result_RNIUQ88S8[27]                    cycloneive_lcell_comb            cout          Out     0.066     9.457       -         
un1_result_c_sip_sip_sip_4_carry_27     Net                              -             -       0.000     -           1         
result_RNIHM2469[28]                    cycloneive_lcell_comb            cin           In      -         9.457       -         
result_RNIHM2469[28]                    cycloneive_lcell_comb            cout          Out     0.066     9.523       -         
un1_result_c_sip_sip_sip_4_carry_28     Net                              -             -       0.000     -           1         
result_RNI6N31G9[29]                    cycloneive_lcell_comb            cin           In      -         9.523       -         
result_RNI6N31G9[29]                    cycloneive_lcell_comb            cout          Out     0.066     9.589       -         
un1_result_c_sip_sip_sip_4_carry_29     Net                              -             -       0.000     -           1         
result_RNILLCVP9[30]                    cycloneive_lcell_comb            cin           In      -         9.589       -         
result_RNILLCVP9[30]                    cycloneive_lcell_comb            cout          Out     0.066     9.655       -         
un1_result_c_sip_sip_sip_4_carry_30     Net                              -             -       0.000     -           1         
result_RNO_1[31]                        cycloneive_lcell_comb            cin           In      -         9.655       -         
result_RNO_1[31]                        cycloneive_lcell_comb            combout       Out     0.000     9.655       -         
un1_result_c_sip_sip_sip_4_add31        Net                              -             -       0.652     -           1         
result_RNO_0[31]                        cycloneive_lcell_comb            datab         In      -         10.307      -         
result_RNO_0[31]                        cycloneive_lcell_comb            combout       Out     0.443     10.750      -         
un1_result_c_sip_sip_sip_6_add31        Net                              -             -       0.652     -           1         
result_RNO[31]                          cycloneive_lcell_comb            datab         In      -         11.402      -         
result_RNO[31]                          cycloneive_lcell_comb            combout       Out     0.443     11.845      -         
un1_result_c_sip_sip_sip_add31          Net                              -             -       0.000     -           1         
result[31]                              dffeas                           d             In      -         11.845      -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.318 is 8.102(71.6%) logic and 3.216(28.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      9.620
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.147

    - Propagation time:                      11.232
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.698

    Number of logic level(s):                36
    Starting point:                          operands_s\[0\][7] / q
    Ending point:                            result[31] / d
    The start point is clocked by            fc|clock [rising] on pin clk
    The end   point is clocked by            fc|clock [rising] on pin clk

Instance / Net                                                           Pin           Pin               Arrival     No. of    
Name                                    Type                             Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
operands_s\[0\][7]                      dffeas                           q             Out     0.232     0.845       -         
operands_s\[0\][7]                      Net                              -             -       0.326     -           1         
un1_weights_s\[1\]_muladd_0[15:0]       fc_SYN_MULT_ADD_1_8_8_16_0_2     datab[0]      In      -         1.171       -         
un1_weights_s\[1\]_muladd_0[15:0]       fc_SYN_MULT_ADD_1_8_8_16_0_2     result[0]     Out     3.966     5.137       -         
result_1[0]                             Net                              -             -       0.935     -           1         
un1_result_c_sip_sip_sip_0_add0         cycloneive_lcell_comb            datab         In      -         6.072       -         
un1_result_c_sip_sip_sip_0_add0         cycloneive_lcell_comb            cout          Out     0.509     6.581       -         
un1_result_c_sip_sip_sip_0_carry_0      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add1         cycloneive_lcell_comb            cin           In      -         6.581       -         
un1_result_c_sip_sip_sip_0_add1         cycloneive_lcell_comb            cout          Out     0.066     6.647       -         
un1_result_c_sip_sip_sip_0_carry_1      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add2         cycloneive_lcell_comb            cin           In      -         6.647       -         
un1_result_c_sip_sip_sip_0_add2         cycloneive_lcell_comb            combout       Out     0.000     6.647       -         
un1_result_c_sip_sip_sip_0_add2         Net                              -             -       0.652     -           1         
un1_result_c_sip_sip_sip_4_add2         cycloneive_lcell_comb            datab         In      -         7.298       -         
un1_result_c_sip_sip_sip_4_add2         cycloneive_lcell_comb            cout          Out     0.509     7.807       -         
un1_result_c_sip_sip_sip_4_carry_2      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add3         cycloneive_lcell_comb            cin           In      -         7.807       -         
un1_result_c_sip_sip_sip_4_add3         cycloneive_lcell_comb            cout          Out     0.066     7.873       -         
un1_result_c_sip_sip_sip_4_carry_3      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add4         cycloneive_lcell_comb            cin           In      -         7.873       -         
un1_result_c_sip_sip_sip_4_add4         cycloneive_lcell_comb            cout          Out     0.066     7.939       -         
un1_result_c_sip_sip_sip_4_carry_4      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add5         cycloneive_lcell_comb            cin           In      -         7.939       -         
un1_result_c_sip_sip_sip_4_add5         cycloneive_lcell_comb            cout          Out     0.066     8.005       -         
un1_result_c_sip_sip_sip_4_carry_5      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add6         cycloneive_lcell_comb            cin           In      -         8.005       -         
un1_result_c_sip_sip_sip_4_add6         cycloneive_lcell_comb            cout          Out     0.066     8.071       -         
un1_result_c_sip_sip_sip_4_carry_6      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add7         cycloneive_lcell_comb            cin           In      -         8.071       -         
un1_result_c_sip_sip_sip_4_add7         cycloneive_lcell_comb            cout          Out     0.066     8.137       -         
un1_result_c_sip_sip_sip_4_carry_7      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add8         cycloneive_lcell_comb            cin           In      -         8.137       -         
un1_result_c_sip_sip_sip_4_add8         cycloneive_lcell_comb            cout          Out     0.066     8.203       -         
un1_result_c_sip_sip_sip_4_carry_8      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add9         cycloneive_lcell_comb            cin           In      -         8.203       -         
un1_result_c_sip_sip_sip_4_add9         cycloneive_lcell_comb            cout          Out     0.066     8.269       -         
un1_result_c_sip_sip_sip_4_carry_9      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add10        cycloneive_lcell_comb            cin           In      -         8.269       -         
un1_result_c_sip_sip_sip_4_add10        cycloneive_lcell_comb            cout          Out     0.066     8.335       -         
un1_result_c_sip_sip_sip_4_carry_10     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add11        cycloneive_lcell_comb            cin           In      -         8.335       -         
un1_result_c_sip_sip_sip_4_add11        cycloneive_lcell_comb            cout          Out     0.066     8.401       -         
un1_result_c_sip_sip_sip_4_carry_11     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add12        cycloneive_lcell_comb            cin           In      -         8.401       -         
un1_result_c_sip_sip_sip_4_add12        cycloneive_lcell_comb            cout          Out     0.066     8.467       -         
un1_result_c_sip_sip_sip_4_carry_12     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add13        cycloneive_lcell_comb            cin           In      -         8.467       -         
un1_result_c_sip_sip_sip_4_add13        cycloneive_lcell_comb            cout          Out     0.066     8.533       -         
un1_result_c_sip_sip_sip_4_carry_13     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add14        cycloneive_lcell_comb            cin           In      -         8.533       -         
un1_result_c_sip_sip_sip_4_add14        cycloneive_lcell_comb            cout          Out     0.066     8.599       -         
un1_result_c_sip_sip_sip_4_carry_14     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add15        cycloneive_lcell_comb            cin           In      -         8.599       -         
un1_result_c_sip_sip_sip_4_add15        cycloneive_lcell_comb            cout          Out     0.066     8.665       -         
un1_result_c_sip_sip_sip_4_carry_15     Net                              -             -       0.000     -           1         
result_RNIEBP6I5[16]                    cycloneive_lcell_comb            cin           In      -         8.665       -         
result_RNIEBP6I5[16]                    cycloneive_lcell_comb            cout          Out     0.066     8.731       -         
un1_result_c_sip_sip_sip_4_carry_16     Net                              -             -       0.000     -           1         
result_RNIR28LR5[17]                    cycloneive_lcell_comb            cin           In      -         8.731       -         
result_RNIR28LR5[17]                    cycloneive_lcell_comb            cout          Out     0.066     8.797       -         
un1_result_c_sip_sip_sip_4_carry_17     Net                              -             -       0.000     -           1         
result_RNI8SS456[18]                    cycloneive_lcell_comb            cin           In      -         8.797       -         
result_RNI8SS456[18]                    cycloneive_lcell_comb            cout          Out     0.066     8.863       -         
un1_result_c_sip_sip_sip_4_carry_18     Net                              -             -       0.000     -           1         
result_RNIMONLE6[19]                    cycloneive_lcell_comb            cin           In      -         8.863       -         
result_RNIMONLE6[19]                    cycloneive_lcell_comb            cout          Out     0.066     8.929       -         
un1_result_c_sip_sip_sip_4_carry_19     Net                              -             -       0.000     -           1         
result_RNITGP7O6[20]                    cycloneive_lcell_comb            cin           In      -         8.929       -         
result_RNITGP7O6[20]                    cycloneive_lcell_comb            cout          Out     0.066     8.995       -         
un1_result_c_sip_sip_sip_4_carry_20     Net                              -             -       0.000     -           1         
result_RNIU52R17[21]                    cycloneive_lcell_comb            cin           In      -         8.995       -         
result_RNIU52R17[21]                    cycloneive_lcell_comb            cout          Out     0.066     9.061       -         
un1_result_c_sip_sip_sip_4_carry_21     Net                              -             -       0.000     -           1         
result_RNIQOHFB7[22]                    cycloneive_lcell_comb            cin           In      -         9.061       -         
result_RNIQOHFB7[22]                    cycloneive_lcell_comb            cout          Out     0.066     9.127       -         
un1_result_c_sip_sip_sip_4_carry_22     Net                              -             -       0.000     -           1         
result_RNIIA85L7[23]                    cycloneive_lcell_comb            cin           In      -         9.127       -         
result_RNIIA85L7[23]                    cycloneive_lcell_comb            cout          Out     0.066     9.193       -         
un1_result_c_sip_sip_sip_4_carry_23     Net                              -             -       0.000     -           1         
result_RNI7S5SU7[24]                    cycloneive_lcell_comb            cin           In      -         9.193       -         
result_RNI7S5SU7[24]                    cycloneive_lcell_comb            cout          Out     0.066     9.259       -         
un1_result_c_sip_sip_sip_4_carry_24     Net                              -             -       0.000     -           1         
result_RNIQEAK88[25]                    cycloneive_lcell_comb            cin           In      -         9.259       -         
result_RNIQEAK88[25]                    cycloneive_lcell_comb            cout          Out     0.066     9.325       -         
un1_result_c_sip_sip_sip_4_carry_25     Net                              -             -       0.000     -           1         
result_RNIC3MDI8[26]                    cycloneive_lcell_comb            cin           In      -         9.325       -         
result_RNIC3MDI8[26]                    cycloneive_lcell_comb            cout          Out     0.066     9.391       -         
un1_result_c_sip_sip_sip_4_carry_26     Net                              -             -       0.000     -           1         
result_RNIUQ88S8[27]                    cycloneive_lcell_comb            cin           In      -         9.391       -         
result_RNIUQ88S8[27]                    cycloneive_lcell_comb            cout          Out     0.066     9.457       -         
un1_result_c_sip_sip_sip_4_carry_27     Net                              -             -       0.000     -           1         
result_RNIHM2469[28]                    cycloneive_lcell_comb            cin           In      -         9.457       -         
result_RNIHM2469[28]                    cycloneive_lcell_comb            cout          Out     0.066     9.523       -         
un1_result_c_sip_sip_sip_4_carry_28     Net                              -             -       0.000     -           1         
result_RNI6N31G9[29]                    cycloneive_lcell_comb            cin           In      -         9.523       -         
result_RNI6N31G9[29]                    cycloneive_lcell_comb            cout          Out     0.066     9.589       -         
un1_result_c_sip_sip_sip_4_carry_29     Net                              -             -       0.000     -           1         
result_RNILLCVP9[30]                    cycloneive_lcell_comb            cin           In      -         9.589       -         
result_RNILLCVP9[30]                    cycloneive_lcell_comb            cout          Out     0.066     9.655       -         
un1_result_c_sip_sip_sip_4_carry_30     Net                              -             -       0.000     -           1         
result_RNO_1[31]                        cycloneive_lcell_comb            cin           In      -         9.655       -         
result_RNO_1[31]                        cycloneive_lcell_comb            combout       Out     0.000     9.655       -         
un1_result_c_sip_sip_sip_4_add31        Net                              -             -       0.652     -           1         
result_RNO_0[31]                        cycloneive_lcell_comb            datab         In      -         10.307      -         
result_RNO_0[31]                        cycloneive_lcell_comb            combout       Out     0.443     10.750      -         
un1_result_c_sip_sip_sip_6_add31        Net                              -             -       0.652     -           1         
result_RNO[31]                          cycloneive_lcell_comb            datab         In      -         11.402      -         
result_RNO[31]                          cycloneive_lcell_comb            combout       Out     0.443     11.845      -         
un1_result_c_sip_sip_sip_add31          Net                              -             -       0.000     -           1         
result[31]                              dffeas                           d             In      -         11.845      -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.318 is 8.102(71.6%) logic and 3.216(28.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      9.620
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.147

    - Propagation time:                      11.232
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.698

    Number of logic level(s):                36
    Starting point:                          operands_s\[0\][7] / q
    Ending point:                            result[31] / d
    The start point is clocked by            fc|clock [rising] on pin clk
    The end   point is clocked by            fc|clock [rising] on pin clk

Instance / Net                                                           Pin           Pin               Arrival     No. of    
Name                                    Type                             Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
operands_s\[0\][7]                      dffeas                           q             Out     0.232     0.845       -         
operands_s\[0\][7]                      Net                              -             -       0.326     -           1         
un1_weights_s\[1\]_muladd_0[15:0]       fc_SYN_MULT_ADD_1_8_8_16_0_2     datab[0]      In      -         1.171       -         
un1_weights_s\[1\]_muladd_0[15:0]       fc_SYN_MULT_ADD_1_8_8_16_0_2     result[0]     Out     3.966     5.137       -         
result_1[0]                             Net                              -             -       0.935     -           1         
un1_result_c_sip_sip_sip_0_add0         cycloneive_lcell_comb            datab         In      -         6.072       -         
un1_result_c_sip_sip_sip_0_add0         cycloneive_lcell_comb            cout          Out     0.509     6.581       -         
un1_result_c_sip_sip_sip_0_carry_0      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add1         cycloneive_lcell_comb            cin           In      -         6.581       -         
un1_result_c_sip_sip_sip_0_add1         cycloneive_lcell_comb            cout          Out     0.066     6.647       -         
un1_result_c_sip_sip_sip_0_carry_1      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add2         cycloneive_lcell_comb            cin           In      -         6.647       -         
un1_result_c_sip_sip_sip_0_add2         cycloneive_lcell_comb            cout          Out     0.066     6.713       -         
un1_result_c_sip_sip_sip_0_carry_2      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_0_add3         cycloneive_lcell_comb            cin           In      -         6.713       -         
un1_result_c_sip_sip_sip_0_add3         cycloneive_lcell_comb            combout       Out     0.000     6.713       -         
un1_result_c_sip_sip_sip_0_add3         Net                              -             -       0.652     -           1         
un1_result_c_sip_sip_sip_4_add3         cycloneive_lcell_comb            datab         In      -         7.364       -         
un1_result_c_sip_sip_sip_4_add3         cycloneive_lcell_comb            cout          Out     0.509     7.873       -         
un1_result_c_sip_sip_sip_4_carry_3      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add4         cycloneive_lcell_comb            cin           In      -         7.873       -         
un1_result_c_sip_sip_sip_4_add4         cycloneive_lcell_comb            cout          Out     0.066     7.939       -         
un1_result_c_sip_sip_sip_4_carry_4      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add5         cycloneive_lcell_comb            cin           In      -         7.939       -         
un1_result_c_sip_sip_sip_4_add5         cycloneive_lcell_comb            cout          Out     0.066     8.005       -         
un1_result_c_sip_sip_sip_4_carry_5      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add6         cycloneive_lcell_comb            cin           In      -         8.005       -         
un1_result_c_sip_sip_sip_4_add6         cycloneive_lcell_comb            cout          Out     0.066     8.071       -         
un1_result_c_sip_sip_sip_4_carry_6      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add7         cycloneive_lcell_comb            cin           In      -         8.071       -         
un1_result_c_sip_sip_sip_4_add7         cycloneive_lcell_comb            cout          Out     0.066     8.137       -         
un1_result_c_sip_sip_sip_4_carry_7      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add8         cycloneive_lcell_comb            cin           In      -         8.137       -         
un1_result_c_sip_sip_sip_4_add8         cycloneive_lcell_comb            cout          Out     0.066     8.203       -         
un1_result_c_sip_sip_sip_4_carry_8      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add9         cycloneive_lcell_comb            cin           In      -         8.203       -         
un1_result_c_sip_sip_sip_4_add9         cycloneive_lcell_comb            cout          Out     0.066     8.269       -         
un1_result_c_sip_sip_sip_4_carry_9      Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add10        cycloneive_lcell_comb            cin           In      -         8.269       -         
un1_result_c_sip_sip_sip_4_add10        cycloneive_lcell_comb            cout          Out     0.066     8.335       -         
un1_result_c_sip_sip_sip_4_carry_10     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add11        cycloneive_lcell_comb            cin           In      -         8.335       -         
un1_result_c_sip_sip_sip_4_add11        cycloneive_lcell_comb            cout          Out     0.066     8.401       -         
un1_result_c_sip_sip_sip_4_carry_11     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add12        cycloneive_lcell_comb            cin           In      -         8.401       -         
un1_result_c_sip_sip_sip_4_add12        cycloneive_lcell_comb            cout          Out     0.066     8.467       -         
un1_result_c_sip_sip_sip_4_carry_12     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add13        cycloneive_lcell_comb            cin           In      -         8.467       -         
un1_result_c_sip_sip_sip_4_add13        cycloneive_lcell_comb            cout          Out     0.066     8.533       -         
un1_result_c_sip_sip_sip_4_carry_13     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add14        cycloneive_lcell_comb            cin           In      -         8.533       -         
un1_result_c_sip_sip_sip_4_add14        cycloneive_lcell_comb            cout          Out     0.066     8.599       -         
un1_result_c_sip_sip_sip_4_carry_14     Net                              -             -       0.000     -           1         
un1_result_c_sip_sip_sip_4_add15        cycloneive_lcell_comb            cin           In      -         8.599       -         
un1_result_c_sip_sip_sip_4_add15        cycloneive_lcell_comb            cout          Out     0.066     8.665       -         
un1_result_c_sip_sip_sip_4_carry_15     Net                              -             -       0.000     -           1         
result_RNIEBP6I5[16]                    cycloneive_lcell_comb            cin           In      -         8.665       -         
result_RNIEBP6I5[16]                    cycloneive_lcell_comb            cout          Out     0.066     8.731       -         
un1_result_c_sip_sip_sip_4_carry_16     Net                              -             -       0.000     -           1         
result_RNIR28LR5[17]                    cycloneive_lcell_comb            cin           In      -         8.731       -         
result_RNIR28LR5[17]                    cycloneive_lcell_comb            cout          Out     0.066     8.797       -         
un1_result_c_sip_sip_sip_4_carry_17     Net                              -             -       0.000     -           1         
result_RNI8SS456[18]                    cycloneive_lcell_comb            cin           In      -         8.797       -         
result_RNI8SS456[18]                    cycloneive_lcell_comb            cout          Out     0.066     8.863       -         
un1_result_c_sip_sip_sip_4_carry_18     Net                              -             -       0.000     -           1         
result_RNIMONLE6[19]                    cycloneive_lcell_comb            cin           In      -         8.863       -         
result_RNIMONLE6[19]                    cycloneive_lcell_comb            cout          Out     0.066     8.929       -         
un1_result_c_sip_sip_sip_4_carry_19     Net                              -             -       0.000     -           1         
result_RNITGP7O6[20]                    cycloneive_lcell_comb            cin           In      -         8.929       -         
result_RNITGP7O6[20]                    cycloneive_lcell_comb            cout          Out     0.066     8.995       -         
un1_result_c_sip_sip_sip_4_carry_20     Net                              -             -       0.000     -           1         
result_RNIU52R17[21]                    cycloneive_lcell_comb            cin           In      -         8.995       -         
result_RNIU52R17[21]                    cycloneive_lcell_comb            cout          Out     0.066     9.061       -         
un1_result_c_sip_sip_sip_4_carry_21     Net                              -             -       0.000     -           1         
result_RNIQOHFB7[22]                    cycloneive_lcell_comb            cin           In      -         9.061       -         
result_RNIQOHFB7[22]                    cycloneive_lcell_comb            cout          Out     0.066     9.127       -         
un1_result_c_sip_sip_sip_4_carry_22     Net                              -             -       0.000     -           1         
result_RNIIA85L7[23]                    cycloneive_lcell_comb            cin           In      -         9.127       -         
result_RNIIA85L7[23]                    cycloneive_lcell_comb            cout          Out     0.066     9.193       -         
un1_result_c_sip_sip_sip_4_carry_23     Net                              -             -       0.000     -           1         
result_RNI7S5SU7[24]                    cycloneive_lcell_comb            cin           In      -         9.193       -         
result_RNI7S5SU7[24]                    cycloneive_lcell_comb            cout          Out     0.066     9.259       -         
un1_result_c_sip_sip_sip_4_carry_24     Net                              -             -       0.000     -           1         
result_RNIQEAK88[25]                    cycloneive_lcell_comb            cin           In      -         9.259       -         
result_RNIQEAK88[25]                    cycloneive_lcell_comb            cout          Out     0.066     9.325       -         
un1_result_c_sip_sip_sip_4_carry_25     Net                              -             -       0.000     -           1         
result_RNIC3MDI8[26]                    cycloneive_lcell_comb            cin           In      -         9.325       -         
result_RNIC3MDI8[26]                    cycloneive_lcell_comb            cout          Out     0.066     9.391       -         
un1_result_c_sip_sip_sip_4_carry_26     Net                              -             -       0.000     -           1         
result_RNIUQ88S8[27]                    cycloneive_lcell_comb            cin           In      -         9.391       -         
result_RNIUQ88S8[27]                    cycloneive_lcell_comb            cout          Out     0.066     9.457       -         
un1_result_c_sip_sip_sip_4_carry_27     Net                              -             -       0.000     -           1         
result_RNIHM2469[28]                    cycloneive_lcell_comb            cin           In      -         9.457       -         
result_RNIHM2469[28]                    cycloneive_lcell_comb            cout          Out     0.066     9.523       -         
un1_result_c_sip_sip_sip_4_carry_28     Net                              -             -       0.000     -           1         
result_RNI6N31G9[29]                    cycloneive_lcell_comb            cin           In      -         9.523       -         
result_RNI6N31G9[29]                    cycloneive_lcell_comb            cout          Out     0.066     9.589       -         
un1_result_c_sip_sip_sip_4_carry_29     Net                              -             -       0.000     -           1         
result_RNILLCVP9[30]                    cycloneive_lcell_comb            cin           In      -         9.589       -         
result_RNILLCVP9[30]                    cycloneive_lcell_comb            cout          Out     0.066     9.655       -         
un1_result_c_sip_sip_sip_4_carry_30     Net                              -             -       0.000     -           1         
result_RNO_1[31]                        cycloneive_lcell_comb            cin           In      -         9.655       -         
result_RNO_1[31]                        cycloneive_lcell_comb            combout       Out     0.000     9.655       -         
un1_result_c_sip_sip_sip_4_add31        Net                              -             -       0.652     -           1         
result_RNO_0[31]                        cycloneive_lcell_comb            datab         In      -         10.307      -         
result_RNO_0[31]                        cycloneive_lcell_comb            combout       Out     0.443     10.750      -         
un1_result_c_sip_sip_sip_6_add31        Net                              -             -       0.652     -           1         
result_RNO[31]                          cycloneive_lcell_comb            datab         In      -         11.402      -         
result_RNO[31]                          cycloneive_lcell_comb            combout       Out     0.443     11.845      -         
un1_result_c_sip_sip_sip_add31          Net                              -             -       0.000     -           1         
result[31]                              dffeas                           d             In      -         11.845      -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.318 is 8.102(71.6%) logic and 3.216(28.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
<a name=clockReport30></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack31></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                                      Arrival          
Instance               Reference     Type            Pin      Net                    Time        Slack
                       Clock                                                                          
------------------------------------------------------------------------------------------------------
operands_c\[0\][7]     System        SYNLPM_LAT1     Q[0]     operands_c\[0\][7]     0.845       7.896
weights_c\[0\][7]      System        SYNLPM_LAT1     Q[0]     weights_c\[0\][7]      0.845       7.896
operands_c\[0\][0]     System        SYNLPM_LAT1     Q[0]     operands_c\[0\][0]     0.845       7.904
operands_c\[0\][1]     System        SYNLPM_LAT1     Q[0]     operands_c\[0\][1]     0.845       7.904
operands_c\[0\][2]     System        SYNLPM_LAT1     Q[0]     operands_c\[0\][2]     0.845       7.904
operands_c\[0\][3]     System        SYNLPM_LAT1     Q[0]     operands_c\[0\][3]     0.845       7.904
operands_c\[0\][4]     System        SYNLPM_LAT1     Q[0]     operands_c\[0\][4]     0.845       7.904
operands_c\[0\][5]     System        SYNLPM_LAT1     Q[0]     operands_c\[0\][5]     0.845       7.904
operands_c\[0\][6]     System        SYNLPM_LAT1     Q[0]     operands_c\[0\][6]     0.845       7.904
operands_c\[2\][0]     System        SYNLPM_LAT1     Q[0]     operands_c\[2\][0]     0.845       7.904
======================================================================================================


<a name=endingSlack32></a>Ending Points with Worst Slack</a>
******************************

                                      Starting                                                                           Required          
Instance                              Reference     Type                             Pin          Net                    Time         Slack
                                      Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------
un1_weights_s\[0\]_muladd_0[15:0]     System        fc_SYN_MULT_ADD_1_8_8_16_0_1     dataa[7]     weights_c\[0\][7]      9.074        7.896
un1_weights_s\[0\]_muladd_0[15:0]     System        fc_SYN_MULT_ADD_1_8_8_16_0_1     datab[7]     operands_c\[0\][7]     9.074        7.896
un1_weights_s\[0\]_muladd_0[15:0]     System        fc_SYN_MULT_ADD_1_8_8_16_0_1     dataa[0]     weights_c\[0\][0]      9.074        7.904
un1_weights_s\[0\]_muladd_0[15:0]     System        fc_SYN_MULT_ADD_1_8_8_16_0_1     dataa[1]     weights_c\[0\][1]      9.074        7.904
un1_weights_s\[0\]_muladd_0[15:0]     System        fc_SYN_MULT_ADD_1_8_8_16_0_1     dataa[2]     weights_c\[0\][2]      9.074        7.904
un1_weights_s\[0\]_muladd_0[15:0]     System        fc_SYN_MULT_ADD_1_8_8_16_0_1     dataa[3]     weights_c\[0\][3]      9.074        7.904
un1_weights_s\[0\]_muladd_0[15:0]     System        fc_SYN_MULT_ADD_1_8_8_16_0_1     dataa[4]     weights_c\[0\][4]      9.074        7.904
un1_weights_s\[0\]_muladd_0[15:0]     System        fc_SYN_MULT_ADD_1_8_8_16_0_1     dataa[5]     weights_c\[0\][5]      9.074        7.904
un1_weights_s\[0\]_muladd_0[15:0]     System        fc_SYN_MULT_ADD_1_8_8_16_0_1     dataa[6]     weights_c\[0\][6]      9.074        7.904
un1_weights_s\[0\]_muladd_0[15:0]     System        fc_SYN_MULT_ADD_1_8_8_16_0_1     datab[0]     operands_c\[0\][0]     9.074        7.904
===========================================================================================================================================



<a name=worstPaths33></a>Worst Path Information</a>
<a href="/home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/fc.srr:srsf/home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/fc.srs:fp:127346:127721:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.620
    - Setup time:                            0.546
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.074

    - Propagation time:                      1.178
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.896

    Number of logic level(s):                0
    Starting point:                          operands_c\[0\][7] / Q[0]
    Ending point:                            un1_weights_s\[0\]_muladd_0[15:0] / datab[7]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            fc|clock [rising] on pin clock0

Instance / Net                                                         Pin          Pin               Arrival     No. of    
Name                                  Type                             Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
operands_c\[0\][7]                    SYNLPM_LAT1                      Q[0]         Out     0.845     0.845       -         
operands_c\[0\][7]                    Net                              -            -       0.333     -           2         
un1_weights_s\[0\]_muladd_0[15:0]     fc_SYN_MULT_ADD_1_8_8_16_0_1     datab[7]     In      -         1.178       -         
============================================================================================================================
Total path delay (propagation time + setup) of 1.724 is 1.391(80.7%) logic and 0.333(19.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 126MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 126MB)

<a name=areaReport34></a>##### START OF AREA REPORT #####[</a>
Design view:work.fc(verilog)
Selecting part EP4CE6E22A7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1715779025> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 208 of 6272 ( 3%)
Logic element usage by number of inputs
		  4 input functions 	 4
		  3 input functions 	 4
		  [=2 input functions 	 200
Logic elements by mode
		  normal mode            11
		  arithmetic mode        197
Total registers 90 of 6272 ( 1%)
I/O pins 71 of 180 (39%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_9_bit: 4
DSP Blocks:     2  (4 nine-bit DSP elements).
DSP Utilization: 13.33% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             40
Sload:           0
Sclr:            8
Total ESB:      0 bits 

LPM latches:    93

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 08:17:05 2024

###########################################################]

</pre></samp></body></html>
