
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.379697                       # Number of seconds simulated
sim_ticks                                1379697234500                       # Number of ticks simulated
final_tick                               1379697234500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 672201                       # Simulator instruction rate (inst/s)
host_op_rate                                   979985                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1854867630                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835392                       # Number of bytes of host memory used
host_seconds                                   743.83                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     728937824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           58880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       156347616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          156406496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        58880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     79840672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        79840672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          4885863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4887703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2495021                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2495021                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          113320236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113362912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        57868255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57868255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        57868255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         113320236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            171231167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4887703                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2495021                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4887703                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2495021                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              312765120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98876736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               156406496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             79840672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    748                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                950047                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      2358884                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            307920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            306338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            306206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            303420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            302784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            303037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            305809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            304029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            301635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            301584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           305227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           305916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           308695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           307717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           307970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           308668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             97472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             97047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             98050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             96054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             95453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             94900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             96459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             95233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             95324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            96544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            96305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            97083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            97198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            97537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            98216                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1378568496500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               4887703                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2495021                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4821416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  93727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  94236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  94249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  94238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  94253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  94287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  94367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1155781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.159044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.454873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.671977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       526042     45.51%     45.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       171470     14.84%     60.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56118      4.86%     65.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32983      2.85%     68.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72753      6.29%     74.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16620      1.44%     75.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37378      3.23%     79.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27859      2.41%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       214558     18.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1155781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.639598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.129956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.345720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        94191     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           29      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.395337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.376821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.798608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            75241     79.85%     79.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1230      1.31%     81.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17273     18.33%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              475      0.50%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94231                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  35124007750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            126754414000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                24434775000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7187.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25937.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       226.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4062211                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1213912                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     186728.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4332953520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2364210750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             19028435400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4999378320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          90114797760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         442425174975                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         439723302000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1002988252725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            726.965015                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 728071731500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   46070960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  605549923500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4404750840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2403385875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             19089813600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5011891200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          90114797760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         444271113135                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         438104058000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1003399810410                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            727.263312                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 725348178750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   46070960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  608273476250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2759394469                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     728937824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310589                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    843                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105501                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310589                       # number of integer instructions
system.cpu.num_fp_insts                           843                       # number of float instructions
system.cpu.num_int_register_reads          1714991297                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733141                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1319                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720629                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518979                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821783                       # number of memory refs
system.cpu.num_load_insts                   228115222                       # Number of load instructions
system.cpu.num_store_insts                   76706561                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2759394469                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073397                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024114     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115222     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706561     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937824                       # Class of executed instruction
system.cpu.dcache.tags.replacements           6094896                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4037.814043                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           298722805                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6098992                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.979045                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21908172500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4037.814043                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.985794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3088                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1225386180                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1225386180                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224630635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224630635                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     74092170                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74092170                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     298722805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        298722805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    298722805                       # number of overall hits
system.cpu.dcache.overall_hits::total       298722805                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3419064                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3419064                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2614392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2614392                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      6033456                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6033456                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6098992                       # number of overall misses
system.cpu.dcache.overall_misses::total       6098992                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 201695831500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 201695831500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 191250800500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 191250800500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 392946632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 392946632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 392946632000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 392946632000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821797                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821797                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014993                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.034083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034083                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.019798                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019798                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.020008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020008                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58991.534379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58991.534379                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73153.069815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73153.069815                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65127.951874                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65127.951874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64428.127140                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64428.127140                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2994841                       # number of writebacks
system.cpu.dcache.writebacks::total           2994841                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3419064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3419064                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2614392                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2614392                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      6033456                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6033456                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      6098992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6098992                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 198276767500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 198276767500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 188636408500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 188636408500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   4987549000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4987549000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 386913176000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 386913176000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 391900725000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 391900725000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.014993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.034083                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034083                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020008                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57991.534379                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57991.534379                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72153.069815                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72153.069815                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 76103.958130                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76103.958130                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 64127.951874                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64127.951874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 64256.638638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64256.638638                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              1189                       # number of replacements
system.cpu.icache.tags.tagsinuse           695.108474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687816731                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2074                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          331637.768081                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   695.108474                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.678817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.678817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          885                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          880                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.864258                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687820879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687820879                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687816731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687816731                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687816731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687816731                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687816731                       # number of overall hits
system.cpu.icache.overall_hits::total       687816731                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2074                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2074                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2074                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2074                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2074                       # number of overall misses
system.cpu.icache.overall_misses::total          2074                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    145544000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145544000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    145544000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145544000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    145544000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145544000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70175.506268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70175.506268                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 70175.506268                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70175.506268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 70175.506268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70175.506268                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks         1189                       # number of writebacks
system.cpu.icache.writebacks::total              1189                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2074                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2074                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2074                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2074                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2074                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2074                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    143470000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143470000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    143470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    143470000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143470000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69175.506268                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69175.506268                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69175.506268                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69175.506268                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69175.506268                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69175.506268                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4881359                       # number of replacements
system.l2.tags.tagsinuse                 30778.176216                       # Cycle average of tags in use
system.l2.tags.total_refs                     4539822                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4913783                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.923895                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              467318821500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14975.313907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         12.981627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15789.880682                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.457010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.481869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.939275                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32371                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989502                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19725325                       # Number of tag accesses
system.l2.tags.data_accesses                 19725325                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2994841                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2994841                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1189                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1189                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             243921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                243921                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                234                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         969208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            969208                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   234                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1213129                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1213363                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  234                       # number of overall hits
system.l2.overall_hits::cpu.data              1213129                       # number of overall hits
system.l2.overall_hits::total                 1213363                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          2370471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2370471                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1840                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2515392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2515392                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1840                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4885863                       # number of demand (read+write) misses
system.l2.demand_misses::total                4887703                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1840                       # number of overall misses
system.l2.overall_misses::cpu.data            4885863                       # number of overall misses
system.l2.overall_misses::total               4887703                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 182153650000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  182153650000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    137901000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    137901000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 187860732500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 187860732500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     137901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  370014382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     370152283500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    137901000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 370014382500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    370152283500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2994841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2994841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1189                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1189                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2614392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2614392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3484600                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3484600                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2074                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           6098992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6101066                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2074                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          6098992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6101066                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.906701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.906701                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.887175                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.887175                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.721860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.721860                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.887175                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.801094                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.801123                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.887175                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.801094                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.801123                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 76842.808876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76842.808876                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 74946.195652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74946.195652                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 74684.475620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74684.475620                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 74946.195652                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75731.632774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75731.337092                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 74946.195652                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75731.632774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75731.337092                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2495021                       # number of writebacks
system.l2.writebacks::total                   2495021                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       128777                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        128777                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2370471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2370471                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1840                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1840                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2515392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2515392                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4885863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4887703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4885863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4887703                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 158448940000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 158448940000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    119501000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    119501000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 162706812500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 162706812500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    119501000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 321155752500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 321275253500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    119501000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 321155752500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 321275253500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.906701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.906701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.887175                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.887175                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.721860                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.721860                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.887175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.801094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.801123                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.887175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.801094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.801123                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 66842.808876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66842.808876                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64946.195652                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64946.195652                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64684.475620                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64684.475620                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64946.195652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65731.632774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65731.337092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64946.195652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65731.632774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65731.337092                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            2517232                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2495021                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2358884                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2370471                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2370471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2517232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14629311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14629311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14629311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    236247168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    236247168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               236247168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           9741608                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9741608    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9741608                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14731655000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16127128000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     12197151                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6096085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         156231                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       156231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           3486674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5489862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1189                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5486392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2614392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2614392                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2074                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3484600                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     18292879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18298216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       104416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291002656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291107072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4881359                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         10982425                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014226                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.118420                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10826193     98.58%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 156232      1.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10982425                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7596590500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2074000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6098992000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
