TimeQuest Timing Analyzer report for cpu
Mon Jun 17 13:47:53 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'clock2'
 13. Slow Model Setup: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'
 14. Slow Model Hold: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'
 15. Slow Model Hold: 'clock'
 16. Slow Model Hold: 'clock2'
 17. Slow Model Recovery: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'
 18. Slow Model Removal: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'
 19. Slow Model Minimum Pulse Width: 'clock'
 20. Slow Model Minimum Pulse Width: 'clock2'
 21. Slow Model Minimum Pulse Width: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'clock'
 34. Fast Model Setup: 'clock2'
 35. Fast Model Setup: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'
 36. Fast Model Hold: 'clock'
 37. Fast Model Hold: 'clock2'
 38. Fast Model Hold: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'
 39. Fast Model Recovery: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'
 40. Fast Model Removal: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'
 41. Fast Model Minimum Pulse Width: 'clock'
 42. Fast Model Minimum Pulse Width: 'clock2'
 43. Fast Model Minimum Pulse Width: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Propagation Delay
 49. Minimum Propagation Delay
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Progagation Delay
 56. Minimum Progagation Delay
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; cpu                                                ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C20F484C7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; clock                                                                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                                                       ;
; clock2                                                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock2 }                                                                                                      ;
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 } ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 57.76 MHz  ; 57.76 MHz       ; clock2     ;      ;
; 116.58 MHz ; 116.58 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                       ; -8.991 ; -3915.422     ;
; clock2                                                                                                      ; -8.703 ; -716.910      ;
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -1.791 ; -6.005        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.664 ; -2.271        ;
; clock                                                                                                       ; 0.445  ; 0.000         ;
; clock2                                                                                                      ; 0.445  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -3.136 ; -11.099       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -4.362 ; -17.442       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                       ; -2.064 ; -2344.099     ;
; clock2                                                                                                      ; -1.631 ; -203.261      ;
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.174  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                       ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.991 ; control:ctr1|CODEFUNC.SUB_208                                                                               ; Register:ctrR1|regOut[0]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -6.813     ; 2.716      ;
; -8.740 ; control:ctr1|CODEFUNC.MULT_200                                                                              ; Register:ctrR1|regOut[1]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -6.811     ; 2.467      ;
; -8.737 ; control:ctr1|CODEFUNC.AND_192                                                                               ; Register:ctrR1|regOut[0]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -6.812     ; 2.463      ;
; -8.700 ; control:ctr1|CODEFUNC.SUB_208                                                                               ; Register:ctrR1|regOut[1]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -6.812     ; 2.426      ;
; -8.610 ; control:ctr1|CODEFUNC.OR_184                                                                                ; Register:ctrR1|regOut[2]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -6.814     ; 2.334      ;
; -8.428 ; control:ctr1|CODEFUNC.AND_192                                                                               ; Register:ctrR1|regOut[2]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -6.814     ; 2.152      ;
; -7.578 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg0 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.541      ;
; -7.578 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg1 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.541      ;
; -7.578 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg2 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.541      ;
; -7.578 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg3 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.541      ;
; -7.578 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg4 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.541      ;
; -7.578 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg5 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.541      ;
; -7.578 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg6 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.541      ;
; -7.578 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg7 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.541      ;
; -7.578 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg8 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.541      ;
; -7.578 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg9 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.541      ;
; -7.569 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg0 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.534      ;
; -7.569 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg1 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.534      ;
; -7.569 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg2 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.534      ;
; -7.569 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg3 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.534      ;
; -7.569 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg4 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.534      ;
; -7.569 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg5 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.534      ;
; -7.569 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg6 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.534      ;
; -7.569 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg7 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.534      ;
; -7.569 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg8 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.534      ;
; -7.569 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg9 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.534      ;
; -7.452 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg0 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.414      ;
; -7.452 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg1 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.414      ;
; -7.452 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg2 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.414      ;
; -7.452 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg3 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.414      ;
; -7.452 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg4 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.414      ;
; -7.452 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg5 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.414      ;
; -7.452 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg6 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.414      ;
; -7.452 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg7 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.414      ;
; -7.452 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg8 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.414      ;
; -7.452 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg9 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.414      ;
; -7.405 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg0 ; registerfile:RF1|regsOutA[27] ; clock                                                                                                       ; clock       ; 1.000        ; -0.074     ; 8.369      ;
; -7.405 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg1 ; registerfile:RF1|regsOutA[27] ; clock                                                                                                       ; clock       ; 1.000        ; -0.074     ; 8.369      ;
; -7.405 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg2 ; registerfile:RF1|regsOutA[27] ; clock                                                                                                       ; clock       ; 1.000        ; -0.074     ; 8.369      ;
; -7.405 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg3 ; registerfile:RF1|regsOutA[27] ; clock                                                                                                       ; clock       ; 1.000        ; -0.074     ; 8.369      ;
; -7.405 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg4 ; registerfile:RF1|regsOutA[27] ; clock                                                                                                       ; clock       ; 1.000        ; -0.074     ; 8.369      ;
; -7.405 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg5 ; registerfile:RF1|regsOutA[27] ; clock                                                                                                       ; clock       ; 1.000        ; -0.074     ; 8.369      ;
; -7.405 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg6 ; registerfile:RF1|regsOutA[27] ; clock                                                                                                       ; clock       ; 1.000        ; -0.074     ; 8.369      ;
; -7.405 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg7 ; registerfile:RF1|regsOutA[27] ; clock                                                                                                       ; clock       ; 1.000        ; -0.074     ; 8.369      ;
; -7.405 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg8 ; registerfile:RF1|regsOutA[27] ; clock                                                                                                       ; clock       ; 1.000        ; -0.074     ; 8.369      ;
; -7.405 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg9 ; registerfile:RF1|regsOutA[27] ; clock                                                                                                       ; clock       ; 1.000        ; -0.074     ; 8.369      ;
; -7.399 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg0  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.361      ;
; -7.399 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg1  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.361      ;
; -7.399 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg2  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.361      ;
; -7.399 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg3  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.361      ;
; -7.399 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg4  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.361      ;
; -7.399 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg5  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.361      ;
; -7.399 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg6  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.361      ;
; -7.399 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg7  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.361      ;
; -7.399 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg8  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.361      ;
; -7.399 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg9  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.076     ; 8.361      ;
; -7.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg0 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.354      ;
; -7.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg1 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.354      ;
; -7.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg2 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.354      ;
; -7.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg3 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.354      ;
; -7.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg4 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.354      ;
; -7.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg5 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.354      ;
; -7.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg6 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.354      ;
; -7.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg7 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.354      ;
; -7.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg8 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.354      ;
; -7.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg9 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.354      ;
; -7.357 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg0 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.322      ;
; -7.357 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg1 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.322      ;
; -7.357 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg2 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.322      ;
; -7.357 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg3 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.322      ;
; -7.357 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg4 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.322      ;
; -7.357 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg5 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.322      ;
; -7.357 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg6 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.322      ;
; -7.357 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg7 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.322      ;
; -7.357 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg8 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.322      ;
; -7.357 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg9 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.073     ; 8.322      ;
; -7.324 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg0 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.290      ;
; -7.324 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg1 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.290      ;
; -7.324 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg2 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.290      ;
; -7.324 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg3 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.290      ;
; -7.324 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg4 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.290      ;
; -7.324 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg5 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.290      ;
; -7.324 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg6 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.290      ;
; -7.324 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg7 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.290      ;
; -7.324 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg8 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.290      ;
; -7.324 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg9 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.290      ;
; -7.296 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg0  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.259      ;
; -7.296 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg1  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.259      ;
; -7.296 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg2  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.259      ;
; -7.296 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg3  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.259      ;
; -7.296 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg4  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.259      ;
; -7.296 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg5  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.259      ;
; -7.296 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg6  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.259      ;
; -7.296 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg7  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.259      ;
; -7.296 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg8  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.259      ;
; -7.296 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg9  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.075     ; 8.259      ;
; -7.284 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg0 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.250      ;
; -7.284 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg1 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.250      ;
; -7.284 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg2 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.250      ;
; -7.284 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg3 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.072     ; 8.250      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock2'                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.703 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[31] ; clock2       ; clock2      ; 1.000        ; -0.003     ; 9.738      ;
; -8.684 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[6]  ; clock2       ; clock2      ; 1.000        ; -0.011     ; 9.711      ;
; -8.684 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[11] ; clock2       ; clock2      ; 1.000        ; -0.011     ; 9.711      ;
; -8.673 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[25] ; clock2       ; clock2      ; 1.000        ; -0.012     ; 9.699      ;
; -8.673 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[26] ; clock2       ; clock2      ; 1.000        ; -0.012     ; 9.699      ;
; -8.518 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[31] ; clock2       ; clock2      ; 1.000        ; -0.003     ; 9.553      ;
; -8.499 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[6]  ; clock2       ; clock2      ; 1.000        ; -0.011     ; 9.526      ;
; -8.499 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[11] ; clock2       ; clock2      ; 1.000        ; -0.011     ; 9.526      ;
; -8.488 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[25] ; clock2       ; clock2      ; 1.000        ; -0.012     ; 9.514      ;
; -8.488 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[26] ; clock2       ; clock2      ; 1.000        ; -0.012     ; 9.514      ;
; -8.382 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[7]  ; clock2       ; clock2      ; 1.000        ; -0.010     ; 9.410      ;
; -8.382 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[16] ; clock2       ; clock2      ; 1.000        ; -0.010     ; 9.410      ;
; -8.382 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[19] ; clock2       ; clock2      ; 1.000        ; -0.010     ; 9.410      ;
; -8.382 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[18] ; clock2       ; clock2      ; 1.000        ; -0.010     ; 9.410      ;
; -8.382 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[17] ; clock2       ; clock2      ; 1.000        ; -0.010     ; 9.410      ;
; -8.380 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[10] ; clock2       ; clock2      ; 1.000        ; -0.006     ; 9.412      ;
; -8.380 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[15] ; clock2       ; clock2      ; 1.000        ; -0.006     ; 9.412      ;
; -8.380 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[14] ; clock2       ; clock2      ; 1.000        ; -0.006     ; 9.412      ;
; -8.380 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[8]  ; clock2       ; clock2      ; 1.000        ; -0.006     ; 9.412      ;
; -8.380 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[9]  ; clock2       ; clock2      ; 1.000        ; -0.006     ; 9.412      ;
; -8.374 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[27] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 9.407      ;
; -8.374 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[30] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 9.407      ;
; -8.374 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[28] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 9.407      ;
; -8.362 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[2]  ; clock2       ; clock2      ; 1.000        ; -0.008     ; 9.392      ;
; -8.362 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[5]  ; clock2       ; clock2      ; 1.000        ; -0.008     ; 9.392      ;
; -8.362 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[4]  ; clock2       ; clock2      ; 1.000        ; -0.008     ; 9.392      ;
; -8.362 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[3]  ; clock2       ; clock2      ; 1.000        ; -0.008     ; 9.392      ;
; -8.355 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[13] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 9.384      ;
; -8.349 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[23] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 9.390      ;
; -8.349 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[22] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 9.390      ;
; -8.349 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[21] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 9.390      ;
; -8.349 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[20] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 9.390      ;
; -8.349 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[24] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 9.390      ;
; -8.320 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[1]  ; clock2       ; clock2      ; 1.000        ; -0.003     ; 9.355      ;
; -8.320 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[12] ; clock2       ; clock2      ; 1.000        ; -0.003     ; 9.355      ;
; -8.320 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[0]  ; clock2       ; clock2      ; 1.000        ; -0.003     ; 9.355      ;
; -8.294 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[29] ; clock2       ; clock2      ; 1.000        ; -0.001     ; 9.331      ;
; -8.197 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[7]  ; clock2       ; clock2      ; 1.000        ; -0.010     ; 9.225      ;
; -8.197 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[16] ; clock2       ; clock2      ; 1.000        ; -0.010     ; 9.225      ;
; -8.197 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[19] ; clock2       ; clock2      ; 1.000        ; -0.010     ; 9.225      ;
; -8.197 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[18] ; clock2       ; clock2      ; 1.000        ; -0.010     ; 9.225      ;
; -8.197 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[17] ; clock2       ; clock2      ; 1.000        ; -0.010     ; 9.225      ;
; -8.195 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[10] ; clock2       ; clock2      ; 1.000        ; -0.006     ; 9.227      ;
; -8.195 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[15] ; clock2       ; clock2      ; 1.000        ; -0.006     ; 9.227      ;
; -8.195 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[14] ; clock2       ; clock2      ; 1.000        ; -0.006     ; 9.227      ;
; -8.195 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[8]  ; clock2       ; clock2      ; 1.000        ; -0.006     ; 9.227      ;
; -8.195 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[9]  ; clock2       ; clock2      ; 1.000        ; -0.006     ; 9.227      ;
; -8.189 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[27] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 9.222      ;
; -8.189 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[30] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 9.222      ;
; -8.189 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[28] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 9.222      ;
; -8.177 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[2]  ; clock2       ; clock2      ; 1.000        ; -0.008     ; 9.207      ;
; -8.177 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[5]  ; clock2       ; clock2      ; 1.000        ; -0.008     ; 9.207      ;
; -8.177 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[4]  ; clock2       ; clock2      ; 1.000        ; -0.008     ; 9.207      ;
; -8.177 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[3]  ; clock2       ; clock2      ; 1.000        ; -0.008     ; 9.207      ;
; -8.170 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[13] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 9.199      ;
; -8.164 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[23] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 9.205      ;
; -8.164 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[22] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 9.205      ;
; -8.164 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[21] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 9.205      ;
; -8.164 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[20] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 9.205      ;
; -8.164 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[24] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 9.205      ;
; -8.156 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[31] ; clock2       ; clock2      ; 0.500        ; -0.001     ; 8.693      ;
; -8.137 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[6]  ; clock2       ; clock2      ; 0.500        ; -0.009     ; 8.666      ;
; -8.137 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[11] ; clock2       ; clock2      ; 0.500        ; -0.009     ; 8.666      ;
; -8.135 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[1]  ; clock2       ; clock2      ; 1.000        ; -0.003     ; 9.170      ;
; -8.135 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[12] ; clock2       ; clock2      ; 1.000        ; -0.003     ; 9.170      ;
; -8.135 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[0]  ; clock2       ; clock2      ; 1.000        ; -0.003     ; 9.170      ;
; -8.126 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[25] ; clock2       ; clock2      ; 0.500        ; -0.010     ; 8.654      ;
; -8.126 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[26] ; clock2       ; clock2      ; 0.500        ; -0.010     ; 8.654      ;
; -8.109 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[29] ; clock2       ; clock2      ; 1.000        ; -0.001     ; 9.146      ;
; -7.835 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[7]  ; clock2       ; clock2      ; 0.500        ; -0.008     ; 8.365      ;
; -7.835 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[16] ; clock2       ; clock2      ; 0.500        ; -0.008     ; 8.365      ;
; -7.835 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[19] ; clock2       ; clock2      ; 0.500        ; -0.008     ; 8.365      ;
; -7.835 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[18] ; clock2       ; clock2      ; 0.500        ; -0.008     ; 8.365      ;
; -7.835 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[17] ; clock2       ; clock2      ; 0.500        ; -0.008     ; 8.365      ;
; -7.833 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[10] ; clock2       ; clock2      ; 0.500        ; -0.004     ; 8.367      ;
; -7.833 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[15] ; clock2       ; clock2      ; 0.500        ; -0.004     ; 8.367      ;
; -7.833 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[14] ; clock2       ; clock2      ; 0.500        ; -0.004     ; 8.367      ;
; -7.833 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[8]  ; clock2       ; clock2      ; 0.500        ; -0.004     ; 8.367      ;
; -7.833 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[9]  ; clock2       ; clock2      ; 0.500        ; -0.004     ; 8.367      ;
; -7.827 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[27] ; clock2       ; clock2      ; 0.500        ; -0.003     ; 8.362      ;
; -7.827 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[30] ; clock2       ; clock2      ; 0.500        ; -0.003     ; 8.362      ;
; -7.827 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[28] ; clock2       ; clock2      ; 0.500        ; -0.003     ; 8.362      ;
; -7.815 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[2]  ; clock2       ; clock2      ; 0.500        ; -0.006     ; 8.347      ;
; -7.815 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[5]  ; clock2       ; clock2      ; 0.500        ; -0.006     ; 8.347      ;
; -7.815 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[4]  ; clock2       ; clock2      ; 0.500        ; -0.006     ; 8.347      ;
; -7.815 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[3]  ; clock2       ; clock2      ; 0.500        ; -0.006     ; 8.347      ;
; -7.808 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[13] ; clock2       ; clock2      ; 0.500        ; -0.007     ; 8.339      ;
; -7.802 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[23] ; clock2       ; clock2      ; 0.500        ; 0.005      ; 8.345      ;
; -7.802 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[22] ; clock2       ; clock2      ; 0.500        ; 0.005      ; 8.345      ;
; -7.802 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[21] ; clock2       ; clock2      ; 0.500        ; 0.005      ; 8.345      ;
; -7.802 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[20] ; clock2       ; clock2      ; 0.500        ; 0.005      ; 8.345      ;
; -7.802 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[24] ; clock2       ; clock2      ; 0.500        ; 0.005      ; 8.345      ;
; -7.773 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[1]  ; clock2       ; clock2      ; 0.500        ; -0.001     ; 8.310      ;
; -7.773 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[12] ; clock2       ; clock2      ; 0.500        ; -0.001     ; 8.310      ;
; -7.773 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[0]  ; clock2       ; clock2      ; 0.500        ; -0.001     ; 8.310      ;
; -7.747 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[29] ; clock2       ; clock2      ; 0.500        ; 0.001      ; 8.286      ;
; -7.726 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|estado[1]   ; clock2       ; clock2      ; 1.000        ; 0.000      ; 8.764      ;
; -7.713 ; ALU:alu1|Multiplier:multiplier_1|count[4]  ; ALU:alu1|Multiplier:multiplier_1|produto[31] ; clock2       ; clock2      ; 1.000        ; 0.006      ; 8.757      ;
; -7.694 ; ALU:alu1|Multiplier:multiplier_1|count[4]  ; ALU:alu1|Multiplier:multiplier_1|produto[6]  ; clock2       ; clock2      ; 1.000        ; -0.002     ; 8.730      ;
; -7.694 ; ALU:alu1|Multiplier:multiplier_1|count[4]  ; ALU:alu1|Multiplier:multiplier_1|produto[11] ; clock2       ; clock2      ; 1.000        ; -0.002     ; 8.730      ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.791 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.041      ;
; -1.791 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.041      ;
; -1.791 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.041      ;
; -1.791 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.041      ;
; -1.791 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.041      ;
; -1.791 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.041      ;
; -1.791 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.041      ;
; -1.791 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.041      ;
; -1.791 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.041      ;
; -1.791 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.041      ;
; -1.746 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 6.001      ;
; -1.746 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 6.001      ;
; -1.746 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 6.001      ;
; -1.746 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 6.001      ;
; -1.746 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 6.001      ;
; -1.746 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 6.001      ;
; -1.746 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 6.001      ;
; -1.746 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 6.001      ;
; -1.746 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 6.001      ;
; -1.746 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 6.001      ;
; -1.589 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.177      ;
; -1.589 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.177      ;
; -1.589 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.177      ;
; -1.589 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.177      ;
; -1.589 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.177      ;
; -1.589 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.177      ;
; -1.589 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.177      ;
; -1.589 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.177      ;
; -1.589 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.177      ;
; -1.589 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.177      ;
; -1.392 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.985      ;
; -1.392 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.985      ;
; -1.392 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.985      ;
; -1.392 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.985      ;
; -1.392 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.985      ;
; -1.392 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.985      ;
; -1.392 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.985      ;
; -1.392 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.985      ;
; -1.392 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.985      ;
; -1.392 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.985      ;
; -1.387 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.185      ;
; -1.387 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.185      ;
; -1.387 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.185      ;
; -1.387 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.185      ;
; -1.387 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.185      ;
; -1.387 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.185      ;
; -1.387 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.185      ;
; -1.387 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.185      ;
; -1.387 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.185      ;
; -1.387 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.182      ; 6.185      ;
; -1.238 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.183      ; 6.042      ;
; -1.238 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.183      ; 6.042      ;
; -1.238 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.183      ; 6.042      ;
; -1.238 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.183      ; 6.042      ;
; -1.238 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.183      ; 6.042      ;
; -1.238 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.183      ; 6.042      ;
; -1.238 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.183      ; 6.042      ;
; -1.238 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.183      ; 6.042      ;
; -1.238 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.183      ; 6.042      ;
; -1.238 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.183      ; 6.042      ;
; -1.193 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.188      ; 6.002      ;
; -1.193 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.188      ; 6.002      ;
; -1.193 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.188      ; 6.002      ;
; -1.193 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.188      ; 6.002      ;
; -1.193 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.188      ; 6.002      ;
; -1.193 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.188      ; 6.002      ;
; -1.193 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.188      ; 6.002      ;
; -1.193 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.188      ; 6.002      ;
; -1.193 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.188      ; 6.002      ;
; -1.193 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.188      ; 6.002      ;
; -1.190 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.993      ;
; -1.190 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.993      ;
; -1.190 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.993      ;
; -1.190 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.993      ;
; -1.190 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.993      ;
; -1.190 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.993      ;
; -1.190 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.993      ;
; -1.190 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.993      ;
; -1.190 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.993      ;
; -1.190 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 5.187      ; 5.993      ;
; -1.064 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.409      ; 6.041      ;
; -1.064 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.409      ; 6.041      ;
; -1.064 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.409      ; 6.041      ;
; -1.064 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.409      ; 6.041      ;
; -1.064 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.409      ; 6.041      ;
; -1.064 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.409      ; 6.041      ;
; -1.064 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.409      ; 6.041      ;
; -1.064 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.409      ; 6.041      ;
; -1.064 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.409      ; 6.041      ;
; -1.064 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.409      ; 6.041      ;
; -1.019 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.414      ; 6.001      ;
; -1.019 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.414      ; 6.001      ;
; -1.019 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.414      ; 6.001      ;
; -1.019 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.414      ; 6.001      ;
; -1.019 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.414      ; 6.001      ;
; -1.019 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.414      ; 6.001      ;
; -1.019 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.414      ; 6.001      ;
; -1.019 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.414      ; 6.001      ;
; -1.019 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.414      ; 6.001      ;
; -1.019 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 6.414      ; 6.001      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.664 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.571      ;
; -0.664 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.571      ;
; -0.664 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.571      ;
; -0.664 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.571      ;
; -0.664 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.571      ;
; -0.664 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.571      ;
; -0.664 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.571      ;
; -0.664 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.571      ;
; -0.664 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.571      ;
; -0.664 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.571      ;
; -0.604 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.631      ;
; -0.604 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.631      ;
; -0.604 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.631      ;
; -0.604 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.631      ;
; -0.604 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.631      ;
; -0.604 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.631      ;
; -0.604 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.631      ;
; -0.604 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.631      ;
; -0.604 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.631      ;
; -0.604 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.631      ;
; -0.503 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.741      ; 5.738      ;
; -0.503 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.741      ; 5.738      ;
; -0.503 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.741      ; 5.738      ;
; -0.503 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.741      ; 5.738      ;
; -0.503 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.741      ; 5.738      ;
; -0.503 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.741      ; 5.738      ;
; -0.503 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.741      ; 5.738      ;
; -0.503 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.741      ; 5.738      ;
; -0.503 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.741      ; 5.738      ;
; -0.503 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.741      ; 5.738      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.501 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.739      ;
; -0.500 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.740      ;
; -0.500 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.740      ;
; -0.500 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.740      ;
; -0.500 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.740      ;
; -0.500 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.740      ;
; -0.500 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.740      ;
; -0.500 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.740      ;
; -0.500 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.740      ;
; -0.500 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.740      ;
; -0.500 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.740      ; 5.740      ;
; -0.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.736      ; 5.845      ;
; -0.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.736      ; 5.845      ;
; -0.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.736      ; 5.845      ;
; -0.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.736      ; 5.845      ;
; -0.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.736      ; 5.845      ;
; -0.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.736      ; 5.845      ;
; -0.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.736      ; 5.845      ;
; -0.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.736      ; 5.845      ;
; -0.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.736      ; 5.845      ;
; -0.391 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.736      ; 5.845      ;
; -0.386 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.849      ;
; -0.386 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.849      ;
; -0.386 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.849      ;
; -0.386 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.849      ;
; -0.386 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.849      ;
; -0.386 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.849      ;
; -0.386 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.849      ;
; -0.386 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.849      ;
; -0.386 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.849      ;
; -0.386 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.735      ; 5.849      ;
; 0.085  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.571      ;
; 0.085  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.571      ;
; 0.085  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.571      ;
; 0.085  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.571      ;
; 0.085  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.571      ;
; 0.085  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.571      ;
; 0.085  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.571      ;
; 0.085  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.571      ;
; 0.085  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.571      ;
; 0.085  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.571      ;
; 0.145  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.631      ;
; 0.145  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.631      ;
; 0.145  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.631      ;
; 0.145  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.631      ;
; 0.145  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.631      ;
; 0.145  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.631      ;
; 0.145  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.631      ;
; 0.145  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.631      ;
; 0.145  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.631      ;
; 0.145  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 5.631      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                         ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; PC:pc1|PCAdress[0]                   ; PC:pc1|PCAdress[0]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.613 ; Register:ctrR2|regOut[13]            ; Register:ctrR3|regOut[13]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.615 ; Register:ctrR2|regOut[1]             ; Register:ctrR3|regOut[1]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; Register:ctrR2|regOut[14]            ; Register:ctrR3|regOut[14]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; Register:ctrR2|regOut[0]             ; Register:ctrR3|regOut[0]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; Register:ctrR2|regOut[12]            ; Register:ctrR3|regOut[12]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.619 ; Register:ctrR2|regOut[16]            ; Register:ctrR3|regOut[16]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; Register:ctrR1|regOut[15]            ; Register:ctrR2|regOut[15]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; Register:ctrR1|regOut[21]            ; Register:ctrR2|regOut[21]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; Register:ctrR1|regOut[19]            ; Register:ctrR2|regOut[19]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; Register:B|regOut[22]                ; datamemory:ram1|ram_rtl_0_bypass[65]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; Register:B|regOut[3]                 ; datamemory:ram1|ram~4                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; Register:B|regOut[6]                 ; datamemory:ram1|ram_rtl_0_bypass[33]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; registerfile:RF1|regsOutB[15]        ; Register:B|regOut[15]                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; Register:ctrR1|regOut[13]            ; Register:ctrR2|regOut[13]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; Register:ctrR1|regOut[14]            ; Register:ctrR2|regOut[14]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; Register:ctrR1|regOut[18]            ; Register:ctrR2|regOut[18]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; Register:B|regOut[10]                ; datamemory:ram1|ram~11                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; Register:D1|regOut[12]               ; Register:D2|regOut[12]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; Register:B|regOut[21]                ; datamemory:ram1|ram_rtl_0_bypass[63]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; PC:pc1|PCAdress[9]                   ; PC:pc1|PCAdress[9]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; registerfile:RF1|regsOutB[16]        ; Register:B|regOut[16]                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.628 ; Register:ctrR1|regOut[3]             ; Register:ctrR2|regOut[3]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; Register:B|regOut[5]                 ; datamemory:ram1|ram~6                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; Register:B|regOut[0]                 ; datamemory:ram1|ram_rtl_0_bypass[21]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.630 ; Register:B|regOut[5]                 ; datamemory:ram1|ram_rtl_0_bypass[31]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; Register:B|regOut[2]                 ; datamemory:ram1|ram_rtl_0_bypass[25]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; Register:B|regOut[20]                ; datamemory:ram1|ram~21                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.640 ; Register:B|regOut[31]                ; datamemory:ram1|ram_rtl_0_bypass[83]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.734 ; Register:ctrR1|regOut[16]            ; Register:ctrR2|regOut[16]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.020      ;
; 0.759 ; datamemory:ram1|ram_rtl_0_bypass[41] ; datamemory:ram1|ramOut[10]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.045      ;
; 0.759 ; Register:ctrR2|regOut[15]            ; Register:ctrR3|regOut[15]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.045      ;
; 0.760 ; Register:B|regOut[28]                ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a28~porta_datain_reg0         ; clock        ; clock       ; 0.000        ; 0.083      ; 1.093      ;
; 0.761 ; datamemory:ram1|ram_rtl_0_bypass[37] ; datamemory:ram1|ramOut[8]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.047      ;
; 0.762 ; Register:D1|regOut[11]               ; Register:D2|regOut[11]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.048      ;
; 0.763 ; Register:D1|regOut[28]               ; Register:D2|regOut[28]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.763 ; Register:ctrR2|regOut[11]            ; Register:ctrR3|regOut[11]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.764 ; Register:D1|regOut[13]               ; Register:D2|regOut[13]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; Register:D1|regOut[15]               ; Register:D2|regOut[15]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; datamemory:ram1|ram_rtl_0_bypass[61] ; datamemory:ram1|ramOut[20]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.050      ;
; 0.765 ; datamemory:ram1|ram_rtl_0_bypass[39] ; datamemory:ram1|ramOut[9]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.765 ; datamemory:ram1|ram_rtl_0_bypass[65] ; datamemory:ram1|ramOut[22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.766 ; datamemory:ram1|ram_rtl_0_bypass[45] ; datamemory:ram1|ramOut[12]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.052      ;
; 0.766 ; Register:D1|regOut[30]               ; Register:D2|regOut[30]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.052      ;
; 0.767 ; datamemory:ram1|ram_rtl_0_bypass[51] ; datamemory:ram1|ramOut[15]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.053      ;
; 0.767 ; Register:D1|regOut[31]               ; Register:D2|regOut[31]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.053      ;
; 0.767 ; Register:ctrR2|regOut[2]             ; Register:ctrR3|regOut[2]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.053      ;
; 0.768 ; Register:D1|regOut[4]                ; Register:D2|regOut[4]                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.054      ;
; 0.768 ; datamemory:ram1|ram_rtl_0_bypass[23] ; datamemory:ram1|ramOut[1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.054      ;
; 0.768 ; datamemory:ram1|ram_rtl_0_bypass[53] ; datamemory:ram1|ramOut[16]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.054      ;
; 0.769 ; Register:ctrR1|regOut[6]             ; Register:ctrR2|regOut[6]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.769 ; datamemory:ram1|ram_rtl_0_bypass[27] ; datamemory:ram1|ramOut[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.769 ; datamemory:ram1|ram_rtl_0_bypass[25] ; datamemory:ram1|ramOut[2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.769 ; Register:D1|regOut[6]                ; Register:D2|regOut[6]                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.769 ; datamemory:ram1|ram_rtl_0_bypass[33] ; datamemory:ram1|ramOut[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.769 ; datamemory:ram1|ram_rtl_0_bypass[83] ; datamemory:ram1|ramOut[31]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.769 ; Register:ctrR2|regOut[8]             ; Register:ctrR3|regOut[8]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.770 ; Register:B|regOut[1]                 ; datamemory:ram1|ram~2                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.056      ;
; 0.770 ; Register:B|regOut[17]                ; datamemory:ram1|ram~18                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.056      ;
; 0.770 ; datamemory:ram1|ram_rtl_0_bypass[55] ; datamemory:ram1|ramOut[17]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.056      ;
; 0.770 ; Register:D1|regOut[20]               ; Register:D2|regOut[20]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.056      ;
; 0.771 ; datamemory:ram1|ram_rtl_0_bypass[21] ; datamemory:ram1|ramOut[0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.057      ;
; 0.771 ; Register:ctrR2|regOut[9]             ; Register:ctrR3|regOut[9]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.057      ;
; 0.771 ; Register:ctrR1|regOut[12]            ; Register:ctrR2|regOut[12]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.057      ;
; 0.773 ; Register:imm|regOut[14]              ; Register:ctrR2|regOut[10]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.059      ;
; 0.775 ; Register:B|regOut[7]                 ; datamemory:ram1|ram_rtl_0_bypass[35]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.776 ; Register:imm|regOut[13]              ; Register:ctrR2|regOut[9]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.062      ;
; 0.778 ; Register:B|regOut[7]                 ; datamemory:ram1|ram~8                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.064      ;
; 0.779 ; Register:D1|regOut[5]                ; Register:D2|regOut[5]                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.065      ;
; 0.779 ; Register:B|regOut[29]                ; datamemory:ram1|ram_rtl_0_bypass[79]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.065      ;
; 0.781 ; Register:B|regOut[29]                ; datamemory:ram1|ram~30                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.782 ; Register:D1|regOut[16]               ; Register:D2|regOut[16]                                                                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 1.069      ;
; 0.783 ; Register:imm|regOut[11]              ; Register:ctrR2|regOut[7]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.787 ; Register:B|regOut[30]                ; datamemory:ram1|ram_rtl_0_bypass[81]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.073      ;
; 0.787 ; Register:imm|regOut[15]              ; Register:ctrR2|regOut[11]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.073      ;
; 0.788 ; Register:B|regOut[30]                ; datamemory:ram1|ram~31                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.074      ;
; 0.791 ; Register:imm|regOut[12]              ; Register:ctrR2|regOut[8]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.077      ;
; 0.794 ; Register:ctrR1|regOut[5]             ; Register:ctrR2|regOut[5]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.080      ;
; 0.844 ; datamemory:ram1|ram~2                ; datamemory:ram1|ramOut[1]                                                                                   ; clock        ; clock       ; 0.000        ; -0.001     ; 1.129      ;
; 0.848 ; PC:pc1|PCAdress[3]                   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.636      ; 1.734      ;
; 0.855 ; Register:ctrR2|regOut[17]            ; Register:ctrR3|regOut[17]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.141      ;
; 0.857 ; datamemory:ram1|ram~6                ; datamemory:ram1|ramOut[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.144      ;
; 0.858 ; Register:B|regOut[31]                ; datamemory:ram1|ram~32                                                                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 1.145      ;
; 0.859 ; datamemory:ram1|ram~19               ; datamemory:ram1|ramOut[18]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.145      ;
; 0.860 ; PC:pc1|PCAdress[8]                   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; clock        ; clock       ; 0.000        ; 0.636      ; 1.746      ;
; 0.861 ; PC:pc1|PCAdress[9]                   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; clock        ; clock       ; 0.000        ; 0.636      ; 1.747      ;
; 0.862 ; PC:pc1|PCAdress[6]                   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.636      ; 1.748      ;
; 0.862 ; PC:pc1|PCAdress[0]                   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.636      ; 1.748      ;
; 0.863 ; Register:B|regOut[2]                 ; datamemory:ram1|ram~3                                                                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.150      ;
; 0.868 ; PC:pc1|PCAdress[7]                   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.636      ; 1.754      ;
; 0.874 ; Register:B|regOut[17]                ; datamemory:ram1|ram_rtl_0_bypass[55]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.160      ;
; 0.877 ; Register:B|regOut[20]                ; datamemory:ram1|ram_rtl_0_bypass[61]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.163      ;
; 0.884 ; registerfile:RF1|regsOutB[14]        ; Register:B|regOut[14]                                                                                       ; clock        ; clock       ; 0.000        ; 0.002      ; 1.172      ;
; 0.914 ; Register:D1|regOut[25]               ; Register:D2|regOut[25]                                                                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 1.201      ;
; 0.943 ; datamemory:ram1|ram_rtl_0_bypass[59] ; datamemory:ram1|ramOut[19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.229      ;
; 0.950 ; datamemory:ram1|ram_rtl_0_bypass[29] ; datamemory:ram1|ramOut[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.237      ;
; 0.957 ; datamemory:ram1|ram~26               ; datamemory:ram1|ramOut[25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.243      ;
; 0.960 ; datamemory:ram1|ram~25               ; datamemory:ram1|ramOut[24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.246      ;
; 0.961 ; datamemory:ram1|ram~0                ; datamemory:ram1|ramOut[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.247      ;
; 0.961 ; Register:ctrR1|regOut[2]             ; Register:D1|regOut[13]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.247      ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock2'                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[11] ; ALU:alu1|Multiplier:multiplier_1|register[11] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[10] ; ALU:alu1|Multiplier:multiplier_1|register[10] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[9]  ; ALU:alu1|Multiplier:multiplier_1|register[9]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[8]  ; ALU:alu1|Multiplier:multiplier_1|register[8]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[7]  ; ALU:alu1|Multiplier:multiplier_1|register[7]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[3]  ; ALU:alu1|Multiplier:multiplier_1|register[3]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[2]  ; ALU:alu1|Multiplier:multiplier_1|register[2]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[6]  ; ALU:alu1|Multiplier:multiplier_1|register[6]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[5]  ; ALU:alu1|Multiplier:multiplier_1|register[5]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[4]  ; ALU:alu1|Multiplier:multiplier_1|register[4]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[1]  ; ALU:alu1|Multiplier:multiplier_1|register[1]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[32] ; ALU:alu1|Multiplier:multiplier_1|register[32] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[14] ; ALU:alu1|Multiplier:multiplier_1|register[14] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[13] ; ALU:alu1|Multiplier:multiplier_1|register[13] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|register[12] ; ALU:alu1|Multiplier:multiplier_1|register[12] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|Multiplier:multiplier_1|done         ; ALU:alu1|Multiplier:multiplier_1|done         ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ALU:alu1|start                                ; ALU:alu1|start                                ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.731      ;
; 1.005 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[20]    ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.291      ;
; 1.070 ; ALU:alu1|Multiplier:multiplier_1|register[9]  ; ALU:alu1|Multiplier:multiplier_1|register[8]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.356      ;
; 1.071 ; ALU:alu1|Multiplier:multiplier_1|register[7]  ; ALU:alu1|Multiplier:multiplier_1|register[6]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.357      ;
; 1.071 ; ALU:alu1|Multiplier:multiplier_1|register[13] ; ALU:alu1|Multiplier:multiplier_1|register[12] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.357      ;
; 1.072 ; ALU:alu1|Multiplier:multiplier_1|register[5]  ; ALU:alu1|Multiplier:multiplier_1|register[4]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.358      ;
; 1.072 ; ALU:alu1|Multiplier:multiplier_1|register[14] ; ALU:alu1|Multiplier:multiplier_1|register[13] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.358      ;
; 1.074 ; ALU:alu1|Multiplier:multiplier_1|register[11] ; ALU:alu1|Multiplier:multiplier_1|register[10] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.360      ;
; 1.122 ; Register:imm|regOut[9]                        ; ALU:alu1|oldULAb[9]                           ; clock        ; clock2      ; -0.500       ; -0.005     ; 0.903      ;
; 1.147 ; registerfile:RF1|regsOutB[22]                 ; ALU:alu1|oldULAb[22]                          ; clock        ; clock2      ; -0.500       ; -0.005     ; 0.928      ;
; 1.252 ; ALU:alu1|Multiplier:multiplier_1|register[2]  ; ALU:alu1|Multiplier:multiplier_1|register[1]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.538      ;
; 1.287 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[8]     ; clock2       ; clock2      ; 0.000        ; -0.002     ; 1.571      ;
; 1.289 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[13]    ; clock2       ; clock2      ; 0.000        ; -0.002     ; 1.573      ;
; 1.289 ; registerfile:RF1|regsOutB[19]                 ; ALU:alu1|oldULAb[19]                          ; clock        ; clock2      ; -0.500       ; -0.005     ; 1.070      ;
; 1.295 ; ALU:alu1|Multiplier:multiplier_1|register[7]  ; ALU:alu1|Multiplier:multiplier_1|produto[6]   ; clock2       ; clock2      ; 0.000        ; 0.004      ; 1.585      ;
; 1.297 ; ALU:alu1|Multiplier:multiplier_1|register[10] ; ALU:alu1|Multiplier:multiplier_1|register[9]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.583      ;
; 1.298 ; ALU:alu1|Multiplier:multiplier_1|register[8]  ; ALU:alu1|Multiplier:multiplier_1|register[7]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.584      ;
; 1.299 ; ALU:alu1|Multiplier:multiplier_1|register[12] ; ALU:alu1|Multiplier:multiplier_1|register[11] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.585      ;
; 1.299 ; ALU:alu1|Multiplier:multiplier_1|register[4]  ; ALU:alu1|Multiplier:multiplier_1|register[3]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.585      ;
; 1.300 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[11]    ; clock2       ; clock2      ; 0.000        ; -0.002     ; 1.584      ;
; 1.300 ; ALU:alu1|Multiplier:multiplier_1|register[6]  ; ALU:alu1|Multiplier:multiplier_1|register[5]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.586      ;
; 1.301 ; ALU:alu1|Multiplier:multiplier_1|register[3]  ; ALU:alu1|Multiplier:multiplier_1|register[2]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.587      ;
; 1.472 ; Register:imm|regOut[8]                        ; ALU:alu1|oldULAb[8]                           ; clock        ; clock2      ; -0.500       ; -0.005     ; 1.253      ;
; 1.502 ; Register:imm|regOut[5]                        ; ALU:alu1|oldULAb[5]                           ; clock        ; clock2      ; -0.500       ; -0.006     ; 1.282      ;
; 1.528 ; registerfile:RF1|regsOutB[24]                 ; ALU:alu1|oldULAb[24]                          ; clock        ; clock2      ; -0.500       ; -0.005     ; 1.309      ;
; 1.532 ; Register:imm|regOut[15]                       ; ALU:alu1|oldULAb[15]                          ; clock        ; clock2      ; -0.500       ; -0.005     ; 1.313      ;
; 1.549 ; ALU:alu1|start                                ; ALU:alu1|Multiplier:multiplier_1|count[9]     ; clock2       ; clock2      ; -0.500       ; 0.000      ; 1.335      ;
; 1.582 ; ALU:alu1|Multiplier:multiplier_1|register[8]  ; ALU:alu1|Multiplier:multiplier_1|produto[7]   ; clock2       ; clock2      ; 0.000        ; 0.005      ; 1.873      ;
; 1.594 ; ALU:alu1|Multiplier:multiplier_1|register[23] ; ALU:alu1|Multiplier:multiplier_1|register[23] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.880      ;
; 1.618 ; ALU:alu1|Multiplier:multiplier_1|register[3]  ; ALU:alu1|Multiplier:multiplier_1|produto[2]   ; clock2       ; clock2      ; 0.000        ; 0.007      ; 1.911      ;
; 1.625 ; registerfile:RF1|regsOutB[12]                 ; ALU:alu1|oldULAb[12]                          ; clock        ; clock2      ; -0.500       ; -0.005     ; 1.406      ;
; 1.641 ; ALU:alu1|Multiplier:multiplier_1|register[6]  ; ALU:alu1|Multiplier:multiplier_1|produto[5]   ; clock2       ; clock2      ; 0.000        ; 0.007      ; 1.934      ;
; 1.650 ; ALU:alu1|Multiplier:multiplier_1|register[21] ; ALU:alu1|Multiplier:multiplier_1|register[21] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 1.936      ;
; 1.656 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[9]     ; clock2       ; clock2      ; 0.000        ; -0.002     ; 1.940      ;
; 1.661 ; ALU:alu1|Multiplier:multiplier_1|register[4]  ; ALU:alu1|Multiplier:multiplier_1|produto[3]   ; clock2       ; clock2      ; 0.000        ; 0.007      ; 1.954      ;
; 1.663 ; ALU:alu1|Multiplier:multiplier_1|register[5]  ; ALU:alu1|Multiplier:multiplier_1|produto[4]   ; clock2       ; clock2      ; 0.000        ; 0.007      ; 1.956      ;
; 1.673 ; ALU:alu1|Multiplier:multiplier_1|register[12] ; ALU:alu1|Multiplier:multiplier_1|produto[11]  ; clock2       ; clock2      ; 0.000        ; 0.004      ; 1.963      ;
; 1.674 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[22] ; clock2       ; clock2      ; 0.000        ; 0.001      ; 1.961      ;
; 1.674 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[21] ; clock2       ; clock2      ; 0.000        ; 0.001      ; 1.961      ;
; 1.675 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[20] ; clock2       ; clock2      ; 0.000        ; 0.001      ; 1.962      ;
; 1.676 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[19] ; clock2       ; clock2      ; 0.000        ; 0.001      ; 1.963      ;
; 1.702 ; registerfile:RF1|regsOutB[8]                  ; ALU:alu1|oldULAb[8]                           ; clock        ; clock2      ; -0.500       ; -0.011     ; 1.477      ;
; 1.732 ; registerfile:RF1|regsOutA[8]                  ; ALU:alu1|oldULAa[8]                           ; clock        ; clock2      ; -0.500       ; -0.012     ; 1.506      ;
; 1.734 ; registerfile:RF1|regsOutA[22]                 ; ALU:alu1|oldULAa[22]                          ; clock        ; clock2      ; -0.500       ; -0.010     ; 1.510      ;
; 1.735 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[26]    ; clock2       ; clock2      ; 0.000        ; -0.014     ; 2.007      ;
; 1.735 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[23]    ; clock2       ; clock2      ; 0.000        ; -0.014     ; 2.007      ;
; 1.735 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[12]    ; clock2       ; clock2      ; 0.000        ; -0.014     ; 2.007      ;
; 1.735 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[30]    ; clock2       ; clock2      ; 0.000        ; -0.009     ; 2.012      ;
; 1.736 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[22]    ; clock2       ; clock2      ; 0.000        ; -0.014     ; 2.008      ;
; 1.736 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[15]    ; clock2       ; clock2      ; 0.000        ; -0.014     ; 2.008      ;
; 1.736 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[18]    ; clock2       ; clock2      ; 0.000        ; -0.014     ; 2.008      ;
; 1.736 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[16]    ; clock2       ; clock2      ; 0.000        ; -0.014     ; 2.008      ;
; 1.737 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[27]    ; clock2       ; clock2      ; 0.000        ; -0.009     ; 2.014      ;
; 1.737 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[21]    ; clock2       ; clock2      ; 0.000        ; -0.014     ; 2.009      ;
; 1.737 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[7]     ; clock2       ; clock2      ; 0.000        ; -0.009     ; 2.014      ;
; 1.737 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[6]     ; clock2       ; clock2      ; 0.000        ; -0.009     ; 2.014      ;
; 1.737 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[10]    ; clock2       ; clock2      ; 0.000        ; -0.014     ; 2.009      ;
; 1.738 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[4]     ; clock2       ; clock2      ; 0.000        ; -0.009     ; 2.015      ;
; 1.738 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[1]     ; clock2       ; clock2      ; 0.000        ; -0.009     ; 2.015      ;
; 1.738 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|register[32] ; clock2       ; clock2      ; 0.000        ; -0.009     ; 2.015      ;
; 1.740 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[25]    ; clock2       ; clock2      ; 0.000        ; -0.009     ; 2.017      ;
; 1.741 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[3]     ; clock2       ; clock2      ; 0.000        ; -0.009     ; 2.018      ;
; 1.742 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[5]     ; clock2       ; clock2      ; 0.000        ; -0.009     ; 2.019      ;
; 1.742 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[0]     ; clock2       ; clock2      ; 0.000        ; -0.009     ; 2.019      ;
; 1.742 ; registerfile:RF1|regsOutA[20]                 ; ALU:alu1|oldULAa[20]                          ; clock        ; clock2      ; -0.500       ; -0.009     ; 1.519      ;
; 1.749 ; registerfile:RF1|regsOutA[12]                 ; ALU:alu1|oldULAa[12]                          ; clock        ; clock2      ; -0.500       ; -0.013     ; 1.522      ;
; 1.763 ; registerfile:RF1|regsOutA[10]                 ; ALU:alu1|oldULAa[10]                          ; clock        ; clock2      ; -0.500       ; -0.013     ; 1.536      ;
; 1.764 ; Register:ctrR1|regOut[5]                      ; ALU:alu1|oldULAb[29]                          ; clock        ; clock2      ; -0.500       ; -0.006     ; 1.544      ;
; 1.764 ; registerfile:RF1|regsOutA[18]                 ; ALU:alu1|oldULAa[18]                          ; clock        ; clock2      ; -0.500       ; -0.010     ; 1.540      ;
; 1.790 ; ALU:alu1|Multiplier:multiplier_1|register[19] ; ALU:alu1|Multiplier:multiplier_1|register[19] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 2.076      ;
; 1.790 ; ALU:alu1|start                                ; ALU:alu1|Multiplier:multiplier_1|count[11]    ; clock2       ; clock2      ; -0.500       ; 0.000      ; 1.576      ;
; 1.794 ; ALU:alu1|start                                ; ALU:alu1|Multiplier:multiplier_1|count[13]    ; clock2       ; clock2      ; -0.500       ; 0.000      ; 1.580      ;
; 1.794 ; ALU:alu1|start                                ; ALU:alu1|Multiplier:multiplier_1|count[8]     ; clock2       ; clock2      ; -0.500       ; 0.000      ; 1.580      ;
; 1.800 ; registerfile:RF1|regsOutA[24]                 ; ALU:alu1|oldULAa[24]                          ; clock        ; clock2      ; -0.500       ; -0.010     ; 1.576      ;
; 1.819 ; ALU:alu1|Multiplier:multiplier_1|register[15] ; ALU:alu1|Multiplier:multiplier_1|produto[14]  ; clock2       ; clock2      ; 0.000        ; -0.001     ; 2.104      ;
; 1.826 ; ALU:alu1|Multiplier:multiplier_1|register[18] ; ALU:alu1|Multiplier:multiplier_1|register[18] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 2.112      ;
; 1.829 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[26] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 2.115      ;
; 1.829 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[25] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 2.115      ;
; 1.833 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[27] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 2.119      ;
; 1.834 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[24] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 2.120      ;
; 1.834 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[23] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 2.120      ;
; 1.834 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[18] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 2.120      ;
; 1.836 ; ALU:alu1|Multiplier:multiplier_1|register[20] ; ALU:alu1|Multiplier:multiplier_1|register[20] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 2.122      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                        ; Launch Clock ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.136 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -3.136 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -3.136 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -3.136 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -3.136 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -3.136 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -3.136 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -3.136 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -3.136 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -2.970 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.970 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.970 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.970 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.970 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.970 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.970 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.970 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.970 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.970 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.798 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -2.798 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -2.798 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -2.798 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -2.798 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -2.798 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -2.798 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -2.798 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -2.798 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.832      ;
; -2.632 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.632 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.632 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.632 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.632 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.632 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.632 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.632 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.632 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.632 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.657      ;
; -2.585 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.829      ;
; -2.585 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.829      ;
; -2.585 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.829      ;
; -2.585 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.829      ;
; -2.585 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.829      ;
; -2.585 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.829      ;
; -2.585 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.829      ;
; -2.585 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.829      ;
; -2.585 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.628      ; 6.829      ;
; -2.580 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.629      ; 6.830      ;
; -2.580 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.629      ; 6.830      ;
; -2.580 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.629      ; 6.830      ;
; -2.580 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.629      ; 6.830      ;
; -2.580 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.629      ; 6.830      ;
; -2.580 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.629      ; 6.830      ;
; -2.580 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.629      ; 6.830      ;
; -2.580 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.629      ; 6.830      ;
; -2.580 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.629      ; 6.830      ;
; -2.419 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.654      ;
; -2.419 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.654      ;
; -2.419 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.654      ;
; -2.419 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.654      ;
; -2.419 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.654      ;
; -2.419 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.654      ;
; -2.419 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.654      ;
; -2.419 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.654      ;
; -2.419 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.654      ;
; -2.419 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.619      ; 6.654      ;
; -2.414 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.620      ; 6.655      ;
; -2.414 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.620      ; 6.655      ;
; -2.414 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.620      ; 6.655      ;
; -2.414 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.620      ; 6.655      ;
; -2.414 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.620      ; 6.655      ;
; -2.414 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.620      ; 6.655      ;
; -2.414 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.620      ; 6.655      ;
; -2.414 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.620      ; 6.655      ;
; -2.414 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.620      ; 6.655      ;
; -2.414 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.620      ; 6.655      ;
; -2.409 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.409 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.409 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.409 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.409 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.409 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.409 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.409 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.409 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.846      ; 6.657      ;
; -2.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.846      ; 6.657      ;
; -2.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.846      ; 6.657      ;
; -2.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.846      ; 6.657      ;
; -2.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.846      ; 6.657      ;
; -2.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.846      ; 6.657      ;
; -2.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.846      ; 6.657      ;
; -2.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.846      ; 6.657      ;
; -2.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.846      ; 6.657      ;
; -2.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.846      ; 6.657      ;
; -2.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
; -2.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 5.855      ; 6.832      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                        ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.362 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 9.664      ; 5.536      ;
; -4.362 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 9.663      ; 5.535      ;
; -4.359 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 9.663      ; 5.538      ;
; -4.359 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 9.663      ; 5.538      ;
; -3.862 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 9.664      ; 5.536      ;
; -3.862 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 9.663      ; 5.535      ;
; -3.859 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 9.663      ; 5.538      ;
; -3.859 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 9.663      ; 5.538      ;
; -3.113 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.415      ; 5.536      ;
; -3.113 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.414      ; 5.535      ;
; -3.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.414      ; 5.538      ;
; -3.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.414      ; 5.538      ;
; -2.613 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.415      ; 5.536      ;
; -2.613 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.414      ; 5.535      ;
; -2.610 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.414      ; 5.538      ;
; -2.610 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.414      ; 5.538      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.182      ; 5.536      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.535      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.182      ; 5.536      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.182      ; 5.536      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.182      ; 5.536      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.182      ; 5.536      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.182      ; 5.536      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.182      ; 5.536      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.182      ; 5.536      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.182      ; 5.536      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.535      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.535      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.535      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.535      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.535      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.535      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.535      ;
; -0.146 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.535      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; -0.143 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.181      ; 5.538      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.173      ; 6.091      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.090      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.173      ; 6.091      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.173      ; 6.091      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.173      ; 6.091      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.173      ; 6.091      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.173      ; 6.091      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.173      ; 6.091      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.173      ; 6.091      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.173      ; 6.091      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.173      ; 6.091      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.090      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.090      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.090      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.090      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.090      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.090      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.090      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.090      ;
; 0.418  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.090      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.421  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 6.172      ; 6.093      ;
; 0.603  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.933      ; 5.536      ;
; 0.603  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.932      ; 5.535      ;
; 0.603  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.933      ; 5.536      ;
; 0.603  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.933      ; 5.536      ;
; 0.603  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.933      ; 5.536      ;
; 0.603  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.933      ; 5.536      ;
; 0.603  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.933      ; 5.536      ;
; 0.603  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.933      ; 5.536      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg5 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock2'                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clock2 ; Rise       ; clock2                                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[0]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[0]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[10]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[10]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[11]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[11]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[12]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[12]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[13]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[13]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[14]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[14]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[15]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[15]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[16]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[16]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[17]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[17]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[18]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[18]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[19]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[19]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[1]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[1]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[20]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[20]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[21]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[21]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[22]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[22]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[23]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[23]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[24]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[24]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[25]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[25]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[26]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[26]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[27]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[27]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[28]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[28]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[29]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[29]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[2]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[2]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[30]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[30]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[31]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[31]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[3]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[3]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[4]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[4]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[5]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[5]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[6]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[6]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[7]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[7]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[8]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[8]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[9]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[9]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|done        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|done        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|estado[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|estado[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|load        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|load        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[17] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[17] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[18] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[18] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[19] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[19] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[20] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[20] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[21] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[21] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[22] ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------+
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.AND_192                               ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.AND_192                               ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.MULT_200                              ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.MULT_200                              ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.OR_184                                ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.OR_184                                ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.SUB_208                               ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.SUB_208                               ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.AND_192|dataa                                 ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.AND_192|dataa                                 ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.MULT_200|dataa                                ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.MULT_200|dataa                                ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.OR_184|dataa                                  ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.OR_184|dataa                                  ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.SUB_208|dataa                                 ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.SUB_208|dataa                                 ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|combout                                       ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|combout                                       ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0clkctrl|inclk[0]                               ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0clkctrl|inclk[0]                               ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0clkctrl|outclk                                 ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0clkctrl|outclk                                 ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|combout                                       ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|combout                                       ;
; 0.174 ; 0.174        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datac                                         ;
; 0.174 ; 0.174        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datac                                         ;
; 0.196 ; 0.196        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.AND_192                               ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.AND_192                               ;
; 0.196 ; 0.196        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.MULT_200                              ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.MULT_200                              ;
; 0.196 ; 0.196        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.OR_184                                ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.OR_184                                ;
; 0.196 ; 0.196        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.SUB_208                               ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.SUB_208                               ;
; 0.196 ; 0.196        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.AND_192|dataa                                 ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.AND_192|dataa                                 ;
; 0.196 ; 0.196        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.MULT_200|dataa                                ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.MULT_200|dataa                                ;
; 0.196 ; 0.196        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.OR_184|dataa                                  ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.OR_184|dataa                                  ;
; 0.196 ; 0.196        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.SUB_208|dataa                                 ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.SUB_208|dataa                                 ;
; 0.196 ; 0.196        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0clkctrl|inclk[0]                               ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0clkctrl|inclk[0]                               ;
; 0.196 ; 0.196        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0clkctrl|outclk                                 ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0clkctrl|outclk                                 ;
; 0.196 ; 0.196        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0|combout                                       ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0|combout                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|dataa                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|dataa                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datad                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datad                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[3] ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 3.983 ; 3.983 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.282 ; 0.282 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                       ;
+------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; aluOut[*]        ; clock                                                                                                       ; 16.834 ; 16.834 ; Rise       ; clock                                                                                                       ;
;  aluOut[0]       ; clock                                                                                                       ; 12.341 ; 12.341 ; Rise       ; clock                                                                                                       ;
;  aluOut[1]       ; clock                                                                                                       ; 12.686 ; 12.686 ; Rise       ; clock                                                                                                       ;
;  aluOut[2]       ; clock                                                                                                       ; 12.938 ; 12.938 ; Rise       ; clock                                                                                                       ;
;  aluOut[3]       ; clock                                                                                                       ; 12.953 ; 12.953 ; Rise       ; clock                                                                                                       ;
;  aluOut[4]       ; clock                                                                                                       ; 13.217 ; 13.217 ; Rise       ; clock                                                                                                       ;
;  aluOut[5]       ; clock                                                                                                       ; 13.895 ; 13.895 ; Rise       ; clock                                                                                                       ;
;  aluOut[6]       ; clock                                                                                                       ; 12.987 ; 12.987 ; Rise       ; clock                                                                                                       ;
;  aluOut[7]       ; clock                                                                                                       ; 13.251 ; 13.251 ; Rise       ; clock                                                                                                       ;
;  aluOut[8]       ; clock                                                                                                       ; 13.596 ; 13.596 ; Rise       ; clock                                                                                                       ;
;  aluOut[9]       ; clock                                                                                                       ; 13.709 ; 13.709 ; Rise       ; clock                                                                                                       ;
;  aluOut[10]      ; clock                                                                                                       ; 14.252 ; 14.252 ; Rise       ; clock                                                                                                       ;
;  aluOut[11]      ; clock                                                                                                       ; 14.413 ; 14.413 ; Rise       ; clock                                                                                                       ;
;  aluOut[12]      ; clock                                                                                                       ; 14.252 ; 14.252 ; Rise       ; clock                                                                                                       ;
;  aluOut[13]      ; clock                                                                                                       ; 14.421 ; 14.421 ; Rise       ; clock                                                                                                       ;
;  aluOut[14]      ; clock                                                                                                       ; 14.778 ; 14.778 ; Rise       ; clock                                                                                                       ;
;  aluOut[15]      ; clock                                                                                                       ; 14.574 ; 14.574 ; Rise       ; clock                                                                                                       ;
;  aluOut[16]      ; clock                                                                                                       ; 14.852 ; 14.852 ; Rise       ; clock                                                                                                       ;
;  aluOut[17]      ; clock                                                                                                       ; 15.295 ; 15.295 ; Rise       ; clock                                                                                                       ;
;  aluOut[18]      ; clock                                                                                                       ; 15.974 ; 15.974 ; Rise       ; clock                                                                                                       ;
;  aluOut[19]      ; clock                                                                                                       ; 14.800 ; 14.800 ; Rise       ; clock                                                                                                       ;
;  aluOut[20]      ; clock                                                                                                       ; 16.175 ; 16.175 ; Rise       ; clock                                                                                                       ;
;  aluOut[21]      ; clock                                                                                                       ; 15.995 ; 15.995 ; Rise       ; clock                                                                                                       ;
;  aluOut[22]      ; clock                                                                                                       ; 15.607 ; 15.607 ; Rise       ; clock                                                                                                       ;
;  aluOut[23]      ; clock                                                                                                       ; 16.395 ; 16.395 ; Rise       ; clock                                                                                                       ;
;  aluOut[24]      ; clock                                                                                                       ; 15.463 ; 15.463 ; Rise       ; clock                                                                                                       ;
;  aluOut[25]      ; clock                                                                                                       ; 14.906 ; 14.906 ; Rise       ; clock                                                                                                       ;
;  aluOut[26]      ; clock                                                                                                       ; 16.013 ; 16.013 ; Rise       ; clock                                                                                                       ;
;  aluOut[27]      ; clock                                                                                                       ; 15.181 ; 15.181 ; Rise       ; clock                                                                                                       ;
;  aluOut[28]      ; clock                                                                                                       ; 15.877 ; 15.877 ; Rise       ; clock                                                                                                       ;
;  aluOut[29]      ; clock                                                                                                       ; 16.834 ; 16.834 ; Rise       ; clock                                                                                                       ;
;  aluOut[30]      ; clock                                                                                                       ; 15.935 ; 15.935 ; Rise       ; clock                                                                                                       ;
;  aluOut[31]      ; clock                                                                                                       ; 15.243 ; 15.243 ; Rise       ; clock                                                                                                       ;
; mux1Out[*]       ; clock                                                                                                       ; 12.217 ; 12.217 ; Rise       ; clock                                                                                                       ;
;  mux1Out[0]      ; clock                                                                                                       ; 9.946  ; 9.946  ; Rise       ; clock                                                                                                       ;
;  mux1Out[1]      ; clock                                                                                                       ; 10.973 ; 10.973 ; Rise       ; clock                                                                                                       ;
;  mux1Out[2]      ; clock                                                                                                       ; 10.431 ; 10.431 ; Rise       ; clock                                                                                                       ;
;  mux1Out[3]      ; clock                                                                                                       ; 10.473 ; 10.473 ; Rise       ; clock                                                                                                       ;
;  mux1Out[4]      ; clock                                                                                                       ; 9.110  ; 9.110  ; Rise       ; clock                                                                                                       ;
;  mux1Out[5]      ; clock                                                                                                       ; 9.522  ; 9.522  ; Rise       ; clock                                                                                                       ;
;  mux1Out[6]      ; clock                                                                                                       ; 10.252 ; 10.252 ; Rise       ; clock                                                                                                       ;
;  mux1Out[7]      ; clock                                                                                                       ; 9.962  ; 9.962  ; Rise       ; clock                                                                                                       ;
;  mux1Out[8]      ; clock                                                                                                       ; 9.492  ; 9.492  ; Rise       ; clock                                                                                                       ;
;  mux1Out[9]      ; clock                                                                                                       ; 9.986  ; 9.986  ; Rise       ; clock                                                                                                       ;
;  mux1Out[10]     ; clock                                                                                                       ; 10.623 ; 10.623 ; Rise       ; clock                                                                                                       ;
;  mux1Out[11]     ; clock                                                                                                       ; 9.332  ; 9.332  ; Rise       ; clock                                                                                                       ;
;  mux1Out[12]     ; clock                                                                                                       ; 11.170 ; 11.170 ; Rise       ; clock                                                                                                       ;
;  mux1Out[13]     ; clock                                                                                                       ; 10.893 ; 10.893 ; Rise       ; clock                                                                                                       ;
;  mux1Out[14]     ; clock                                                                                                       ; 10.377 ; 10.377 ; Rise       ; clock                                                                                                       ;
;  mux1Out[15]     ; clock                                                                                                       ; 11.027 ; 11.027 ; Rise       ; clock                                                                                                       ;
;  mux1Out[16]     ; clock                                                                                                       ; 11.122 ; 11.122 ; Rise       ; clock                                                                                                       ;
;  mux1Out[17]     ; clock                                                                                                       ; 11.085 ; 11.085 ; Rise       ; clock                                                                                                       ;
;  mux1Out[18]     ; clock                                                                                                       ; 10.067 ; 10.067 ; Rise       ; clock                                                                                                       ;
;  mux1Out[19]     ; clock                                                                                                       ; 10.189 ; 10.189 ; Rise       ; clock                                                                                                       ;
;  mux1Out[20]     ; clock                                                                                                       ; 11.303 ; 11.303 ; Rise       ; clock                                                                                                       ;
;  mux1Out[21]     ; clock                                                                                                       ; 9.919  ; 9.919  ; Rise       ; clock                                                                                                       ;
;  mux1Out[22]     ; clock                                                                                                       ; 11.620 ; 11.620 ; Rise       ; clock                                                                                                       ;
;  mux1Out[23]     ; clock                                                                                                       ; 9.779  ; 9.779  ; Rise       ; clock                                                                                                       ;
;  mux1Out[24]     ; clock                                                                                                       ; 9.242  ; 9.242  ; Rise       ; clock                                                                                                       ;
;  mux1Out[25]     ; clock                                                                                                       ; 10.765 ; 10.765 ; Rise       ; clock                                                                                                       ;
;  mux1Out[26]     ; clock                                                                                                       ; 10.028 ; 10.028 ; Rise       ; clock                                                                                                       ;
;  mux1Out[27]     ; clock                                                                                                       ; 10.515 ; 10.515 ; Rise       ; clock                                                                                                       ;
;  mux1Out[28]     ; clock                                                                                                       ; 10.487 ; 10.487 ; Rise       ; clock                                                                                                       ;
;  mux1Out[29]     ; clock                                                                                                       ; 12.217 ; 12.217 ; Rise       ; clock                                                                                                       ;
;  mux1Out[30]     ; clock                                                                                                       ; 9.598  ; 9.598  ; Rise       ; clock                                                                                                       ;
;  mux1Out[31]     ; clock                                                                                                       ; 9.683  ; 9.683  ; Rise       ; clock                                                                                                       ;
; mux2Out[*]       ; clock                                                                                                       ; 11.961 ; 11.961 ; Rise       ; clock                                                                                                       ;
;  mux2Out[0]      ; clock                                                                                                       ; 11.280 ; 11.280 ; Rise       ; clock                                                                                                       ;
;  mux2Out[1]      ; clock                                                                                                       ; 11.664 ; 11.664 ; Rise       ; clock                                                                                                       ;
;  mux2Out[2]      ; clock                                                                                                       ; 10.911 ; 10.911 ; Rise       ; clock                                                                                                       ;
;  mux2Out[3]      ; clock                                                                                                       ; 9.964  ; 9.964  ; Rise       ; clock                                                                                                       ;
;  mux2Out[4]      ; clock                                                                                                       ; 11.302 ; 11.302 ; Rise       ; clock                                                                                                       ;
;  mux2Out[5]      ; clock                                                                                                       ; 9.726  ; 9.726  ; Rise       ; clock                                                                                                       ;
;  mux2Out[6]      ; clock                                                                                                       ; 10.507 ; 10.507 ; Rise       ; clock                                                                                                       ;
;  mux2Out[7]      ; clock                                                                                                       ; 10.444 ; 10.444 ; Rise       ; clock                                                                                                       ;
;  mux2Out[8]      ; clock                                                                                                       ; 10.642 ; 10.642 ; Rise       ; clock                                                                                                       ;
;  mux2Out[9]      ; clock                                                                                                       ; 11.961 ; 11.961 ; Rise       ; clock                                                                                                       ;
;  mux2Out[10]     ; clock                                                                                                       ; 10.602 ; 10.602 ; Rise       ; clock                                                                                                       ;
;  mux2Out[11]     ; clock                                                                                                       ; 10.830 ; 10.830 ; Rise       ; clock                                                                                                       ;
;  mux2Out[12]     ; clock                                                                                                       ; 10.795 ; 10.795 ; Rise       ; clock                                                                                                       ;
;  mux2Out[13]     ; clock                                                                                                       ; 11.435 ; 11.435 ; Rise       ; clock                                                                                                       ;
;  mux2Out[14]     ; clock                                                                                                       ; 10.540 ; 10.540 ; Rise       ; clock                                                                                                       ;
;  mux2Out[15]     ; clock                                                                                                       ; 10.345 ; 10.345 ; Rise       ; clock                                                                                                       ;
;  mux2Out[16]     ; clock                                                                                                       ; 10.981 ; 10.981 ; Rise       ; clock                                                                                                       ;
;  mux2Out[17]     ; clock                                                                                                       ; 11.251 ; 11.251 ; Rise       ; clock                                                                                                       ;
;  mux2Out[18]     ; clock                                                                                                       ; 10.200 ; 10.200 ; Rise       ; clock                                                                                                       ;
;  mux2Out[19]     ; clock                                                                                                       ; 9.997  ; 9.997  ; Rise       ; clock                                                                                                       ;
;  mux2Out[20]     ; clock                                                                                                       ; 11.887 ; 11.887 ; Rise       ; clock                                                                                                       ;
;  mux2Out[21]     ; clock                                                                                                       ; 10.270 ; 10.270 ; Rise       ; clock                                                                                                       ;
;  mux2Out[22]     ; clock                                                                                                       ; 11.191 ; 11.191 ; Rise       ; clock                                                                                                       ;
;  mux2Out[23]     ; clock                                                                                                       ; 9.673  ; 9.673  ; Rise       ; clock                                                                                                       ;
;  mux2Out[24]     ; clock                                                                                                       ; 11.031 ; 11.031 ; Rise       ; clock                                                                                                       ;
;  mux2Out[25]     ; clock                                                                                                       ; 10.610 ; 10.610 ; Rise       ; clock                                                                                                       ;
;  mux2Out[26]     ; clock                                                                                                       ; 10.570 ; 10.570 ; Rise       ; clock                                                                                                       ;
;  mux2Out[27]     ; clock                                                                                                       ; 10.390 ; 10.390 ; Rise       ; clock                                                                                                       ;
;  mux2Out[28]     ; clock                                                                                                       ; 10.528 ; 10.528 ; Rise       ; clock                                                                                                       ;
;  mux2Out[29]     ; clock                                                                                                       ; 10.248 ; 10.248 ; Rise       ; clock                                                                                                       ;
;  mux2Out[30]     ; clock                                                                                                       ; 11.641 ; 11.641 ; Rise       ; clock                                                                                                       ;
;  mux2Out[31]     ; clock                                                                                                       ; 10.616 ; 10.616 ; Rise       ; clock                                                                                                       ;
; rawData[*]       ; clock                                                                                                       ; 13.198 ; 13.198 ; Rise       ; clock                                                                                                       ;
;  rawData[0]      ; clock                                                                                                       ; 11.732 ; 11.732 ; Rise       ; clock                                                                                                       ;
;  rawData[1]      ; clock                                                                                                       ; 11.039 ; 11.039 ; Rise       ; clock                                                                                                       ;
;  rawData[2]      ; clock                                                                                                       ; 11.222 ; 11.222 ; Rise       ; clock                                                                                                       ;
;  rawData[3]      ; clock                                                                                                       ; 10.956 ; 10.956 ; Rise       ; clock                                                                                                       ;
;  rawData[4]      ; clock                                                                                                       ; 11.640 ; 11.640 ; Rise       ; clock                                                                                                       ;
;  rawData[5]      ; clock                                                                                                       ; 10.944 ; 10.944 ; Rise       ; clock                                                                                                       ;
;  rawData[6]      ; clock                                                                                                       ; 12.390 ; 12.390 ; Rise       ; clock                                                                                                       ;
;  rawData[7]      ; clock                                                                                                       ; 11.440 ; 11.440 ; Rise       ; clock                                                                                                       ;
;  rawData[8]      ; clock                                                                                                       ; 12.165 ; 12.165 ; Rise       ; clock                                                                                                       ;
;  rawData[9]      ; clock                                                                                                       ; 11.180 ; 11.180 ; Rise       ; clock                                                                                                       ;
;  rawData[10]     ; clock                                                                                                       ; 11.517 ; 11.517 ; Rise       ; clock                                                                                                       ;
;  rawData[11]     ; clock                                                                                                       ; 12.585 ; 12.585 ; Rise       ; clock                                                                                                       ;
;  rawData[12]     ; clock                                                                                                       ; 11.358 ; 11.358 ; Rise       ; clock                                                                                                       ;
;  rawData[13]     ; clock                                                                                                       ; 11.726 ; 11.726 ; Rise       ; clock                                                                                                       ;
;  rawData[14]     ; clock                                                                                                       ; 13.198 ; 13.198 ; Rise       ; clock                                                                                                       ;
;  rawData[15]     ; clock                                                                                                       ; 11.524 ; 11.524 ; Rise       ; clock                                                                                                       ;
;  rawData[16]     ; clock                                                                                                       ; 12.507 ; 12.507 ; Rise       ; clock                                                                                                       ;
;  rawData[17]     ; clock                                                                                                       ; 12.323 ; 12.323 ; Rise       ; clock                                                                                                       ;
;  rawData[18]     ; clock                                                                                                       ; 12.662 ; 12.662 ; Rise       ; clock                                                                                                       ;
;  rawData[19]     ; clock                                                                                                       ; 12.435 ; 12.435 ; Rise       ; clock                                                                                                       ;
;  rawData[20]     ; clock                                                                                                       ; 11.050 ; 11.050 ; Rise       ; clock                                                                                                       ;
;  rawData[21]     ; clock                                                                                                       ; 11.016 ; 11.016 ; Rise       ; clock                                                                                                       ;
;  rawData[22]     ; clock                                                                                                       ; 11.226 ; 11.226 ; Rise       ; clock                                                                                                       ;
;  rawData[23]     ; clock                                                                                                       ; 11.200 ; 11.200 ; Rise       ; clock                                                                                                       ;
;  rawData[24]     ; clock                                                                                                       ; 11.267 ; 11.267 ; Rise       ; clock                                                                                                       ;
;  rawData[25]     ; clock                                                                                                       ; 10.916 ; 10.916 ; Rise       ; clock                                                                                                       ;
;  rawData[26]     ; clock                                                                                                       ; 12.098 ; 12.098 ; Rise       ; clock                                                                                                       ;
;  rawData[27]     ; clock                                                                                                       ; 11.936 ; 11.936 ; Rise       ; clock                                                                                                       ;
;  rawData[28]     ; clock                                                                                                       ; 12.893 ; 12.893 ; Rise       ; clock                                                                                                       ;
;  rawData[29]     ; clock                                                                                                       ; 11.743 ; 11.743 ; Rise       ; clock                                                                                                       ;
;  rawData[30]     ; clock                                                                                                       ; 12.006 ; 12.006 ; Rise       ; clock                                                                                                       ;
;  rawData[31]     ; clock                                                                                                       ; 11.740 ; 11.740 ; Rise       ; clock                                                                                                       ;
; readyData[*]     ; clock                                                                                                       ; 12.869 ; 12.869 ; Rise       ; clock                                                                                                       ;
;  readyData[7]    ; clock                                                                                                       ; 12.585 ; 12.585 ; Rise       ; clock                                                                                                       ;
;  readyData[8]    ; clock                                                                                                       ; 11.358 ; 11.358 ; Rise       ; clock                                                                                                       ;
;  readyData[9]    ; clock                                                                                                       ; 11.716 ; 11.716 ; Rise       ; clock                                                                                                       ;
;  readyData[10]   ; clock                                                                                                       ; 12.869 ; 12.869 ; Rise       ; clock                                                                                                       ;
;  readyData[11]   ; clock                                                                                                       ; 11.494 ; 11.494 ; Rise       ; clock                                                                                                       ;
;  readyData[12]   ; clock                                                                                                       ; 12.477 ; 12.477 ; Rise       ; clock                                                                                                       ;
;  readyData[13]   ; clock                                                                                                       ; 12.333 ; 12.333 ; Rise       ; clock                                                                                                       ;
;  readyData[14]   ; clock                                                                                                       ; 12.662 ; 12.662 ; Rise       ; clock                                                                                                       ;
;  readyData[15]   ; clock                                                                                                       ; 12.415 ; 12.415 ; Rise       ; clock                                                                                                       ;
;  readyData[16]   ; clock                                                                                                       ; 11.397 ; 11.397 ; Rise       ; clock                                                                                                       ;
;  readyData[17]   ; clock                                                                                                       ; 11.046 ; 11.046 ; Rise       ; clock                                                                                                       ;
;  readyData[18]   ; clock                                                                                                       ; 11.226 ; 11.226 ; Rise       ; clock                                                                                                       ;
;  readyData[19]   ; clock                                                                                                       ; 11.210 ; 11.210 ; Rise       ; clock                                                                                                       ;
;  readyData[20]   ; clock                                                                                                       ; 11.247 ; 11.247 ; Rise       ; clock                                                                                                       ;
;  readyData[21]   ; clock                                                                                                       ; 10.920 ; 10.920 ; Rise       ; clock                                                                                                       ;
; regCtrR1Out[*]   ; clock                                                                                                       ; 9.032  ; 9.032  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[0]  ; clock                                                                                                       ; 8.250  ; 8.250  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[1]  ; clock                                                                                                       ; 8.438  ; 8.438  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[2]  ; clock                                                                                                       ; 7.913  ; 7.913  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[3]  ; clock                                                                                                       ; 8.421  ; 8.421  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[4]  ; clock                                                                                                       ; 8.420  ; 8.420  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[5]  ; clock                                                                                                       ; 8.440  ; 8.440  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[6]  ; clock                                                                                                       ; 9.032  ; 9.032  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[7]  ; clock                                                                                                       ; 8.841  ; 8.841  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[8]  ; clock                                                                                                       ; 8.415  ; 8.415  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[9]  ; clock                                                                                                       ; 8.387  ; 8.387  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[10] ; clock                                                                                                       ; 8.554  ; 8.554  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[11] ; clock                                                                                                       ; 8.462  ; 8.462  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[12] ; clock                                                                                                       ; 6.905  ; 6.905  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[13] ; clock                                                                                                       ; 6.960  ; 6.960  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[14] ; clock                                                                                                       ; 6.566  ; 6.566  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[15] ; clock                                                                                                       ; 6.562  ; 6.562  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[16] ; clock                                                                                                       ; 7.899  ; 7.899  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[17] ; clock                                                                                                       ; 7.065  ; 7.065  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[18] ; clock                                                                                                       ; 7.411  ; 7.411  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[19] ; clock                                                                                                       ; 7.294  ; 7.294  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[20] ; clock                                                                                                       ; 7.450  ; 7.450  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[21] ; clock                                                                                                       ; 7.051  ; 7.051  ; Rise       ; clock                                                                                                       ;
; regCtrR3Out[*]   ; clock                                                                                                       ; 9.684  ; 9.684  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[0]  ; clock                                                                                                       ; 8.130  ; 8.130  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[1]  ; clock                                                                                                       ; 7.327  ; 7.327  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[2]  ; clock                                                                                                       ; 8.608  ; 8.608  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[3]  ; clock                                                                                                       ; 8.364  ; 8.364  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[4]  ; clock                                                                                                       ; 7.964  ; 7.964  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[5]  ; clock                                                                                                       ; 8.843  ; 8.843  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[6]  ; clock                                                                                                       ; 8.160  ; 8.160  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[7]  ; clock                                                                                                       ; 8.009  ; 8.009  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[8]  ; clock                                                                                                       ; 8.928  ; 8.928  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[9]  ; clock                                                                                                       ; 8.538  ; 8.538  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[10] ; clock                                                                                                       ; 8.544  ; 8.544  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[11] ; clock                                                                                                       ; 8.510  ; 8.510  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[12] ; clock                                                                                                       ; 6.860  ; 6.860  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[13] ; clock                                                                                                       ; 6.950  ; 6.950  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[14] ; clock                                                                                                       ; 6.568  ; 6.568  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[15] ; clock                                                                                                       ; 6.514  ; 6.514  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[16] ; clock                                                                                                       ; 9.684  ; 9.684  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[17] ; clock                                                                                                       ; 8.500  ; 8.500  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[18] ; clock                                                                                                       ; 7.888  ; 7.888  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[19] ; clock                                                                                                       ; 8.484  ; 8.484  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[20] ; clock                                                                                                       ; 7.760  ; 7.760  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[21] ; clock                                                                                                       ; 8.220  ; 8.220  ; Rise       ; clock                                                                                                       ;
; regsOutA[*]      ; clock                                                                                                       ; 9.449  ; 9.449  ; Rise       ; clock                                                                                                       ;
;  regsOutA[0]     ; clock                                                                                                       ; 9.182  ; 9.182  ; Rise       ; clock                                                                                                       ;
;  regsOutA[1]     ; clock                                                                                                       ; 8.845  ; 8.845  ; Rise       ; clock                                                                                                       ;
;  regsOutA[2]     ; clock                                                                                                       ; 8.341  ; 8.341  ; Rise       ; clock                                                                                                       ;
;  regsOutA[3]     ; clock                                                                                                       ; 9.449  ; 9.449  ; Rise       ; clock                                                                                                       ;
;  regsOutA[4]     ; clock                                                                                                       ; 8.314  ; 8.314  ; Rise       ; clock                                                                                                       ;
;  regsOutA[5]     ; clock                                                                                                       ; 8.885  ; 8.885  ; Rise       ; clock                                                                                                       ;
;  regsOutA[6]     ; clock                                                                                                       ; 8.885  ; 8.885  ; Rise       ; clock                                                                                                       ;
;  regsOutA[7]     ; clock                                                                                                       ; 8.631  ; 8.631  ; Rise       ; clock                                                                                                       ;
;  regsOutA[8]     ; clock                                                                                                       ; 8.303  ; 8.303  ; Rise       ; clock                                                                                                       ;
;  regsOutA[9]     ; clock                                                                                                       ; 7.969  ; 7.969  ; Rise       ; clock                                                                                                       ;
;  regsOutA[10]    ; clock                                                                                                       ; 8.848  ; 8.848  ; Rise       ; clock                                                                                                       ;
;  regsOutA[11]    ; clock                                                                                                       ; 8.766  ; 8.766  ; Rise       ; clock                                                                                                       ;
;  regsOutA[12]    ; clock                                                                                                       ; 8.790  ; 8.790  ; Rise       ; clock                                                                                                       ;
;  regsOutA[13]    ; clock                                                                                                       ; 9.161  ; 9.161  ; Rise       ; clock                                                                                                       ;
;  regsOutA[14]    ; clock                                                                                                       ; 7.468  ; 7.468  ; Rise       ; clock                                                                                                       ;
;  regsOutA[15]    ; clock                                                                                                       ; 9.295  ; 9.295  ; Rise       ; clock                                                                                                       ;
;  regsOutA[16]    ; clock                                                                                                       ; 8.431  ; 8.431  ; Rise       ; clock                                                                                                       ;
;  regsOutA[17]    ; clock                                                                                                       ; 8.830  ; 8.830  ; Rise       ; clock                                                                                                       ;
;  regsOutA[18]    ; clock                                                                                                       ; 8.650  ; 8.650  ; Rise       ; clock                                                                                                       ;
;  regsOutA[19]    ; clock                                                                                                       ; 9.175  ; 9.175  ; Rise       ; clock                                                                                                       ;
;  regsOutA[20]    ; clock                                                                                                       ; 9.073  ; 9.073  ; Rise       ; clock                                                                                                       ;
;  regsOutA[21]    ; clock                                                                                                       ; 8.827  ; 8.827  ; Rise       ; clock                                                                                                       ;
;  regsOutA[22]    ; clock                                                                                                       ; 9.109  ; 9.109  ; Rise       ; clock                                                                                                       ;
;  regsOutA[23]    ; clock                                                                                                       ; 8.843  ; 8.843  ; Rise       ; clock                                                                                                       ;
;  regsOutA[24]    ; clock                                                                                                       ; 8.111  ; 8.111  ; Rise       ; clock                                                                                                       ;
;  regsOutA[25]    ; clock                                                                                                       ; 8.511  ; 8.511  ; Rise       ; clock                                                                                                       ;
;  regsOutA[26]    ; clock                                                                                                       ; 9.082  ; 9.082  ; Rise       ; clock                                                                                                       ;
;  regsOutA[27]    ; clock                                                                                                       ; 8.872  ; 8.872  ; Rise       ; clock                                                                                                       ;
;  regsOutA[28]    ; clock                                                                                                       ; 8.409  ; 8.409  ; Rise       ; clock                                                                                                       ;
;  regsOutA[29]    ; clock                                                                                                       ; 8.451  ; 8.451  ; Rise       ; clock                                                                                                       ;
;  regsOutA[30]    ; clock                                                                                                       ; 8.481  ; 8.481  ; Rise       ; clock                                                                                                       ;
;  regsOutA[31]    ; clock                                                                                                       ; 8.021  ; 8.021  ; Rise       ; clock                                                                                                       ;
; regsOutB[*]      ; clock                                                                                                       ; 10.390 ; 10.390 ; Rise       ; clock                                                                                                       ;
;  regsOutB[0]     ; clock                                                                                                       ; 8.557  ; 8.557  ; Rise       ; clock                                                                                                       ;
;  regsOutB[1]     ; clock                                                                                                       ; 9.135  ; 9.135  ; Rise       ; clock                                                                                                       ;
;  regsOutB[2]     ; clock                                                                                                       ; 9.785  ; 9.785  ; Rise       ; clock                                                                                                       ;
;  regsOutB[3]     ; clock                                                                                                       ; 9.367  ; 9.367  ; Rise       ; clock                                                                                                       ;
;  regsOutB[4]     ; clock                                                                                                       ; 7.904  ; 7.904  ; Rise       ; clock                                                                                                       ;
;  regsOutB[5]     ; clock                                                                                                       ; 9.217  ; 9.217  ; Rise       ; clock                                                                                                       ;
;  regsOutB[6]     ; clock                                                                                                       ; 8.887  ; 8.887  ; Rise       ; clock                                                                                                       ;
;  regsOutB[7]     ; clock                                                                                                       ; 8.276  ; 8.276  ; Rise       ; clock                                                                                                       ;
;  regsOutB[8]     ; clock                                                                                                       ; 8.547  ; 8.547  ; Rise       ; clock                                                                                                       ;
;  regsOutB[9]     ; clock                                                                                                       ; 8.567  ; 8.567  ; Rise       ; clock                                                                                                       ;
;  regsOutB[10]    ; clock                                                                                                       ; 8.217  ; 8.217  ; Rise       ; clock                                                                                                       ;
;  regsOutB[11]    ; clock                                                                                                       ; 8.086  ; 8.086  ; Rise       ; clock                                                                                                       ;
;  regsOutB[12]    ; clock                                                                                                       ; 8.807  ; 8.807  ; Rise       ; clock                                                                                                       ;
;  regsOutB[13]    ; clock                                                                                                       ; 8.354  ; 8.354  ; Rise       ; clock                                                                                                       ;
;  regsOutB[14]    ; clock                                                                                                       ; 8.431  ; 8.431  ; Rise       ; clock                                                                                                       ;
;  regsOutB[15]    ; clock                                                                                                       ; 8.323  ; 8.323  ; Rise       ; clock                                                                                                       ;
;  regsOutB[16]    ; clock                                                                                                       ; 8.802  ; 8.802  ; Rise       ; clock                                                                                                       ;
;  regsOutB[17]    ; clock                                                                                                       ; 8.772  ; 8.772  ; Rise       ; clock                                                                                                       ;
;  regsOutB[18]    ; clock                                                                                                       ; 8.920  ; 8.920  ; Rise       ; clock                                                                                                       ;
;  regsOutB[19]    ; clock                                                                                                       ; 8.778  ; 8.778  ; Rise       ; clock                                                                                                       ;
;  regsOutB[20]    ; clock                                                                                                       ; 8.010  ; 8.010  ; Rise       ; clock                                                                                                       ;
;  regsOutB[21]    ; clock                                                                                                       ; 9.021  ; 9.021  ; Rise       ; clock                                                                                                       ;
;  regsOutB[22]    ; clock                                                                                                       ; 9.024  ; 9.024  ; Rise       ; clock                                                                                                       ;
;  regsOutB[23]    ; clock                                                                                                       ; 8.761  ; 8.761  ; Rise       ; clock                                                                                                       ;
;  regsOutB[24]    ; clock                                                                                                       ; 10.390 ; 10.390 ; Rise       ; clock                                                                                                       ;
;  regsOutB[25]    ; clock                                                                                                       ; 7.982  ; 7.982  ; Rise       ; clock                                                                                                       ;
;  regsOutB[26]    ; clock                                                                                                       ; 8.321  ; 8.321  ; Rise       ; clock                                                                                                       ;
;  regsOutB[27]    ; clock                                                                                                       ; 8.157  ; 8.157  ; Rise       ; clock                                                                                                       ;
;  regsOutB[28]    ; clock                                                                                                       ; 8.199  ; 8.199  ; Rise       ; clock                                                                                                       ;
;  regsOutB[29]    ; clock                                                                                                       ; 8.382  ; 8.382  ; Rise       ; clock                                                                                                       ;
;  regsOutB[30]    ; clock                                                                                                       ; 8.009  ; 8.009  ; Rise       ; clock                                                                                                       ;
;  regsOutB[31]    ; clock                                                                                                       ; 9.391  ; 9.391  ; Rise       ; clock                                                                                                       ;
; aluOut[*]        ; clock2                                                                                                      ; 10.856 ; 10.856 ; Rise       ; clock2                                                                                                      ;
;  aluOut[0]       ; clock2                                                                                                      ; 8.694  ; 8.694  ; Rise       ; clock2                                                                                                      ;
;  aluOut[1]       ; clock2                                                                                                      ; 8.988  ; 8.988  ; Rise       ; clock2                                                                                                      ;
;  aluOut[2]       ; clock2                                                                                                      ; 9.207  ; 9.207  ; Rise       ; clock2                                                                                                      ;
;  aluOut[3]       ; clock2                                                                                                      ; 9.225  ; 9.225  ; Rise       ; clock2                                                                                                      ;
;  aluOut[4]       ; clock2                                                                                                      ; 9.205  ; 9.205  ; Rise       ; clock2                                                                                                      ;
;  aluOut[5]       ; clock2                                                                                                      ; 9.184  ; 9.184  ; Rise       ; clock2                                                                                                      ;
;  aluOut[6]       ; clock2                                                                                                      ; 9.130  ; 9.130  ; Rise       ; clock2                                                                                                      ;
;  aluOut[7]       ; clock2                                                                                                      ; 8.926  ; 8.926  ; Rise       ; clock2                                                                                                      ;
;  aluOut[8]       ; clock2                                                                                                      ; 9.209  ; 9.209  ; Rise       ; clock2                                                                                                      ;
;  aluOut[9]       ; clock2                                                                                                      ; 9.236  ; 9.236  ; Rise       ; clock2                                                                                                      ;
;  aluOut[10]      ; clock2                                                                                                      ; 9.686  ; 9.686  ; Rise       ; clock2                                                                                                      ;
;  aluOut[11]      ; clock2                                                                                                      ; 9.694  ; 9.694  ; Rise       ; clock2                                                                                                      ;
;  aluOut[12]      ; clock2                                                                                                      ; 9.533  ; 9.533  ; Rise       ; clock2                                                                                                      ;
;  aluOut[13]      ; clock2                                                                                                      ; 9.593  ; 9.593  ; Rise       ; clock2                                                                                                      ;
;  aluOut[14]      ; clock2                                                                                                      ; 9.871  ; 9.871  ; Rise       ; clock2                                                                                                      ;
;  aluOut[15]      ; clock2                                                                                                      ; 9.511  ; 9.511  ; Rise       ; clock2                                                                                                      ;
;  aluOut[16]      ; clock2                                                                                                      ; 9.713  ; 9.713  ; Rise       ; clock2                                                                                                      ;
;  aluOut[17]      ; clock2                                                                                                      ; 10.072 ; 10.072 ; Rise       ; clock2                                                                                                      ;
;  aluOut[18]      ; clock2                                                                                                      ; 10.688 ; 10.688 ; Rise       ; clock2                                                                                                      ;
;  aluOut[19]      ; clock2                                                                                                      ; 9.416  ; 9.416  ; Rise       ; clock2                                                                                                      ;
;  aluOut[20]      ; clock2                                                                                                      ; 10.442 ; 10.442 ; Rise       ; clock2                                                                                                      ;
;  aluOut[21]      ; clock2                                                                                                      ; 10.856 ; 10.856 ; Rise       ; clock2                                                                                                      ;
;  aluOut[22]      ; clock2                                                                                                      ; 10.366 ; 10.366 ; Rise       ; clock2                                                                                                      ;
;  aluOut[23]      ; clock2                                                                                                      ; 10.622 ; 10.622 ; Rise       ; clock2                                                                                                      ;
;  aluOut[24]      ; clock2                                                                                                      ; 9.611  ; 9.611  ; Rise       ; clock2                                                                                                      ;
;  aluOut[25]      ; clock2                                                                                                      ; 9.259  ; 9.259  ; Rise       ; clock2                                                                                                      ;
;  aluOut[26]      ; clock2                                                                                                      ; 10.290 ; 10.290 ; Rise       ; clock2                                                                                                      ;
;  aluOut[27]      ; clock2                                                                                                      ; 9.972  ; 9.972  ; Rise       ; clock2                                                                                                      ;
;  aluOut[28]      ; clock2                                                                                                      ; 10.294 ; 10.294 ; Rise       ; clock2                                                                                                      ;
;  aluOut[29]      ; clock2                                                                                                      ; 10.632 ; 10.632 ; Rise       ; clock2                                                                                                      ;
;  aluOut[30]      ; clock2                                                                                                      ; 10.811 ; 10.811 ; Rise       ; clock2                                                                                                      ;
;  aluOut[31]      ; clock2                                                                                                      ; 9.669  ; 9.669  ; Rise       ; clock2                                                                                                      ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 9.177  ; 9.177  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.382  ; 8.382  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.220  ; 8.220  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 9.177  ; 9.177  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.027  ; 8.027  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 15.841 ; 15.841 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 15.841 ; 15.841 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 14.115 ; 14.115 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 15.838 ; 15.838 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 9.177  ; 9.177  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.382  ; 8.382  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.220  ; 8.220  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 9.177  ; 9.177  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.027  ; 8.027  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 17.090 ; 17.090 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 17.090 ; 17.090 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 15.364 ; 15.364 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 17.087 ; 17.087 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
+------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                               ;
+------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; aluOut[*]        ; clock                                                                                                       ; 8.978  ; 8.978  ; Rise       ; clock                                                                                                       ;
;  aluOut[0]       ; clock                                                                                                       ; 8.978  ; 8.978  ; Rise       ; clock                                                                                                       ;
;  aluOut[1]       ; clock                                                                                                       ; 9.278  ; 9.278  ; Rise       ; clock                                                                                                       ;
;  aluOut[2]       ; clock                                                                                                       ; 9.068  ; 9.068  ; Rise       ; clock                                                                                                       ;
;  aluOut[3]       ; clock                                                                                                       ; 9.088  ; 9.088  ; Rise       ; clock                                                                                                       ;
;  aluOut[4]       ; clock                                                                                                       ; 9.071  ; 9.071  ; Rise       ; clock                                                                                                       ;
;  aluOut[5]       ; clock                                                                                                       ; 9.051  ; 9.051  ; Rise       ; clock                                                                                                       ;
;  aluOut[6]       ; clock                                                                                                       ; 9.206  ; 9.206  ; Rise       ; clock                                                                                                       ;
;  aluOut[7]       ; clock                                                                                                       ; 9.531  ; 9.531  ; Rise       ; clock                                                                                                       ;
;  aluOut[8]       ; clock                                                                                                       ; 10.188 ; 10.188 ; Rise       ; clock                                                                                                       ;
;  aluOut[9]       ; clock                                                                                                       ; 10.259 ; 10.259 ; Rise       ; clock                                                                                                       ;
;  aluOut[10]      ; clock                                                                                                       ; 10.703 ; 10.703 ; Rise       ; clock                                                                                                       ;
;  aluOut[11]      ; clock                                                                                                       ; 9.772  ; 9.772  ; Rise       ; clock                                                                                                       ;
;  aluOut[12]      ; clock                                                                                                       ; 9.801  ; 9.801  ; Rise       ; clock                                                                                                       ;
;  aluOut[13]      ; clock                                                                                                       ; 9.172  ; 9.172  ; Rise       ; clock                                                                                                       ;
;  aluOut[14]      ; clock                                                                                                       ; 10.723 ; 10.723 ; Rise       ; clock                                                                                                       ;
;  aluOut[15]      ; clock                                                                                                       ; 10.522 ; 10.522 ; Rise       ; clock                                                                                                       ;
;  aluOut[16]      ; clock                                                                                                       ; 9.872  ; 9.872  ; Rise       ; clock                                                                                                       ;
;  aluOut[17]      ; clock                                                                                                       ; 10.340 ; 10.340 ; Rise       ; clock                                                                                                       ;
;  aluOut[18]      ; clock                                                                                                       ; 11.109 ; 11.109 ; Rise       ; clock                                                                                                       ;
;  aluOut[19]      ; clock                                                                                                       ; 9.835  ; 9.835  ; Rise       ; clock                                                                                                       ;
;  aluOut[20]      ; clock                                                                                                       ; 10.823 ; 10.823 ; Rise       ; clock                                                                                                       ;
;  aluOut[21]      ; clock                                                                                                       ; 11.325 ; 11.325 ; Rise       ; clock                                                                                                       ;
;  aluOut[22]      ; clock                                                                                                       ; 10.976 ; 10.976 ; Rise       ; clock                                                                                                       ;
;  aluOut[23]      ; clock                                                                                                       ; 10.720 ; 10.720 ; Rise       ; clock                                                                                                       ;
;  aluOut[24]      ; clock                                                                                                       ; 10.377 ; 10.377 ; Rise       ; clock                                                                                                       ;
;  aluOut[25]      ; clock                                                                                                       ; 9.686  ; 9.686  ; Rise       ; clock                                                                                                       ;
;  aluOut[26]      ; clock                                                                                                       ; 10.707 ; 10.707 ; Rise       ; clock                                                                                                       ;
;  aluOut[27]      ; clock                                                                                                       ; 9.644  ; 9.644  ; Rise       ; clock                                                                                                       ;
;  aluOut[28]      ; clock                                                                                                       ; 10.034 ; 10.034 ; Rise       ; clock                                                                                                       ;
;  aluOut[29]      ; clock                                                                                                       ; 10.623 ; 10.623 ; Rise       ; clock                                                                                                       ;
;  aluOut[30]      ; clock                                                                                                       ; 9.302  ; 9.302  ; Rise       ; clock                                                                                                       ;
;  aluOut[31]      ; clock                                                                                                       ; 10.016 ; 10.016 ; Rise       ; clock                                                                                                       ;
; mux1Out[*]       ; clock                                                                                                       ; 8.503  ; 8.503  ; Rise       ; clock                                                                                                       ;
;  mux1Out[0]      ; clock                                                                                                       ; 9.638  ; 9.638  ; Rise       ; clock                                                                                                       ;
;  mux1Out[1]      ; clock                                                                                                       ; 10.354 ; 10.354 ; Rise       ; clock                                                                                                       ;
;  mux1Out[2]      ; clock                                                                                                       ; 9.899  ; 9.899  ; Rise       ; clock                                                                                                       ;
;  mux1Out[3]      ; clock                                                                                                       ; 9.873  ; 9.873  ; Rise       ; clock                                                                                                       ;
;  mux1Out[4]      ; clock                                                                                                       ; 8.503  ; 8.503  ; Rise       ; clock                                                                                                       ;
;  mux1Out[5]      ; clock                                                                                                       ; 8.906  ; 8.906  ; Rise       ; clock                                                                                                       ;
;  mux1Out[6]      ; clock                                                                                                       ; 9.590  ; 9.590  ; Rise       ; clock                                                                                                       ;
;  mux1Out[7]      ; clock                                                                                                       ; 9.385  ; 9.385  ; Rise       ; clock                                                                                                       ;
;  mux1Out[8]      ; clock                                                                                                       ; 9.043  ; 9.043  ; Rise       ; clock                                                                                                       ;
;  mux1Out[9]      ; clock                                                                                                       ; 9.015  ; 9.015  ; Rise       ; clock                                                                                                       ;
;  mux1Out[10]     ; clock                                                                                                       ; 9.854  ; 9.854  ; Rise       ; clock                                                                                                       ;
;  mux1Out[11]     ; clock                                                                                                       ; 8.695  ; 8.695  ; Rise       ; clock                                                                                                       ;
;  mux1Out[12]     ; clock                                                                                                       ; 9.861  ; 9.861  ; Rise       ; clock                                                                                                       ;
;  mux1Out[13]     ; clock                                                                                                       ; 10.351 ; 10.351 ; Rise       ; clock                                                                                                       ;
;  mux1Out[14]     ; clock                                                                                                       ; 9.920  ; 9.920  ; Rise       ; clock                                                                                                       ;
;  mux1Out[15]     ; clock                                                                                                       ; 10.400 ; 10.400 ; Rise       ; clock                                                                                                       ;
;  mux1Out[16]     ; clock                                                                                                       ; 10.814 ; 10.814 ; Rise       ; clock                                                                                                       ;
;  mux1Out[17]     ; clock                                                                                                       ; 10.854 ; 10.854 ; Rise       ; clock                                                                                                       ;
;  mux1Out[18]     ; clock                                                                                                       ; 10.040 ; 10.040 ; Rise       ; clock                                                                                                       ;
;  mux1Out[19]     ; clock                                                                                                       ; 9.454  ; 9.454  ; Rise       ; clock                                                                                                       ;
;  mux1Out[20]     ; clock                                                                                                       ; 11.079 ; 11.079 ; Rise       ; clock                                                                                                       ;
;  mux1Out[21]     ; clock                                                                                                       ; 9.437  ; 9.437  ; Rise       ; clock                                                                                                       ;
;  mux1Out[22]     ; clock                                                                                                       ; 10.193 ; 10.193 ; Rise       ; clock                                                                                                       ;
;  mux1Out[23]     ; clock                                                                                                       ; 9.640  ; 9.640  ; Rise       ; clock                                                                                                       ;
;  mux1Out[24]     ; clock                                                                                                       ; 8.520  ; 8.520  ; Rise       ; clock                                                                                                       ;
;  mux1Out[25]     ; clock                                                                                                       ; 9.900  ; 9.900  ; Rise       ; clock                                                                                                       ;
;  mux1Out[26]     ; clock                                                                                                       ; 9.892  ; 9.892  ; Rise       ; clock                                                                                                       ;
;  mux1Out[27]     ; clock                                                                                                       ; 10.143 ; 10.143 ; Rise       ; clock                                                                                                       ;
;  mux1Out[28]     ; clock                                                                                                       ; 9.982  ; 9.982  ; Rise       ; clock                                                                                                       ;
;  mux1Out[29]     ; clock                                                                                                       ; 10.743 ; 10.743 ; Rise       ; clock                                                                                                       ;
;  mux1Out[30]     ; clock                                                                                                       ; 8.661  ; 8.661  ; Rise       ; clock                                                                                                       ;
;  mux1Out[31]     ; clock                                                                                                       ; 8.732  ; 8.732  ; Rise       ; clock                                                                                                       ;
; mux2Out[*]       ; clock                                                                                                       ; 7.850  ; 7.850  ; Rise       ; clock                                                                                                       ;
;  mux2Out[0]      ; clock                                                                                                       ; 9.458  ; 9.458  ; Rise       ; clock                                                                                                       ;
;  mux2Out[1]      ; clock                                                                                                       ; 9.842  ; 9.842  ; Rise       ; clock                                                                                                       ;
;  mux2Out[2]      ; clock                                                                                                       ; 9.839  ; 9.839  ; Rise       ; clock                                                                                                       ;
;  mux2Out[3]      ; clock                                                                                                       ; 8.144  ; 8.144  ; Rise       ; clock                                                                                                       ;
;  mux2Out[4]      ; clock                                                                                                       ; 9.428  ; 9.428  ; Rise       ; clock                                                                                                       ;
;  mux2Out[5]      ; clock                                                                                                       ; 7.850  ; 7.850  ; Rise       ; clock                                                                                                       ;
;  mux2Out[6]      ; clock                                                                                                       ; 9.051  ; 9.051  ; Rise       ; clock                                                                                                       ;
;  mux2Out[7]      ; clock                                                                                                       ; 8.984  ; 8.984  ; Rise       ; clock                                                                                                       ;
;  mux2Out[8]      ; clock                                                                                                       ; 8.797  ; 8.797  ; Rise       ; clock                                                                                                       ;
;  mux2Out[9]      ; clock                                                                                                       ; 10.143 ; 10.143 ; Rise       ; clock                                                                                                       ;
;  mux2Out[10]     ; clock                                                                                                       ; 9.141  ; 9.141  ; Rise       ; clock                                                                                                       ;
;  mux2Out[11]     ; clock                                                                                                       ; 9.073  ; 9.073  ; Rise       ; clock                                                                                                       ;
;  mux2Out[12]     ; clock                                                                                                       ; 10.068 ; 10.068 ; Rise       ; clock                                                                                                       ;
;  mux2Out[13]     ; clock                                                                                                       ; 9.589  ; 9.589  ; Rise       ; clock                                                                                                       ;
;  mux2Out[14]     ; clock                                                                                                       ; 9.455  ; 9.455  ; Rise       ; clock                                                                                                       ;
;  mux2Out[15]     ; clock                                                                                                       ; 9.238  ; 9.238  ; Rise       ; clock                                                                                                       ;
;  mux2Out[16]     ; clock                                                                                                       ; 10.030 ; 10.030 ; Rise       ; clock                                                                                                       ;
;  mux2Out[17]     ; clock                                                                                                       ; 9.401  ; 9.401  ; Rise       ; clock                                                                                                       ;
;  mux2Out[18]     ; clock                                                                                                       ; 8.385  ; 8.385  ; Rise       ; clock                                                                                                       ;
;  mux2Out[19]     ; clock                                                                                                       ; 8.179  ; 8.179  ; Rise       ; clock                                                                                                       ;
;  mux2Out[20]     ; clock                                                                                                       ; 10.878 ; 10.878 ; Rise       ; clock                                                                                                       ;
;  mux2Out[21]     ; clock                                                                                                       ; 8.971  ; 8.971  ; Rise       ; clock                                                                                                       ;
;  mux2Out[22]     ; clock                                                                                                       ; 9.373  ; 9.373  ; Rise       ; clock                                                                                                       ;
;  mux2Out[23]     ; clock                                                                                                       ; 8.390  ; 8.390  ; Rise       ; clock                                                                                                       ;
;  mux2Out[24]     ; clock                                                                                                       ; 9.208  ; 9.208  ; Rise       ; clock                                                                                                       ;
;  mux2Out[25]     ; clock                                                                                                       ; 9.739  ; 9.739  ; Rise       ; clock                                                                                                       ;
;  mux2Out[26]     ; clock                                                                                                       ; 9.114  ; 9.114  ; Rise       ; clock                                                                                                       ;
;  mux2Out[27]     ; clock                                                                                                       ; 9.756  ; 9.756  ; Rise       ; clock                                                                                                       ;
;  mux2Out[28]     ; clock                                                                                                       ; 9.125  ; 9.125  ; Rise       ; clock                                                                                                       ;
;  mux2Out[29]     ; clock                                                                                                       ; 8.638  ; 8.638  ; Rise       ; clock                                                                                                       ;
;  mux2Out[30]     ; clock                                                                                                       ; 9.791  ; 9.791  ; Rise       ; clock                                                                                                       ;
;  mux2Out[31]     ; clock                                                                                                       ; 10.116 ; 10.116 ; Rise       ; clock                                                                                                       ;
; rawData[*]       ; clock                                                                                                       ; 10.916 ; 10.916 ; Rise       ; clock                                                                                                       ;
;  rawData[0]      ; clock                                                                                                       ; 11.732 ; 11.732 ; Rise       ; clock                                                                                                       ;
;  rawData[1]      ; clock                                                                                                       ; 11.039 ; 11.039 ; Rise       ; clock                                                                                                       ;
;  rawData[2]      ; clock                                                                                                       ; 11.222 ; 11.222 ; Rise       ; clock                                                                                                       ;
;  rawData[3]      ; clock                                                                                                       ; 10.956 ; 10.956 ; Rise       ; clock                                                                                                       ;
;  rawData[4]      ; clock                                                                                                       ; 11.640 ; 11.640 ; Rise       ; clock                                                                                                       ;
;  rawData[5]      ; clock                                                                                                       ; 10.944 ; 10.944 ; Rise       ; clock                                                                                                       ;
;  rawData[6]      ; clock                                                                                                       ; 12.390 ; 12.390 ; Rise       ; clock                                                                                                       ;
;  rawData[7]      ; clock                                                                                                       ; 11.440 ; 11.440 ; Rise       ; clock                                                                                                       ;
;  rawData[8]      ; clock                                                                                                       ; 12.165 ; 12.165 ; Rise       ; clock                                                                                                       ;
;  rawData[9]      ; clock                                                                                                       ; 11.180 ; 11.180 ; Rise       ; clock                                                                                                       ;
;  rawData[10]     ; clock                                                                                                       ; 11.517 ; 11.517 ; Rise       ; clock                                                                                                       ;
;  rawData[11]     ; clock                                                                                                       ; 12.585 ; 12.585 ; Rise       ; clock                                                                                                       ;
;  rawData[12]     ; clock                                                                                                       ; 11.358 ; 11.358 ; Rise       ; clock                                                                                                       ;
;  rawData[13]     ; clock                                                                                                       ; 11.726 ; 11.726 ; Rise       ; clock                                                                                                       ;
;  rawData[14]     ; clock                                                                                                       ; 13.198 ; 13.198 ; Rise       ; clock                                                                                                       ;
;  rawData[15]     ; clock                                                                                                       ; 11.524 ; 11.524 ; Rise       ; clock                                                                                                       ;
;  rawData[16]     ; clock                                                                                                       ; 12.507 ; 12.507 ; Rise       ; clock                                                                                                       ;
;  rawData[17]     ; clock                                                                                                       ; 12.323 ; 12.323 ; Rise       ; clock                                                                                                       ;
;  rawData[18]     ; clock                                                                                                       ; 12.662 ; 12.662 ; Rise       ; clock                                                                                                       ;
;  rawData[19]     ; clock                                                                                                       ; 12.435 ; 12.435 ; Rise       ; clock                                                                                                       ;
;  rawData[20]     ; clock                                                                                                       ; 11.050 ; 11.050 ; Rise       ; clock                                                                                                       ;
;  rawData[21]     ; clock                                                                                                       ; 11.016 ; 11.016 ; Rise       ; clock                                                                                                       ;
;  rawData[22]     ; clock                                                                                                       ; 11.226 ; 11.226 ; Rise       ; clock                                                                                                       ;
;  rawData[23]     ; clock                                                                                                       ; 11.200 ; 11.200 ; Rise       ; clock                                                                                                       ;
;  rawData[24]     ; clock                                                                                                       ; 11.267 ; 11.267 ; Rise       ; clock                                                                                                       ;
;  rawData[25]     ; clock                                                                                                       ; 10.916 ; 10.916 ; Rise       ; clock                                                                                                       ;
;  rawData[26]     ; clock                                                                                                       ; 12.098 ; 12.098 ; Rise       ; clock                                                                                                       ;
;  rawData[27]     ; clock                                                                                                       ; 11.936 ; 11.936 ; Rise       ; clock                                                                                                       ;
;  rawData[28]     ; clock                                                                                                       ; 12.893 ; 12.893 ; Rise       ; clock                                                                                                       ;
;  rawData[29]     ; clock                                                                                                       ; 11.743 ; 11.743 ; Rise       ; clock                                                                                                       ;
;  rawData[30]     ; clock                                                                                                       ; 12.006 ; 12.006 ; Rise       ; clock                                                                                                       ;
;  rawData[31]     ; clock                                                                                                       ; 11.740 ; 11.740 ; Rise       ; clock                                                                                                       ;
; readyData[*]     ; clock                                                                                                       ; 10.920 ; 10.920 ; Rise       ; clock                                                                                                       ;
;  readyData[7]    ; clock                                                                                                       ; 12.585 ; 12.585 ; Rise       ; clock                                                                                                       ;
;  readyData[8]    ; clock                                                                                                       ; 11.358 ; 11.358 ; Rise       ; clock                                                                                                       ;
;  readyData[9]    ; clock                                                                                                       ; 11.716 ; 11.716 ; Rise       ; clock                                                                                                       ;
;  readyData[10]   ; clock                                                                                                       ; 12.869 ; 12.869 ; Rise       ; clock                                                                                                       ;
;  readyData[11]   ; clock                                                                                                       ; 11.494 ; 11.494 ; Rise       ; clock                                                                                                       ;
;  readyData[12]   ; clock                                                                                                       ; 12.477 ; 12.477 ; Rise       ; clock                                                                                                       ;
;  readyData[13]   ; clock                                                                                                       ; 12.333 ; 12.333 ; Rise       ; clock                                                                                                       ;
;  readyData[14]   ; clock                                                                                                       ; 12.662 ; 12.662 ; Rise       ; clock                                                                                                       ;
;  readyData[15]   ; clock                                                                                                       ; 12.415 ; 12.415 ; Rise       ; clock                                                                                                       ;
;  readyData[16]   ; clock                                                                                                       ; 11.397 ; 11.397 ; Rise       ; clock                                                                                                       ;
;  readyData[17]   ; clock                                                                                                       ; 11.046 ; 11.046 ; Rise       ; clock                                                                                                       ;
;  readyData[18]   ; clock                                                                                                       ; 11.226 ; 11.226 ; Rise       ; clock                                                                                                       ;
;  readyData[19]   ; clock                                                                                                       ; 11.210 ; 11.210 ; Rise       ; clock                                                                                                       ;
;  readyData[20]   ; clock                                                                                                       ; 11.247 ; 11.247 ; Rise       ; clock                                                                                                       ;
;  readyData[21]   ; clock                                                                                                       ; 10.920 ; 10.920 ; Rise       ; clock                                                                                                       ;
; regCtrR1Out[*]   ; clock                                                                                                       ; 6.562  ; 6.562  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[0]  ; clock                                                                                                       ; 8.250  ; 8.250  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[1]  ; clock                                                                                                       ; 8.438  ; 8.438  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[2]  ; clock                                                                                                       ; 7.913  ; 7.913  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[3]  ; clock                                                                                                       ; 8.421  ; 8.421  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[4]  ; clock                                                                                                       ; 8.420  ; 8.420  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[5]  ; clock                                                                                                       ; 8.440  ; 8.440  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[6]  ; clock                                                                                                       ; 9.032  ; 9.032  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[7]  ; clock                                                                                                       ; 8.841  ; 8.841  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[8]  ; clock                                                                                                       ; 8.415  ; 8.415  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[9]  ; clock                                                                                                       ; 8.387  ; 8.387  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[10] ; clock                                                                                                       ; 8.554  ; 8.554  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[11] ; clock                                                                                                       ; 8.462  ; 8.462  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[12] ; clock                                                                                                       ; 6.905  ; 6.905  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[13] ; clock                                                                                                       ; 6.960  ; 6.960  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[14] ; clock                                                                                                       ; 6.566  ; 6.566  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[15] ; clock                                                                                                       ; 6.562  ; 6.562  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[16] ; clock                                                                                                       ; 7.899  ; 7.899  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[17] ; clock                                                                                                       ; 7.065  ; 7.065  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[18] ; clock                                                                                                       ; 7.411  ; 7.411  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[19] ; clock                                                                                                       ; 7.294  ; 7.294  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[20] ; clock                                                                                                       ; 7.450  ; 7.450  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[21] ; clock                                                                                                       ; 7.051  ; 7.051  ; Rise       ; clock                                                                                                       ;
; regCtrR3Out[*]   ; clock                                                                                                       ; 6.514  ; 6.514  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[0]  ; clock                                                                                                       ; 8.130  ; 8.130  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[1]  ; clock                                                                                                       ; 7.327  ; 7.327  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[2]  ; clock                                                                                                       ; 8.608  ; 8.608  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[3]  ; clock                                                                                                       ; 8.364  ; 8.364  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[4]  ; clock                                                                                                       ; 7.964  ; 7.964  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[5]  ; clock                                                                                                       ; 8.843  ; 8.843  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[6]  ; clock                                                                                                       ; 8.160  ; 8.160  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[7]  ; clock                                                                                                       ; 8.009  ; 8.009  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[8]  ; clock                                                                                                       ; 8.928  ; 8.928  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[9]  ; clock                                                                                                       ; 8.538  ; 8.538  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[10] ; clock                                                                                                       ; 8.544  ; 8.544  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[11] ; clock                                                                                                       ; 8.510  ; 8.510  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[12] ; clock                                                                                                       ; 6.860  ; 6.860  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[13] ; clock                                                                                                       ; 6.950  ; 6.950  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[14] ; clock                                                                                                       ; 6.568  ; 6.568  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[15] ; clock                                                                                                       ; 6.514  ; 6.514  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[16] ; clock                                                                                                       ; 9.684  ; 9.684  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[17] ; clock                                                                                                       ; 8.500  ; 8.500  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[18] ; clock                                                                                                       ; 7.888  ; 7.888  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[19] ; clock                                                                                                       ; 8.484  ; 8.484  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[20] ; clock                                                                                                       ; 7.760  ; 7.760  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[21] ; clock                                                                                                       ; 8.220  ; 8.220  ; Rise       ; clock                                                                                                       ;
; regsOutA[*]      ; clock                                                                                                       ; 7.468  ; 7.468  ; Rise       ; clock                                                                                                       ;
;  regsOutA[0]     ; clock                                                                                                       ; 9.182  ; 9.182  ; Rise       ; clock                                                                                                       ;
;  regsOutA[1]     ; clock                                                                                                       ; 8.845  ; 8.845  ; Rise       ; clock                                                                                                       ;
;  regsOutA[2]     ; clock                                                                                                       ; 8.341  ; 8.341  ; Rise       ; clock                                                                                                       ;
;  regsOutA[3]     ; clock                                                                                                       ; 9.449  ; 9.449  ; Rise       ; clock                                                                                                       ;
;  regsOutA[4]     ; clock                                                                                                       ; 8.314  ; 8.314  ; Rise       ; clock                                                                                                       ;
;  regsOutA[5]     ; clock                                                                                                       ; 8.885  ; 8.885  ; Rise       ; clock                                                                                                       ;
;  regsOutA[6]     ; clock                                                                                                       ; 8.885  ; 8.885  ; Rise       ; clock                                                                                                       ;
;  regsOutA[7]     ; clock                                                                                                       ; 8.631  ; 8.631  ; Rise       ; clock                                                                                                       ;
;  regsOutA[8]     ; clock                                                                                                       ; 8.303  ; 8.303  ; Rise       ; clock                                                                                                       ;
;  regsOutA[9]     ; clock                                                                                                       ; 7.969  ; 7.969  ; Rise       ; clock                                                                                                       ;
;  regsOutA[10]    ; clock                                                                                                       ; 8.848  ; 8.848  ; Rise       ; clock                                                                                                       ;
;  regsOutA[11]    ; clock                                                                                                       ; 8.766  ; 8.766  ; Rise       ; clock                                                                                                       ;
;  regsOutA[12]    ; clock                                                                                                       ; 8.790  ; 8.790  ; Rise       ; clock                                                                                                       ;
;  regsOutA[13]    ; clock                                                                                                       ; 9.161  ; 9.161  ; Rise       ; clock                                                                                                       ;
;  regsOutA[14]    ; clock                                                                                                       ; 7.468  ; 7.468  ; Rise       ; clock                                                                                                       ;
;  regsOutA[15]    ; clock                                                                                                       ; 9.295  ; 9.295  ; Rise       ; clock                                                                                                       ;
;  regsOutA[16]    ; clock                                                                                                       ; 8.431  ; 8.431  ; Rise       ; clock                                                                                                       ;
;  regsOutA[17]    ; clock                                                                                                       ; 8.830  ; 8.830  ; Rise       ; clock                                                                                                       ;
;  regsOutA[18]    ; clock                                                                                                       ; 8.650  ; 8.650  ; Rise       ; clock                                                                                                       ;
;  regsOutA[19]    ; clock                                                                                                       ; 9.175  ; 9.175  ; Rise       ; clock                                                                                                       ;
;  regsOutA[20]    ; clock                                                                                                       ; 9.073  ; 9.073  ; Rise       ; clock                                                                                                       ;
;  regsOutA[21]    ; clock                                                                                                       ; 8.827  ; 8.827  ; Rise       ; clock                                                                                                       ;
;  regsOutA[22]    ; clock                                                                                                       ; 9.109  ; 9.109  ; Rise       ; clock                                                                                                       ;
;  regsOutA[23]    ; clock                                                                                                       ; 8.843  ; 8.843  ; Rise       ; clock                                                                                                       ;
;  regsOutA[24]    ; clock                                                                                                       ; 8.111  ; 8.111  ; Rise       ; clock                                                                                                       ;
;  regsOutA[25]    ; clock                                                                                                       ; 8.511  ; 8.511  ; Rise       ; clock                                                                                                       ;
;  regsOutA[26]    ; clock                                                                                                       ; 9.082  ; 9.082  ; Rise       ; clock                                                                                                       ;
;  regsOutA[27]    ; clock                                                                                                       ; 8.872  ; 8.872  ; Rise       ; clock                                                                                                       ;
;  regsOutA[28]    ; clock                                                                                                       ; 8.409  ; 8.409  ; Rise       ; clock                                                                                                       ;
;  regsOutA[29]    ; clock                                                                                                       ; 8.451  ; 8.451  ; Rise       ; clock                                                                                                       ;
;  regsOutA[30]    ; clock                                                                                                       ; 8.481  ; 8.481  ; Rise       ; clock                                                                                                       ;
;  regsOutA[31]    ; clock                                                                                                       ; 8.021  ; 8.021  ; Rise       ; clock                                                                                                       ;
; regsOutB[*]      ; clock                                                                                                       ; 7.904  ; 7.904  ; Rise       ; clock                                                                                                       ;
;  regsOutB[0]     ; clock                                                                                                       ; 8.557  ; 8.557  ; Rise       ; clock                                                                                                       ;
;  regsOutB[1]     ; clock                                                                                                       ; 9.135  ; 9.135  ; Rise       ; clock                                                                                                       ;
;  regsOutB[2]     ; clock                                                                                                       ; 9.785  ; 9.785  ; Rise       ; clock                                                                                                       ;
;  regsOutB[3]     ; clock                                                                                                       ; 9.367  ; 9.367  ; Rise       ; clock                                                                                                       ;
;  regsOutB[4]     ; clock                                                                                                       ; 7.904  ; 7.904  ; Rise       ; clock                                                                                                       ;
;  regsOutB[5]     ; clock                                                                                                       ; 9.217  ; 9.217  ; Rise       ; clock                                                                                                       ;
;  regsOutB[6]     ; clock                                                                                                       ; 8.887  ; 8.887  ; Rise       ; clock                                                                                                       ;
;  regsOutB[7]     ; clock                                                                                                       ; 8.276  ; 8.276  ; Rise       ; clock                                                                                                       ;
;  regsOutB[8]     ; clock                                                                                                       ; 8.547  ; 8.547  ; Rise       ; clock                                                                                                       ;
;  regsOutB[9]     ; clock                                                                                                       ; 8.567  ; 8.567  ; Rise       ; clock                                                                                                       ;
;  regsOutB[10]    ; clock                                                                                                       ; 8.217  ; 8.217  ; Rise       ; clock                                                                                                       ;
;  regsOutB[11]    ; clock                                                                                                       ; 8.086  ; 8.086  ; Rise       ; clock                                                                                                       ;
;  regsOutB[12]    ; clock                                                                                                       ; 8.807  ; 8.807  ; Rise       ; clock                                                                                                       ;
;  regsOutB[13]    ; clock                                                                                                       ; 8.354  ; 8.354  ; Rise       ; clock                                                                                                       ;
;  regsOutB[14]    ; clock                                                                                                       ; 8.431  ; 8.431  ; Rise       ; clock                                                                                                       ;
;  regsOutB[15]    ; clock                                                                                                       ; 8.323  ; 8.323  ; Rise       ; clock                                                                                                       ;
;  regsOutB[16]    ; clock                                                                                                       ; 8.802  ; 8.802  ; Rise       ; clock                                                                                                       ;
;  regsOutB[17]    ; clock                                                                                                       ; 8.772  ; 8.772  ; Rise       ; clock                                                                                                       ;
;  regsOutB[18]    ; clock                                                                                                       ; 8.920  ; 8.920  ; Rise       ; clock                                                                                                       ;
;  regsOutB[19]    ; clock                                                                                                       ; 8.778  ; 8.778  ; Rise       ; clock                                                                                                       ;
;  regsOutB[20]    ; clock                                                                                                       ; 8.010  ; 8.010  ; Rise       ; clock                                                                                                       ;
;  regsOutB[21]    ; clock                                                                                                       ; 9.021  ; 9.021  ; Rise       ; clock                                                                                                       ;
;  regsOutB[22]    ; clock                                                                                                       ; 9.024  ; 9.024  ; Rise       ; clock                                                                                                       ;
;  regsOutB[23]    ; clock                                                                                                       ; 8.761  ; 8.761  ; Rise       ; clock                                                                                                       ;
;  regsOutB[24]    ; clock                                                                                                       ; 10.390 ; 10.390 ; Rise       ; clock                                                                                                       ;
;  regsOutB[25]    ; clock                                                                                                       ; 7.982  ; 7.982  ; Rise       ; clock                                                                                                       ;
;  regsOutB[26]    ; clock                                                                                                       ; 8.321  ; 8.321  ; Rise       ; clock                                                                                                       ;
;  regsOutB[27]    ; clock                                                                                                       ; 8.157  ; 8.157  ; Rise       ; clock                                                                                                       ;
;  regsOutB[28]    ; clock                                                                                                       ; 8.199  ; 8.199  ; Rise       ; clock                                                                                                       ;
;  regsOutB[29]    ; clock                                                                                                       ; 8.382  ; 8.382  ; Rise       ; clock                                                                                                       ;
;  regsOutB[30]    ; clock                                                                                                       ; 8.009  ; 8.009  ; Rise       ; clock                                                                                                       ;
;  regsOutB[31]    ; clock                                                                                                       ; 9.391  ; 9.391  ; Rise       ; clock                                                                                                       ;
; aluOut[*]        ; clock2                                                                                                      ; 8.694  ; 8.694  ; Rise       ; clock2                                                                                                      ;
;  aluOut[0]       ; clock2                                                                                                      ; 8.694  ; 8.694  ; Rise       ; clock2                                                                                                      ;
;  aluOut[1]       ; clock2                                                                                                      ; 8.988  ; 8.988  ; Rise       ; clock2                                                                                                      ;
;  aluOut[2]       ; clock2                                                                                                      ; 9.207  ; 9.207  ; Rise       ; clock2                                                                                                      ;
;  aluOut[3]       ; clock2                                                                                                      ; 9.225  ; 9.225  ; Rise       ; clock2                                                                                                      ;
;  aluOut[4]       ; clock2                                                                                                      ; 9.205  ; 9.205  ; Rise       ; clock2                                                                                                      ;
;  aluOut[5]       ; clock2                                                                                                      ; 9.184  ; 9.184  ; Rise       ; clock2                                                                                                      ;
;  aluOut[6]       ; clock2                                                                                                      ; 9.130  ; 9.130  ; Rise       ; clock2                                                                                                      ;
;  aluOut[7]       ; clock2                                                                                                      ; 8.926  ; 8.926  ; Rise       ; clock2                                                                                                      ;
;  aluOut[8]       ; clock2                                                                                                      ; 9.209  ; 9.209  ; Rise       ; clock2                                                                                                      ;
;  aluOut[9]       ; clock2                                                                                                      ; 9.236  ; 9.236  ; Rise       ; clock2                                                                                                      ;
;  aluOut[10]      ; clock2                                                                                                      ; 9.686  ; 9.686  ; Rise       ; clock2                                                                                                      ;
;  aluOut[11]      ; clock2                                                                                                      ; 9.694  ; 9.694  ; Rise       ; clock2                                                                                                      ;
;  aluOut[12]      ; clock2                                                                                                      ; 9.533  ; 9.533  ; Rise       ; clock2                                                                                                      ;
;  aluOut[13]      ; clock2                                                                                                      ; 9.593  ; 9.593  ; Rise       ; clock2                                                                                                      ;
;  aluOut[14]      ; clock2                                                                                                      ; 9.871  ; 9.871  ; Rise       ; clock2                                                                                                      ;
;  aluOut[15]      ; clock2                                                                                                      ; 9.511  ; 9.511  ; Rise       ; clock2                                                                                                      ;
;  aluOut[16]      ; clock2                                                                                                      ; 9.713  ; 9.713  ; Rise       ; clock2                                                                                                      ;
;  aluOut[17]      ; clock2                                                                                                      ; 10.072 ; 10.072 ; Rise       ; clock2                                                                                                      ;
;  aluOut[18]      ; clock2                                                                                                      ; 10.688 ; 10.688 ; Rise       ; clock2                                                                                                      ;
;  aluOut[19]      ; clock2                                                                                                      ; 9.291  ; 9.291  ; Rise       ; clock2                                                                                                      ;
;  aluOut[20]      ; clock2                                                                                                      ; 10.290 ; 10.290 ; Rise       ; clock2                                                                                                      ;
;  aluOut[21]      ; clock2                                                                                                      ; 10.389 ; 10.389 ; Rise       ; clock2                                                                                                      ;
;  aluOut[22]      ; clock2                                                                                                      ; 10.289 ; 10.289 ; Rise       ; clock2                                                                                                      ;
;  aluOut[23]      ; clock2                                                                                                      ; 10.151 ; 10.151 ; Rise       ; clock2                                                                                                      ;
;  aluOut[24]      ; clock2                                                                                                      ; 9.546  ; 9.546  ; Rise       ; clock2                                                                                                      ;
;  aluOut[25]      ; clock2                                                                                                      ; 9.139  ; 9.139  ; Rise       ; clock2                                                                                                      ;
;  aluOut[26]      ; clock2                                                                                                      ; 10.161 ; 10.161 ; Rise       ; clock2                                                                                                      ;
;  aluOut[27]      ; clock2                                                                                                      ; 9.839  ; 9.839  ; Rise       ; clock2                                                                                                      ;
;  aluOut[28]      ; clock2                                                                                                      ; 9.814  ; 9.814  ; Rise       ; clock2                                                                                                      ;
;  aluOut[29]      ; clock2                                                                                                      ; 10.504 ; 10.504 ; Rise       ; clock2                                                                                                      ;
;  aluOut[30]      ; clock2                                                                                                      ; 10.722 ; 10.722 ; Rise       ; clock2                                                                                                      ;
;  aluOut[31]      ; clock2                                                                                                      ; 9.545  ; 9.545  ; Rise       ; clock2                                                                                                      ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.027  ; 8.027  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.382  ; 8.382  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.220  ; 8.220  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 9.177  ; 9.177  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.027  ; 8.027  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 13.771 ; 13.771 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 15.283 ; 15.283 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 13.771 ; 13.771 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 15.352 ; 15.352 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.027  ; 8.027  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.382  ; 8.382  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.220  ; 8.220  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 9.177  ; 9.177  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.027  ; 8.027  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 14.998 ; 14.998 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 16.510 ; 16.510 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 14.998 ; 14.998 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 16.579 ; 16.579 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
+------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; reset      ; aluOut[0]   ;    ; 7.977  ; 7.977  ;    ;
; reset      ; aluOut[1]   ;    ; 8.278  ; 8.278  ;    ;
; reset      ; aluOut[2]   ;    ; 7.560  ; 7.560  ;    ;
; reset      ; aluOut[3]   ;    ; 7.582  ; 7.582  ;    ;
; reset      ; aluOut[4]   ;    ; 7.555  ; 7.555  ;    ;
; reset      ; aluOut[5]   ;    ; 7.545  ; 7.545  ;    ;
; reset      ; aluOut[6]   ;    ; 7.477  ; 7.477  ;    ;
; reset      ; aluOut[7]   ;    ; 8.143  ; 8.143  ;    ;
; reset      ; aluOut[8]   ;    ; 8.206  ; 8.206  ;    ;
; reset      ; aluOut[9]   ;    ; 8.239  ; 8.239  ;    ;
; reset      ; aluOut[10]  ;    ; 8.684  ; 8.684  ;    ;
; reset      ; aluOut[11]  ;    ; 8.033  ; 8.033  ;    ;
; reset      ; aluOut[12]  ;    ; 8.802  ; 8.802  ;    ;
; reset      ; aluOut[13]  ;    ; 8.215  ; 8.215  ;    ;
; reset      ; aluOut[14]  ;    ; 8.877  ; 8.877  ;    ;
; reset      ; aluOut[15]  ;    ; 8.513  ; 8.513  ;    ;
; reset      ; aluOut[16]  ;    ; 8.947  ; 8.947  ;    ;
; reset      ; aluOut[17]  ;    ; 9.302  ; 9.302  ;    ;
; reset      ; aluOut[18]  ;    ; 10.070 ; 10.070 ;    ;
; reset      ; aluOut[19]  ;    ; 8.804  ; 8.804  ;    ;
; reset      ; aluOut[20]  ;    ; 9.457  ; 9.457  ;    ;
; reset      ; aluOut[21]  ;    ; 9.743  ; 9.743  ;    ;
; reset      ; aluOut[22]  ;    ; 9.403  ; 9.403  ;    ;
; reset      ; aluOut[23]  ;    ; 9.508  ; 9.508  ;    ;
; reset      ; aluOut[24]  ;    ; 8.645  ; 8.645  ;    ;
; reset      ; aluOut[25]  ;    ; 7.879  ; 7.879  ;    ;
; reset      ; aluOut[26]  ;    ; 8.896  ; 8.896  ;    ;
; reset      ; aluOut[27]  ;    ; 7.846  ; 7.846  ;    ;
; reset      ; aluOut[28]  ;    ; 8.681  ; 8.681  ;    ;
; reset      ; aluOut[29]  ;    ; 8.985  ; 8.985  ;    ;
; reset      ; aluOut[30]  ;    ; 8.344  ; 8.344  ;    ;
; reset      ; aluOut[31]  ;    ; 8.085  ; 8.085  ;    ;
+------------+-------------+----+--------+--------+----+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; reset      ; aluOut[0]   ;    ; 7.977  ; 7.977  ;    ;
; reset      ; aluOut[1]   ;    ; 8.278  ; 8.278  ;    ;
; reset      ; aluOut[2]   ;    ; 7.560  ; 7.560  ;    ;
; reset      ; aluOut[3]   ;    ; 7.582  ; 7.582  ;    ;
; reset      ; aluOut[4]   ;    ; 7.555  ; 7.555  ;    ;
; reset      ; aluOut[5]   ;    ; 7.545  ; 7.545  ;    ;
; reset      ; aluOut[6]   ;    ; 7.477  ; 7.477  ;    ;
; reset      ; aluOut[7]   ;    ; 8.143  ; 8.143  ;    ;
; reset      ; aluOut[8]   ;    ; 8.206  ; 8.206  ;    ;
; reset      ; aluOut[9]   ;    ; 8.239  ; 8.239  ;    ;
; reset      ; aluOut[10]  ;    ; 8.684  ; 8.684  ;    ;
; reset      ; aluOut[11]  ;    ; 8.033  ; 8.033  ;    ;
; reset      ; aluOut[12]  ;    ; 8.802  ; 8.802  ;    ;
; reset      ; aluOut[13]  ;    ; 8.215  ; 8.215  ;    ;
; reset      ; aluOut[14]  ;    ; 8.877  ; 8.877  ;    ;
; reset      ; aluOut[15]  ;    ; 8.513  ; 8.513  ;    ;
; reset      ; aluOut[16]  ;    ; 8.947  ; 8.947  ;    ;
; reset      ; aluOut[17]  ;    ; 9.302  ; 9.302  ;    ;
; reset      ; aluOut[18]  ;    ; 10.070 ; 10.070 ;    ;
; reset      ; aluOut[19]  ;    ; 8.804  ; 8.804  ;    ;
; reset      ; aluOut[20]  ;    ; 9.457  ; 9.457  ;    ;
; reset      ; aluOut[21]  ;    ; 9.743  ; 9.743  ;    ;
; reset      ; aluOut[22]  ;    ; 9.403  ; 9.403  ;    ;
; reset      ; aluOut[23]  ;    ; 9.508  ; 9.508  ;    ;
; reset      ; aluOut[24]  ;    ; 8.645  ; 8.645  ;    ;
; reset      ; aluOut[25]  ;    ; 7.879  ; 7.879  ;    ;
; reset      ; aluOut[26]  ;    ; 8.896  ; 8.896  ;    ;
; reset      ; aluOut[27]  ;    ; 7.846  ; 7.846  ;    ;
; reset      ; aluOut[28]  ;    ; 8.681  ; 8.681  ;    ;
; reset      ; aluOut[29]  ;    ; 8.985  ; 8.985  ;    ;
; reset      ; aluOut[30]  ;    ; 8.344  ; 8.344  ;    ;
; reset      ; aluOut[31]  ;    ; 8.085  ; 8.085  ;    ;
+------------+-------------+----+--------+--------+----+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                       ; -3.580 ; -1034.003     ;
; clock2                                                                                                      ; -3.020 ; -220.899      ;
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.276 ; -0.665        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; clock                                                                                                       ; 0.215 ; 0.000         ;
; clock2                                                                                                      ; 0.215 ; 0.000         ;
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.248 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.328 ; -0.757        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -2.191 ; -8.759        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                       ; -1.627 ; -1878.448     ;
; clock2                                                                                                      ; -1.380 ; -166.380      ;
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.367  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                       ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.580 ; control:ctr1|CODEFUNC.SUB_208                                                                               ; Register:ctrR1|regOut[0]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -3.044     ; 1.068      ;
; -3.507 ; control:ctr1|CODEFUNC.AND_192                                                                               ; Register:ctrR1|regOut[0]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -3.044     ; 0.995      ;
; -3.498 ; control:ctr1|CODEFUNC.MULT_200                                                                              ; Register:ctrR1|regOut[1]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -3.042     ; 0.988      ;
; -3.462 ; control:ctr1|CODEFUNC.SUB_208                                                                               ; Register:ctrR1|regOut[1]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -3.043     ; 0.951      ;
; -3.401 ; control:ctr1|CODEFUNC.OR_184                                                                                ; Register:ctrR1|regOut[2]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -3.045     ; 0.888      ;
; -3.350 ; control:ctr1|CODEFUNC.AND_192                                                                               ; Register:ctrR1|regOut[2]      ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock       ; 0.500        ; -3.046     ; 0.836      ;
; -2.924 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg0 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.894      ;
; -2.924 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg1 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.894      ;
; -2.924 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg2 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.894      ;
; -2.924 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg3 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.894      ;
; -2.924 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg4 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.894      ;
; -2.924 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg5 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.894      ;
; -2.924 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg6 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.894      ;
; -2.924 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg7 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.894      ;
; -2.924 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg8 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.894      ;
; -2.924 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg9 ; registerfile:RF1|regsOutB[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.894      ;
; -2.909 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg0 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.878      ;
; -2.909 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg1 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.878      ;
; -2.909 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg2 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.878      ;
; -2.909 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg3 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.878      ;
; -2.909 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg4 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.878      ;
; -2.909 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg5 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.878      ;
; -2.909 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg6 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.878      ;
; -2.909 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg7 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.878      ;
; -2.909 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg8 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.878      ;
; -2.909 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg9 ; registerfile:RF1|regsOutA[26] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.878      ;
; -2.876 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg0  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.065     ; 3.843      ;
; -2.876 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg1  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.065     ; 3.843      ;
; -2.876 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg2  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.065     ; 3.843      ;
; -2.876 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg3  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.065     ; 3.843      ;
; -2.876 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg4  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.065     ; 3.843      ;
; -2.876 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg5  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.065     ; 3.843      ;
; -2.876 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg6  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.065     ; 3.843      ;
; -2.876 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg7  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.065     ; 3.843      ;
; -2.876 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg8  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.065     ; 3.843      ;
; -2.876 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg9  ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.065     ; 3.843      ;
; -2.847 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg0 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.816      ;
; -2.847 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg1 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.816      ;
; -2.847 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg2 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.816      ;
; -2.847 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg3 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.816      ;
; -2.847 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg4 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.816      ;
; -2.847 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg5 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.816      ;
; -2.847 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg6 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.816      ;
; -2.847 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg7 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.816      ;
; -2.847 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg8 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.816      ;
; -2.847 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg9 ; registerfile:RF1|regsOutA[10] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.816      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg0 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.814      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg0 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.816      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg1 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.814      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg2 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.814      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg3 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.814      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg4 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.814      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg5 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.814      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg6 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.814      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg7 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.814      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg8 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.814      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a16~porta_address_reg9 ; registerfile:RF1|regsOutA[21] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.814      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg1 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.816      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg2 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.816      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg3 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.816      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg4 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.816      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg5 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.816      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg6 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.816      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg7 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.816      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg8 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.816      ;
; -2.846 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg9 ; registerfile:RF1|regsOutB[6]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.062     ; 3.816      ;
; -2.842 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg0 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.813      ;
; -2.842 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg1 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.813      ;
; -2.842 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg2 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.813      ;
; -2.842 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg3 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.813      ;
; -2.842 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg4 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.813      ;
; -2.842 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg5 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.813      ;
; -2.842 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg6 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.813      ;
; -2.842 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg7 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.813      ;
; -2.842 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg8 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.813      ;
; -2.842 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg9 ; registerfile:RF1|regsOutB[17] ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.813      ;
; -2.832 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg0  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.800      ;
; -2.832 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg1  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.800      ;
; -2.832 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg2  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.800      ;
; -2.832 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg3  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.800      ;
; -2.832 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg4  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.800      ;
; -2.832 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg5  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.800      ;
; -2.832 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg6  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.800      ;
; -2.832 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg7  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.800      ;
; -2.832 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg8  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.800      ;
; -2.832 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a8~porta_address_reg9  ; registerfile:RF1|regsOutB[16] ; clock                                                                                                       ; clock       ; 1.000        ; -0.064     ; 3.800      ;
; -2.831 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg0 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.802      ;
; -2.831 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg1 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.802      ;
; -2.831 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg2 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.802      ;
; -2.831 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg3 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.802      ;
; -2.831 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg4 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.802      ;
; -2.831 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg5 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.802      ;
; -2.831 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg6 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.802      ;
; -2.831 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg7 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.802      ;
; -2.831 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg8 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.802      ;
; -2.831 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg9 ; registerfile:RF1|regsOutB[5]  ; clock                                                                                                       ; clock       ; 1.000        ; -0.061     ; 3.802      ;
; -2.828 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg0 ; registerfile:RF1|regsOutB[22] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.797      ;
; -2.828 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg1 ; registerfile:RF1|regsOutB[22] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.797      ;
; -2.828 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg2 ; registerfile:RF1|regsOutB[22] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.797      ;
; -2.828 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a12~porta_address_reg3 ; registerfile:RF1|regsOutB[22] ; clock                                                                                                       ; clock       ; 1.000        ; -0.063     ; 3.797      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock2'                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.020 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[31] ; clock2       ; clock2      ; 0.500        ; -0.001     ; 3.551      ;
; -3.007 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[6]  ; clock2       ; clock2      ; 0.500        ; -0.008     ; 3.531      ;
; -3.007 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[11] ; clock2       ; clock2      ; 0.500        ; -0.008     ; 3.531      ;
; -3.002 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[25] ; clock2       ; clock2      ; 0.500        ; -0.010     ; 3.524      ;
; -3.002 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[26] ; clock2       ; clock2      ; 0.500        ; -0.010     ; 3.524      ;
; -2.912 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[31] ; clock2       ; clock2      ; 1.000        ; -0.002     ; 3.942      ;
; -2.899 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[6]  ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.922      ;
; -2.899 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[11] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.922      ;
; -2.894 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[25] ; clock2       ; clock2      ; 1.000        ; -0.011     ; 3.915      ;
; -2.894 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[26] ; clock2       ; clock2      ; 1.000        ; -0.011     ; 3.915      ;
; -2.893 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[7]  ; clock2       ; clock2      ; 0.500        ; -0.008     ; 3.417      ;
; -2.893 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[16] ; clock2       ; clock2      ; 0.500        ; -0.008     ; 3.417      ;
; -2.893 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[19] ; clock2       ; clock2      ; 0.500        ; -0.008     ; 3.417      ;
; -2.893 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[18] ; clock2       ; clock2      ; 0.500        ; -0.008     ; 3.417      ;
; -2.893 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[17] ; clock2       ; clock2      ; 0.500        ; -0.008     ; 3.417      ;
; -2.889 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[2]  ; clock2       ; clock2      ; 0.500        ; -0.006     ; 3.415      ;
; -2.889 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[5]  ; clock2       ; clock2      ; 0.500        ; -0.006     ; 3.415      ;
; -2.889 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[4]  ; clock2       ; clock2      ; 0.500        ; -0.006     ; 3.415      ;
; -2.889 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[3]  ; clock2       ; clock2      ; 0.500        ; -0.006     ; 3.415      ;
; -2.886 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[10] ; clock2       ; clock2      ; 0.500        ; -0.004     ; 3.414      ;
; -2.886 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[15] ; clock2       ; clock2      ; 0.500        ; -0.004     ; 3.414      ;
; -2.886 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[14] ; clock2       ; clock2      ; 0.500        ; -0.004     ; 3.414      ;
; -2.886 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[8]  ; clock2       ; clock2      ; 0.500        ; -0.004     ; 3.414      ;
; -2.886 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[9]  ; clock2       ; clock2      ; 0.500        ; -0.004     ; 3.414      ;
; -2.885 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[27] ; clock2       ; clock2      ; 0.500        ; -0.003     ; 3.414      ;
; -2.885 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[30] ; clock2       ; clock2      ; 0.500        ; -0.003     ; 3.414      ;
; -2.885 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[28] ; clock2       ; clock2      ; 0.500        ; -0.003     ; 3.414      ;
; -2.884 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[13] ; clock2       ; clock2      ; 0.500        ; -0.007     ; 3.409      ;
; -2.860 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[23] ; clock2       ; clock2      ; 0.500        ; 0.004      ; 3.396      ;
; -2.860 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[22] ; clock2       ; clock2      ; 0.500        ; 0.004      ; 3.396      ;
; -2.860 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[21] ; clock2       ; clock2      ; 0.500        ; 0.004      ; 3.396      ;
; -2.860 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[20] ; clock2       ; clock2      ; 0.500        ; 0.004      ; 3.396      ;
; -2.860 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[24] ; clock2       ; clock2      ; 0.500        ; 0.004      ; 3.396      ;
; -2.857 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[31] ; clock2       ; clock2      ; 1.000        ; -0.002     ; 3.887      ;
; -2.852 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[1]  ; clock2       ; clock2      ; 0.500        ; -0.001     ; 3.383      ;
; -2.852 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[12] ; clock2       ; clock2      ; 0.500        ; -0.001     ; 3.383      ;
; -2.852 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[0]  ; clock2       ; clock2      ; 0.500        ; -0.001     ; 3.383      ;
; -2.844 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[6]  ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.867      ;
; -2.844 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[11] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.867      ;
; -2.839 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[25] ; clock2       ; clock2      ; 1.000        ; -0.011     ; 3.860      ;
; -2.839 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[26] ; clock2       ; clock2      ; 1.000        ; -0.011     ; 3.860      ;
; -2.839 ; ALU:alu1|start                             ; ALU:alu1|Multiplier:multiplier_1|produto[29] ; clock2       ; clock2      ; 0.500        ; 0.001      ; 3.372      ;
; -2.785 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[7]  ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.808      ;
; -2.785 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[16] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.808      ;
; -2.785 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[19] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.808      ;
; -2.785 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[18] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.808      ;
; -2.785 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[17] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.808      ;
; -2.781 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[2]  ; clock2       ; clock2      ; 1.000        ; -0.007     ; 3.806      ;
; -2.781 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[5]  ; clock2       ; clock2      ; 1.000        ; -0.007     ; 3.806      ;
; -2.781 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[4]  ; clock2       ; clock2      ; 1.000        ; -0.007     ; 3.806      ;
; -2.781 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[3]  ; clock2       ; clock2      ; 1.000        ; -0.007     ; 3.806      ;
; -2.778 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[10] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 3.805      ;
; -2.778 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[15] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 3.805      ;
; -2.778 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[14] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 3.805      ;
; -2.778 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[8]  ; clock2       ; clock2      ; 1.000        ; -0.005     ; 3.805      ;
; -2.778 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[9]  ; clock2       ; clock2      ; 1.000        ; -0.005     ; 3.805      ;
; -2.777 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[27] ; clock2       ; clock2      ; 1.000        ; -0.004     ; 3.805      ;
; -2.777 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[30] ; clock2       ; clock2      ; 1.000        ; -0.004     ; 3.805      ;
; -2.777 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[28] ; clock2       ; clock2      ; 1.000        ; -0.004     ; 3.805      ;
; -2.776 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[13] ; clock2       ; clock2      ; 1.000        ; -0.008     ; 3.800      ;
; -2.752 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[23] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 3.787      ;
; -2.752 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[22] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 3.787      ;
; -2.752 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[21] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 3.787      ;
; -2.752 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[20] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 3.787      ;
; -2.752 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[24] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 3.787      ;
; -2.744 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[1]  ; clock2       ; clock2      ; 1.000        ; -0.002     ; 3.774      ;
; -2.744 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[12] ; clock2       ; clock2      ; 1.000        ; -0.002     ; 3.774      ;
; -2.744 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[0]  ; clock2       ; clock2      ; 1.000        ; -0.002     ; 3.774      ;
; -2.731 ; ALU:alu1|Multiplier:multiplier_1|load      ; ALU:alu1|Multiplier:multiplier_1|produto[29] ; clock2       ; clock2      ; 1.000        ; 0.000      ; 3.763      ;
; -2.730 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[7]  ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.753      ;
; -2.730 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[16] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.753      ;
; -2.730 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[19] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.753      ;
; -2.730 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[18] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.753      ;
; -2.730 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[17] ; clock2       ; clock2      ; 1.000        ; -0.009     ; 3.753      ;
; -2.726 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[2]  ; clock2       ; clock2      ; 1.000        ; -0.007     ; 3.751      ;
; -2.726 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[5]  ; clock2       ; clock2      ; 1.000        ; -0.007     ; 3.751      ;
; -2.726 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[4]  ; clock2       ; clock2      ; 1.000        ; -0.007     ; 3.751      ;
; -2.726 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[3]  ; clock2       ; clock2      ; 1.000        ; -0.007     ; 3.751      ;
; -2.723 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[10] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 3.750      ;
; -2.723 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[15] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 3.750      ;
; -2.723 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[14] ; clock2       ; clock2      ; 1.000        ; -0.005     ; 3.750      ;
; -2.723 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[8]  ; clock2       ; clock2      ; 1.000        ; -0.005     ; 3.750      ;
; -2.723 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[9]  ; clock2       ; clock2      ; 1.000        ; -0.005     ; 3.750      ;
; -2.722 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[27] ; clock2       ; clock2      ; 1.000        ; -0.004     ; 3.750      ;
; -2.722 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[30] ; clock2       ; clock2      ; 1.000        ; -0.004     ; 3.750      ;
; -2.722 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[28] ; clock2       ; clock2      ; 1.000        ; -0.004     ; 3.750      ;
; -2.721 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[13] ; clock2       ; clock2      ; 1.000        ; -0.008     ; 3.745      ;
; -2.697 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[23] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 3.732      ;
; -2.697 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[22] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 3.732      ;
; -2.697 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[21] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 3.732      ;
; -2.697 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[20] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 3.732      ;
; -2.697 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[24] ; clock2       ; clock2      ; 1.000        ; 0.003      ; 3.732      ;
; -2.689 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[1]  ; clock2       ; clock2      ; 1.000        ; -0.002     ; 3.719      ;
; -2.689 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[12] ; clock2       ; clock2      ; 1.000        ; -0.002     ; 3.719      ;
; -2.689 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[0]  ; clock2       ; clock2      ; 1.000        ; -0.002     ; 3.719      ;
; -2.676 ; ALU:alu1|Multiplier:multiplier_1|estado[1] ; ALU:alu1|Multiplier:multiplier_1|produto[29] ; clock2       ; clock2      ; 1.000        ; 0.000      ; 3.708      ;
; -2.518 ; ALU:alu1|Multiplier:multiplier_1|count[4]  ; ALU:alu1|Multiplier:multiplier_1|produto[31] ; clock2       ; clock2      ; 1.000        ; 0.006      ; 3.556      ;
; -2.505 ; ALU:alu1|Multiplier:multiplier_1|count[4]  ; ALU:alu1|Multiplier:multiplier_1|produto[6]  ; clock2       ; clock2      ; 1.000        ; -0.001     ; 3.536      ;
; -2.505 ; ALU:alu1|Multiplier:multiplier_1|count[4]  ; ALU:alu1|Multiplier:multiplier_1|produto[11] ; clock2       ; clock2      ; 1.000        ; -0.001     ; 3.536      ;
; -2.500 ; ALU:alu1|Multiplier:multiplier_1|count[4]  ; ALU:alu1|Multiplier:multiplier_1|produto[25] ; clock2       ; clock2      ; 1.000        ; -0.003     ; 3.529      ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.276 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 2.944      ;
; -0.276 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 2.944      ;
; -0.276 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 2.944      ;
; -0.276 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 2.944      ;
; -0.276 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 2.944      ;
; -0.276 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 2.944      ;
; -0.276 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 2.944      ;
; -0.276 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 2.944      ;
; -0.276 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 2.944      ;
; -0.276 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 2.944      ;
; -0.254 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.863      ; 2.927      ;
; -0.254 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.863      ; 2.927      ;
; -0.254 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.863      ; 2.927      ;
; -0.254 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.863      ; 2.927      ;
; -0.254 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.863      ; 2.927      ;
; -0.254 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.863      ; 2.927      ;
; -0.254 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.863      ; 2.927      ;
; -0.254 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.863      ; 2.927      ;
; -0.254 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.863      ; 2.927      ;
; -0.254 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.863      ; 2.927      ;
; -0.237 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 2.944      ;
; -0.237 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 2.944      ;
; -0.237 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 2.944      ;
; -0.237 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 2.944      ;
; -0.237 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 2.944      ;
; -0.237 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 2.944      ;
; -0.237 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 2.944      ;
; -0.237 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 2.944      ;
; -0.237 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 2.944      ;
; -0.237 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 2.944      ;
; -0.215 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.402      ; 2.927      ;
; -0.215 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.402      ; 2.927      ;
; -0.215 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.402      ; 2.927      ;
; -0.215 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.402      ; 2.927      ;
; -0.215 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.402      ; 2.927      ;
; -0.215 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.402      ; 2.927      ;
; -0.215 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.402      ; 2.927      ;
; -0.215 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.402      ; 2.927      ;
; -0.215 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.402      ; 2.927      ;
; -0.215 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.402      ; 2.927      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.859      ; 2.996      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.859      ; 2.996      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.859      ; 2.996      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.859      ; 2.996      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.859      ; 2.996      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.859      ; 2.996      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.859      ; 2.996      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.859      ; 2.996      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.859      ; 2.996      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.859      ; 2.996      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.398      ; 2.996      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.398      ; 2.996      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.398      ; 2.996      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.398      ; 2.996      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.398      ; 2.996      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.398      ; 2.996      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.398      ; 2.996      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.398      ; 2.996      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.398      ; 2.996      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.398      ; 2.996      ;
; -0.129 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 3.004      ;
; -0.129 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 3.004      ;
; -0.129 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 3.004      ;
; -0.129 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 3.004      ;
; -0.129 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 3.004      ;
; -0.129 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 3.004      ;
; -0.129 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 3.004      ;
; -0.129 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 3.004      ;
; -0.129 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 3.004      ;
; -0.129 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.858      ; 3.004      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.864      ; 2.915      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.864      ; 2.915      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.864      ; 2.915      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.864      ; 2.915      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.864      ; 2.915      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.864      ; 2.915      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.864      ; 2.915      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.864      ; 2.915      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.864      ; 2.915      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.864      ; 2.915      ;
; -0.090 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 3.004      ;
; -0.090 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 3.004      ;
; -0.090 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 3.004      ;
; -0.090 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 3.004      ;
; -0.090 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 3.004      ;
; -0.090 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 3.004      ;
; -0.090 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 3.004      ;
; -0.090 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 3.004      ;
; -0.090 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 3.004      ;
; -0.090 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.397      ; 3.004      ;
; -0.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.403      ; 2.915      ;
; -0.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.403      ; 2.915      ;
; -0.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.403      ; 2.915      ;
; -0.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.403      ; 2.915      ;
; -0.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.403      ; 2.915      ;
; -0.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.403      ; 2.915      ;
; -0.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.403      ; 2.915      ;
; -0.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.403      ; 2.915      ;
; -0.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.403      ; 2.915      ;
; -0.071 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.403      ; 2.915      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                 ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; PC:pc1|PCAdress[0]                   ; PC:pc1|PCAdress[0]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Register:ctrR2|regOut[13]            ; Register:ctrR3|regOut[13]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Register:ctrR2|regOut[1]             ; Register:ctrR3|regOut[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Register:ctrR2|regOut[14]            ; Register:ctrR3|regOut[14]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Register:ctrR1|regOut[15]            ; Register:ctrR2|regOut[15]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Register:ctrR1|regOut[21]            ; Register:ctrR2|regOut[21]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Register:ctrR1|regOut[19]            ; Register:ctrR2|regOut[19]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Register:B|regOut[6]                 ; datamemory:ram1|ram_rtl_0_bypass[33]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Register:B|regOut[22]                ; datamemory:ram1|ram_rtl_0_bypass[65]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Register:ctrR2|regOut[0]             ; Register:ctrR3|regOut[0]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Register:ctrR2|regOut[12]            ; Register:ctrR3|regOut[12]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Register:ctrR1|regOut[13]            ; Register:ctrR2|regOut[13]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Register:ctrR1|regOut[18]            ; Register:ctrR2|regOut[18]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Register:B|regOut[3]                 ; datamemory:ram1|ram~4                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; registerfile:RF1|regsOutB[15]        ; Register:B|regOut[15]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Register:ctrR1|regOut[14]            ; Register:ctrR2|regOut[14]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Register:ctrR2|regOut[16]            ; Register:ctrR3|regOut[16]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; PC:pc1|PCAdress[9]                   ; PC:pc1|PCAdress[9]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Register:B|regOut[10]                ; datamemory:ram1|ram~11                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; registerfile:RF1|regsOutB[16]        ; Register:B|regOut[16]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Register:B|regOut[21]                ; datamemory:ram1|ram_rtl_0_bypass[63]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Register:B|regOut[5]                 ; datamemory:ram1|ram~6                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Register:B|regOut[0]                 ; datamemory:ram1|ram_rtl_0_bypass[21]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Register:ctrR1|regOut[3]             ; Register:ctrR2|regOut[3]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Register:D1|regOut[12]               ; Register:D2|regOut[12]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Register:B|regOut[20]                ; datamemory:ram1|ram~21                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Register:B|regOut[5]                 ; datamemory:ram1|ram_rtl_0_bypass[31]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; Register:B|regOut[2]                 ; datamemory:ram1|ram_rtl_0_bypass[25]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Register:B|regOut[31]                ; datamemory:ram1|ram_rtl_0_bypass[83]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Register:B|regOut[28]                ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a28~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.070      ; 0.456      ;
; 0.306 ; Register:D1|regOut[16]               ; Register:D2|regOut[16]                                                                              ; clock        ; clock       ; 0.000        ; 0.001      ; 0.459      ;
; 0.318 ; Register:ctrR1|regOut[16]            ; Register:ctrR2|regOut[16]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.470      ;
; 0.320 ; datamemory:ram1|ram~2                ; datamemory:ram1|ramOut[1]                                                                           ; clock        ; clock       ; 0.000        ; -0.001     ; 0.471      ;
; 0.322 ; datamemory:ram1|ram_rtl_0_bypass[41] ; datamemory:ram1|ramOut[10]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; Register:B|regOut[31]                ; datamemory:ram1|ram~32                                                                              ; clock        ; clock       ; 0.000        ; 0.001      ; 0.475      ;
; 0.322 ; Register:ctrR2|regOut[15]            ; Register:ctrR3|regOut[15]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; Register:D1|regOut[11]               ; Register:D2|regOut[11]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; datamemory:ram1|ram~6                ; datamemory:ram1|ramOut[5]                                                                           ; clock        ; clock       ; 0.000        ; 0.002      ; 0.478      ;
; 0.324 ; datamemory:ram1|ram_rtl_0_bypass[37] ; datamemory:ram1|ramOut[8]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; Register:D1|regOut[28]               ; Register:D2|regOut[28]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; Register:ctrR2|regOut[11]            ; Register:ctrR3|regOut[11]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; Register:ctrR2|regOut[17]            ; Register:ctrR3|regOut[17]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Register:D1|regOut[4]                ; Register:D2|regOut[4]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Register:D1|regOut[13]               ; Register:D2|regOut[13]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Register:D1|regOut[15]               ; Register:D2|regOut[15]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; datamemory:ram1|ram_rtl_0_bypass[61] ; datamemory:ram1|ramOut[20]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; Register:ctrR1|regOut[6]             ; Register:ctrR2|regOut[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Register:B|regOut[1]                 ; datamemory:ram1|ram~2                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Register:B|regOut[2]                 ; datamemory:ram1|ram~3                                                                               ; clock        ; clock       ; 0.000        ; 0.001      ; 0.479      ;
; 0.326 ; Register:D1|regOut[6]                ; Register:D2|regOut[6]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; datamemory:ram1|ram_rtl_0_bypass[39] ; datamemory:ram1|ramOut[9]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; datamemory:ram1|ram_rtl_0_bypass[65] ; datamemory:ram1|ramOut[22]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Register:D1|regOut[31]               ; Register:D2|regOut[31]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; datamemory:ram1|ram_rtl_0_bypass[23] ; datamemory:ram1|ramOut[1]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; datamemory:ram1|ram_rtl_0_bypass[51] ; datamemory:ram1|ramOut[15]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; datamemory:ram1|ram_rtl_0_bypass[45] ; datamemory:ram1|ramOut[12]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Register:B|regOut[17]                ; datamemory:ram1|ram~18                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Register:D1|regOut[30]               ; Register:D2|regOut[30]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; datamemory:ram1|ram_rtl_0_bypass[27] ; datamemory:ram1|ramOut[3]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; datamemory:ram1|ram_rtl_0_bypass[25] ; datamemory:ram1|ramOut[2]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; datamemory:ram1|ram_rtl_0_bypass[33] ; datamemory:ram1|ramOut[6]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; datamemory:ram1|ram~19               ; datamemory:ram1|ramOut[18]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 0.479      ;
; 0.328 ; datamemory:ram1|ram_rtl_0_bypass[53] ; datamemory:ram1|ramOut[16]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; datamemory:ram1|ram_rtl_0_bypass[83] ; datamemory:ram1|ramOut[31]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Register:ctrR2|regOut[2]             ; Register:ctrR3|regOut[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Register:ctrR2|regOut[8]             ; Register:ctrR3|regOut[8]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Register:imm|regOut[14]              ; Register:ctrR2|regOut[10]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; Register:B|regOut[7]                 ; datamemory:ram1|ram_rtl_0_bypass[35]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Register:D1|regOut[20]               ; Register:D2|regOut[20]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Register:imm|regOut[13]              ; Register:ctrR2|regOut[9]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Register:ctrR1|regOut[12]            ; Register:ctrR2|regOut[12]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; datamemory:ram1|ram_rtl_0_bypass[55] ; datamemory:ram1|ramOut[17]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; datamemory:ram1|ram_rtl_0_bypass[21] ; datamemory:ram1|ramOut[0]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; Register:ctrR2|regOut[9]             ; Register:ctrR3|regOut[9]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; Register:B|regOut[7]                 ; datamemory:ram1|ram~8                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; Register:B|regOut[29]                ; datamemory:ram1|ram_rtl_0_bypass[79]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; Register:D1|regOut[5]                ; Register:D2|regOut[5]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; Register:B|regOut[29]                ; datamemory:ram1|ram~30                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; Register:imm|regOut[11]              ; Register:ctrR2|regOut[7]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; Register:B|regOut[17]                ; datamemory:ram1|ram_rtl_0_bypass[55]                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 0.485      ;
; 0.334 ; Register:B|regOut[20]                ; datamemory:ram1|ram_rtl_0_bypass[61]                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 0.485      ;
; 0.336 ; Register:B|regOut[30]                ; datamemory:ram1|ram_rtl_0_bypass[81]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; Register:B|regOut[30]                ; datamemory:ram1|ram~31                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; Register:imm|regOut[15]              ; Register:ctrR2|regOut[11]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; registerfile:RF1|regsOutB[14]        ; Register:B|regOut[14]                                                                               ; clock        ; clock       ; 0.000        ; 0.002      ; 0.492      ;
; 0.340 ; Register:ctrR1|regOut[5]             ; Register:ctrR2|regOut[5]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.492      ;
; 0.340 ; Register:imm|regOut[12]              ; Register:ctrR2|regOut[8]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.492      ;
; 0.351 ; Register:ctrR2|regOut[3]             ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a20~porta_we_reg      ; clock        ; clock       ; 0.000        ; 0.071      ; 0.560      ;
; 0.354 ; Register:D1|regOut[25]               ; Register:D2|regOut[25]                                                                              ; clock        ; clock       ; 0.000        ; 0.002      ; 0.508      ;
; 0.356 ; PC:pc1|PCAdress[2]                   ; PC:pc1|PCAdress[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; PC:pc1|PCAdress[4]                   ; PC:pc1|PCAdress[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; PC:pc1|PCAdress[6]                   ; PC:pc1|PCAdress[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; PC:pc1|PCAdress[8]                   ; PC:pc1|PCAdress[8]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; datamemory:ram1|ram~26               ; datamemory:ram1|ramOut[25]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; datamemory:ram1|ram~25               ; datamemory:ram1|ramOut[24]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; datamemory:ram1|ram~29               ; datamemory:ram1|ramOut[28]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; datamemory:ram1|ram~22               ; datamemory:ram1|ramOut[21]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; datamemory:ram1|ram~27               ; datamemory:ram1|ramOut[26]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; PC:pc1|PCAdress[1]                   ; PC:pc1|PCAdress[1]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; PC:pc1|PCAdress[3]                   ; PC:pc1|PCAdress[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.523      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock2'                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[11] ; ALU:alu1|Multiplier:multiplier_1|register[11] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[10] ; ALU:alu1|Multiplier:multiplier_1|register[10] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[9]  ; ALU:alu1|Multiplier:multiplier_1|register[9]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[8]  ; ALU:alu1|Multiplier:multiplier_1|register[8]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[7]  ; ALU:alu1|Multiplier:multiplier_1|register[7]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[3]  ; ALU:alu1|Multiplier:multiplier_1|register[3]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[2]  ; ALU:alu1|Multiplier:multiplier_1|register[2]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[6]  ; ALU:alu1|Multiplier:multiplier_1|register[6]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[5]  ; ALU:alu1|Multiplier:multiplier_1|register[5]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[4]  ; ALU:alu1|Multiplier:multiplier_1|register[4]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[1]  ; ALU:alu1|Multiplier:multiplier_1|register[1]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[32] ; ALU:alu1|Multiplier:multiplier_1|register[32] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[14] ; ALU:alu1|Multiplier:multiplier_1|register[14] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[13] ; ALU:alu1|Multiplier:multiplier_1|register[13] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|register[12] ; ALU:alu1|Multiplier:multiplier_1|register[12] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|Multiplier:multiplier_1|done         ; ALU:alu1|Multiplier:multiplier_1|done         ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ALU:alu1|start                                ; ALU:alu1|start                                ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.367      ;
; 0.383 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[20]    ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.535      ;
; 0.467 ; ALU:alu1|Multiplier:multiplier_1|register[9]  ; ALU:alu1|Multiplier:multiplier_1|register[8]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.619      ;
; 0.468 ; ALU:alu1|Multiplier:multiplier_1|register[13] ; ALU:alu1|Multiplier:multiplier_1|register[12] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.620      ;
; 0.469 ; ALU:alu1|Multiplier:multiplier_1|register[7]  ; ALU:alu1|Multiplier:multiplier_1|register[6]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.621      ;
; 0.470 ; ALU:alu1|Multiplier:multiplier_1|register[5]  ; ALU:alu1|Multiplier:multiplier_1|register[4]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.622      ;
; 0.470 ; ALU:alu1|Multiplier:multiplier_1|register[14] ; ALU:alu1|Multiplier:multiplier_1|register[13] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.622      ;
; 0.471 ; ALU:alu1|Multiplier:multiplier_1|register[11] ; ALU:alu1|Multiplier:multiplier_1|register[10] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.623      ;
; 0.503 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[8]     ; clock2       ; clock2      ; 0.000        ; -0.001     ; 0.654      ;
; 0.504 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[13]    ; clock2       ; clock2      ; 0.000        ; -0.001     ; 0.655      ;
; 0.512 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[11]    ; clock2       ; clock2      ; 0.000        ; -0.001     ; 0.663      ;
; 0.545 ; ALU:alu1|Multiplier:multiplier_1|register[2]  ; ALU:alu1|Multiplier:multiplier_1|register[1]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; ALU:alu1|Multiplier:multiplier_1|register[7]  ; ALU:alu1|Multiplier:multiplier_1|produto[6]   ; clock2       ; clock2      ; 0.000        ; 0.004      ; 0.703      ;
; 0.550 ; ALU:alu1|Multiplier:multiplier_1|register[10] ; ALU:alu1|Multiplier:multiplier_1|register[9]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.702      ;
; 0.550 ; ALU:alu1|Multiplier:multiplier_1|register[3]  ; ALU:alu1|Multiplier:multiplier_1|register[2]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.702      ;
; 0.552 ; ALU:alu1|Multiplier:multiplier_1|register[8]  ; ALU:alu1|Multiplier:multiplier_1|register[7]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; ALU:alu1|Multiplier:multiplier_1|register[12] ; ALU:alu1|Multiplier:multiplier_1|register[11] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; ALU:alu1|Multiplier:multiplier_1|register[4]  ; ALU:alu1|Multiplier:multiplier_1|register[3]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.705      ;
; 0.555 ; ALU:alu1|Multiplier:multiplier_1|register[6]  ; ALU:alu1|Multiplier:multiplier_1|register[5]  ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.707      ;
; 0.600 ; ALU:alu1|Multiplier:multiplier_1|register[23] ; ALU:alu1|Multiplier:multiplier_1|register[23] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.752      ;
; 0.628 ; ALU:alu1|Multiplier:multiplier_1|register[21] ; ALU:alu1|Multiplier:multiplier_1|register[21] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.780      ;
; 0.639 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[9]     ; clock2       ; clock2      ; 0.000        ; -0.001     ; 0.790      ;
; 0.652 ; ALU:alu1|Multiplier:multiplier_1|register[19] ; ALU:alu1|Multiplier:multiplier_1|register[19] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.804      ;
; 0.656 ; ALU:alu1|Multiplier:multiplier_1|register[18] ; ALU:alu1|Multiplier:multiplier_1|register[18] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.808      ;
; 0.657 ; ALU:alu1|Multiplier:multiplier_1|register[8]  ; ALU:alu1|Multiplier:multiplier_1|produto[7]   ; clock2       ; clock2      ; 0.000        ; 0.004      ; 0.813      ;
; 0.668 ; ALU:alu1|Multiplier:multiplier_1|register[20] ; ALU:alu1|Multiplier:multiplier_1|register[20] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.820      ;
; 0.671 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[22] ; clock2       ; clock2      ; 0.000        ; 0.001      ; 0.824      ;
; 0.673 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[21] ; clock2       ; clock2      ; 0.000        ; 0.001      ; 0.826      ;
; 0.673 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[20] ; clock2       ; clock2      ; 0.000        ; 0.001      ; 0.826      ;
; 0.674 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[19] ; clock2       ; clock2      ; 0.000        ; 0.001      ; 0.827      ;
; 0.685 ; ALU:alu1|Multiplier:multiplier_1|register[6]  ; ALU:alu1|Multiplier:multiplier_1|produto[5]   ; clock2       ; clock2      ; 0.000        ; 0.006      ; 0.843      ;
; 0.690 ; ALU:alu1|Multiplier:multiplier_1|count[9]     ; ALU:alu1|Multiplier:multiplier_1|count[9]     ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.842      ;
; 0.692 ; ALU:alu1|Multiplier:multiplier_1|register[3]  ; ALU:alu1|Multiplier:multiplier_1|produto[2]   ; clock2       ; clock2      ; 0.000        ; 0.006      ; 0.850      ;
; 0.695 ; ALU:alu1|Multiplier:multiplier_1|register[15] ; ALU:alu1|Multiplier:multiplier_1|produto[14]  ; clock2       ; clock2      ; 0.000        ; -0.001     ; 0.846      ;
; 0.696 ; ALU:alu1|Multiplier:multiplier_1|register[5]  ; ALU:alu1|Multiplier:multiplier_1|produto[4]   ; clock2       ; clock2      ; 0.000        ; 0.006      ; 0.854      ;
; 0.697 ; ALU:alu1|Multiplier:multiplier_1|register[4]  ; ALU:alu1|Multiplier:multiplier_1|produto[3]   ; clock2       ; clock2      ; 0.000        ; 0.006      ; 0.855      ;
; 0.701 ; ALU:alu1|Multiplier:multiplier_1|register[12] ; ALU:alu1|Multiplier:multiplier_1|produto[11]  ; clock2       ; clock2      ; 0.000        ; 0.004      ; 0.857      ;
; 0.702 ; ALU:alu1|Multiplier:multiplier_1|register[29] ; ALU:alu1|Multiplier:multiplier_1|register[29] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.854      ;
; 0.712 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[30]    ; clock2       ; clock2      ; 0.000        ; -0.008     ; 0.856      ;
; 0.715 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[27]    ; clock2       ; clock2      ; 0.000        ; -0.008     ; 0.859      ;
; 0.715 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[22]    ; clock2       ; clock2      ; 0.000        ; -0.012     ; 0.855      ;
; 0.715 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[7]     ; clock2       ; clock2      ; 0.000        ; -0.008     ; 0.859      ;
; 0.715 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[6]     ; clock2       ; clock2      ; 0.000        ; -0.008     ; 0.859      ;
; 0.715 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[16]    ; clock2       ; clock2      ; 0.000        ; -0.012     ; 0.855      ;
; 0.716 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[4]     ; clock2       ; clock2      ; 0.000        ; -0.008     ; 0.860      ;
; 0.716 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[1]     ; clock2       ; clock2      ; 0.000        ; -0.008     ; 0.860      ;
; 0.717 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[23]    ; clock2       ; clock2      ; 0.000        ; -0.012     ; 0.857      ;
; 0.717 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|register[32] ; clock2       ; clock2      ; 0.000        ; -0.008     ; 0.861      ;
; 0.718 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[26]    ; clock2       ; clock2      ; 0.000        ; -0.012     ; 0.858      ;
; 0.718 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[25]    ; clock2       ; clock2      ; 0.000        ; -0.008     ; 0.862      ;
; 0.718 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[15]    ; clock2       ; clock2      ; 0.000        ; -0.012     ; 0.858      ;
; 0.718 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[12]    ; clock2       ; clock2      ; 0.000        ; -0.012     ; 0.858      ;
; 0.718 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[26] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.870      ;
; 0.718 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[25] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.870      ;
; 0.719 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[3]     ; clock2       ; clock2      ; 0.000        ; -0.008     ; 0.863      ;
; 0.719 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[18]    ; clock2       ; clock2      ; 0.000        ; -0.012     ; 0.859      ;
; 0.720 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[5]     ; clock2       ; clock2      ; 0.000        ; -0.008     ; 0.864      ;
; 0.720 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[0]     ; clock2       ; clock2      ; 0.000        ; -0.008     ; 0.864      ;
; 0.721 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[21]    ; clock2       ; clock2      ; 0.000        ; -0.012     ; 0.861      ;
; 0.721 ; ALU:alu1|Multiplier:multiplier_1|load         ; ALU:alu1|Multiplier:multiplier_1|count[10]    ; clock2       ; clock2      ; 0.000        ; -0.012     ; 0.861      ;
; 0.723 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[27] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.875      ;
; 0.724 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[24] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.876      ;
; 0.724 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[23] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.876      ;
; 0.724 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[18] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.876      ;
; 0.727 ; ALU:alu1|Multiplier:multiplier_1|register[25] ; ALU:alu1|Multiplier:multiplier_1|register[25] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.879      ;
; 0.736 ; ALU:alu1|Multiplier:multiplier_1|register[28] ; ALU:alu1|Multiplier:multiplier_1|register[28] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.888      ;
; 0.742 ; ALU:alu1|Multiplier:multiplier_1|register[31] ; ALU:alu1|Multiplier:multiplier_1|register[31] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.894      ;
; 0.744 ; Register:imm|regOut[9]                        ; ALU:alu1|oldULAb[9]                           ; clock        ; clock2      ; -0.500       ; -0.005     ; 0.391      ;
; 0.757 ; registerfile:RF1|regsOutB[22]                 ; ALU:alu1|oldULAb[22]                          ; clock        ; clock2      ; -0.500       ; -0.005     ; 0.404      ;
; 0.767 ; ALU:alu1|Multiplier:multiplier_1|estado[1]    ; ALU:alu1|Multiplier:multiplier_1|register[28] ; clock2       ; clock2      ; 0.000        ; -0.004     ; 0.915      ;
; 0.770 ; ALU:alu1|Multiplier:multiplier_1|estado[1]    ; ALU:alu1|Multiplier:multiplier_1|register[31] ; clock2       ; clock2      ; 0.000        ; -0.004     ; 0.918      ;
; 0.783 ; Register:imm|regOut[8]                        ; ALU:alu1|Multiplier:multiplier_1|register[8]  ; clock        ; clock2      ; 0.000        ; -0.012     ; 0.923      ;
; 0.784 ; ALU:alu1|Multiplier:multiplier_1|count[8]     ; ALU:alu1|Multiplier:multiplier_1|count[8]     ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.936      ;
; 0.786 ; ALU:alu1|Multiplier:multiplier_1|estado[1]    ; ALU:alu1|Multiplier:multiplier_1|register[18] ; clock2       ; clock2      ; 0.000        ; -0.004     ; 0.934      ;
; 0.787 ; ALU:alu1|Multiplier:multiplier_1|register[13] ; ALU:alu1|Multiplier:multiplier_1|produto[12]  ; clock2       ; clock2      ; 0.000        ; 0.011      ; 0.950      ;
; 0.790 ; registerfile:RF1|regsOutB[0]                  ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; clock        ; clock2      ; 0.000        ; -0.011     ; 0.931      ;
; 0.794 ; ALU:alu1|Multiplier:multiplier_1|register[2]  ; ALU:alu1|Multiplier:multiplier_1|produto[1]   ; clock2       ; clock2      ; 0.000        ; 0.011      ; 0.957      ;
; 0.797 ; ALU:alu1|Multiplier:multiplier_1|register[9]  ; ALU:alu1|Multiplier:multiplier_1|produto[8]   ; clock2       ; clock2      ; 0.000        ; 0.008      ; 0.957      ;
; 0.801 ; ALU:alu1|Multiplier:multiplier_1|register[15] ; ALU:alu1|Multiplier:multiplier_1|register[15] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.953      ;
; 0.802 ; ALU:alu1|Multiplier:multiplier_1|register[1]  ; ALU:alu1|Multiplier:multiplier_1|produto[0]   ; clock2       ; clock2      ; 0.000        ; 0.011      ; 0.965      ;
; 0.805 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[17] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.957      ;
; 0.808 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[28] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.960      ;
; 0.810 ; ALU:alu1|Multiplier:multiplier_1|register[0]  ; ALU:alu1|Multiplier:multiplier_1|register[16] ; clock2       ; clock2      ; 0.000        ; 0.000      ; 0.962      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.248 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.779      ;
; 0.248 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.779      ;
; 0.248 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.779      ;
; 0.248 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.779      ;
; 0.248 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.779      ;
; 0.248 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.779      ;
; 0.248 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.779      ;
; 0.248 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.779      ;
; 0.248 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.779      ;
; 0.248 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.779      ;
; 0.257 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.530      ; 2.787      ;
; 0.257 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.530      ; 2.787      ;
; 0.257 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.530      ; 2.787      ;
; 0.257 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.530      ; 2.787      ;
; 0.257 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.530      ; 2.787      ;
; 0.257 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.530      ; 2.787      ;
; 0.257 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.530      ; 2.787      ;
; 0.257 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.530      ; 2.787      ;
; 0.257 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.530      ; 2.787      ;
; 0.257 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.530      ; 2.787      ;
; 0.288 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.824      ;
; 0.288 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.824      ;
; 0.288 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.824      ;
; 0.288 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.824      ;
; 0.288 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.824      ;
; 0.288 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.824      ;
; 0.288 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.824      ;
; 0.288 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.824      ;
; 0.288 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.824      ;
; 0.288 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.824      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.828      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.827      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.828      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.828      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.828      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.828      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.828      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.828      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.828      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.828      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.536      ; 2.828      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.827      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.827      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.827      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.827      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.827      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.827      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.827      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.827      ;
; 0.292 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.827      ;
; 0.300 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.979      ; 2.779      ;
; 0.300 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.979      ; 2.779      ;
; 0.300 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.979      ; 2.779      ;
; 0.300 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.979      ; 2.779      ;
; 0.300 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.979      ; 2.779      ;
; 0.300 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.979      ; 2.779      ;
; 0.300 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.979      ; 2.779      ;
; 0.300 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.979      ; 2.779      ;
; 0.300 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.979      ; 2.779      ;
; 0.300 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.979      ; 2.779      ;
; 0.309 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.978      ; 2.787      ;
; 0.309 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.978      ; 2.787      ;
; 0.309 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.978      ; 2.787      ;
; 0.309 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.978      ; 2.787      ;
; 0.309 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.978      ; 2.787      ;
; 0.309 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.978      ; 2.787      ;
; 0.309 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.978      ; 2.787      ;
; 0.309 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.978      ; 2.787      ;
; 0.309 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.978      ; 2.787      ;
; 0.309 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.978      ; 2.787      ;
; 0.321 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.856      ;
; 0.321 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.856      ;
; 0.321 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.856      ;
; 0.321 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.856      ;
; 0.321 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.856      ;
; 0.321 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.856      ;
; 0.321 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.856      ;
; 0.321 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.856      ;
; 0.321 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.856      ;
; 0.321 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.535      ; 2.856      ;
; 0.339 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.870      ;
; 0.339 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.870      ;
; 0.339 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.870      ;
; 0.339 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.870      ;
; 0.339 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.870      ;
; 0.339 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.870      ;
; 0.339 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.870      ;
; 0.339 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.870      ;
; 0.339 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.870      ;
; 0.339 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a0~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.531      ; 2.870      ;
; 0.340 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.984      ; 2.824      ;
; 0.340 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.984      ; 2.824      ;
; 0.340 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.984      ; 2.824      ;
; 0.340 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.984      ; 2.824      ;
; 0.340 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.984      ; 2.824      ;
; 0.340 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.984      ; 2.824      ;
; 0.340 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.984      ; 2.824      ;
; 0.340 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.984      ; 2.824      ;
; 0.340 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.984      ; 2.824      ;
; 0.340 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a4~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.984      ; 2.824      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                        ; Launch Clock ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.328 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.188      ;
; -0.328 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.188      ;
; -0.328 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.188      ;
; -0.328 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.188      ;
; -0.328 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.188      ;
; -0.328 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.188      ;
; -0.328 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.188      ;
; -0.328 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.188      ;
; -0.328 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.188      ;
; -0.289 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.188      ;
; -0.289 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.188      ;
; -0.289 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.188      ;
; -0.289 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.188      ;
; -0.289 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.188      ;
; -0.289 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.188      ;
; -0.289 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.188      ;
; -0.289 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.188      ;
; -0.289 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.188      ;
; -0.281 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.041      ; 3.132      ;
; -0.281 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.041      ; 3.132      ;
; -0.281 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.041      ; 3.132      ;
; -0.281 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.041      ; 3.132      ;
; -0.281 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.041      ; 3.132      ;
; -0.281 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.041      ; 3.132      ;
; -0.281 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.041      ; 3.132      ;
; -0.281 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.041      ; 3.132      ;
; -0.281 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.041      ; 3.132      ;
; -0.281 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.041      ; 3.132      ;
; -0.242 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.580      ; 3.132      ;
; -0.242 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.580      ; 3.132      ;
; -0.242 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.580      ; 3.132      ;
; -0.242 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.580      ; 3.132      ;
; -0.242 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.580      ; 3.132      ;
; -0.242 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.580      ; 3.132      ;
; -0.242 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.580      ; 3.132      ;
; -0.242 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.580      ; 3.132      ;
; -0.242 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.580      ; 3.132      ;
; -0.242 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.580      ; 3.132      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.188      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.188      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.188      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.188      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.188      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.188      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.188      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.188      ;
; -0.196 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.188      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.590      ; 3.188      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.590      ; 3.188      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.590      ; 3.188      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.590      ; 3.188      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.590      ; 3.188      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.590      ; 3.188      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.590      ; 3.188      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.590      ; 3.188      ;
; -0.157 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.590      ; 3.188      ;
; -0.149 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.042      ; 3.132      ;
; -0.149 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.042      ; 3.132      ;
; -0.149 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.042      ; 3.132      ;
; -0.149 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.042      ; 3.132      ;
; -0.149 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.042      ; 3.132      ;
; -0.149 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.042      ; 3.132      ;
; -0.149 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.042      ; 3.132      ;
; -0.149 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.042      ; 3.132      ;
; -0.149 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.042      ; 3.132      ;
; -0.149 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.042      ; 3.132      ;
; -0.118 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.185      ;
; -0.118 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.185      ;
; -0.118 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.185      ;
; -0.118 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.185      ;
; -0.118 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.185      ;
; -0.118 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.185      ;
; -0.118 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.185      ;
; -0.118 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.185      ;
; -0.118 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.050      ; 3.185      ;
; -0.115 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.186      ;
; -0.115 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.186      ;
; -0.115 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.186      ;
; -0.115 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.186      ;
; -0.115 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.186      ;
; -0.115 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.186      ;
; -0.115 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.186      ;
; -0.115 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.186      ;
; -0.115 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.051      ; 3.186      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.581      ; 3.132      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.581      ; 3.132      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.581      ; 3.132      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.581      ; 3.132      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.581      ; 3.132      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.581      ; 3.132      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.581      ; 3.132      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.581      ; 3.132      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.581      ; 3.132      ;
; -0.110 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.581      ; 3.132      ;
; -0.079 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.185      ;
; -0.079 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.185      ;
; -0.079 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.185      ;
; -0.079 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.185      ;
; -0.079 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.185      ;
; -0.079 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock        ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.589      ; 3.185      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                        ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.191 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.833      ; 2.764      ;
; -2.191 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.832      ; 2.763      ;
; -2.189 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.833      ; 2.766      ;
; -2.188 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.832      ; 2.766      ;
; -1.743 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.385      ; 2.764      ;
; -1.743 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.384      ; 2.763      ;
; -1.741 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.385      ; 2.766      ;
; -1.740 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.384      ; 2.766      ;
; -1.691 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.833      ; 2.764      ;
; -1.691 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.832      ; 2.763      ;
; -1.689 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.833      ; 2.766      ;
; -1.688 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.832      ; 2.766      ;
; -1.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.385      ; 2.764      ;
; -1.243 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.384      ; 2.763      ;
; -1.241 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.AND_192  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.385      ; 2.766      ;
; -1.240 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; control:ctr1|CODEFUNC.MULT_200 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.384      ; 2.766      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.764      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.763      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.764      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.764      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.764      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.764      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.764      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.764      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.764      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.764      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.763      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.763      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.763      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.763      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.763      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.763      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.763      ;
; 0.041  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.763      ;
; 0.043  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.766      ;
; 0.043  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.766      ;
; 0.043  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.766      ;
; 0.043  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.766      ;
; 0.043  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.766      ;
; 0.043  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.766      ;
; 0.043  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.766      ;
; 0.043  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.766      ;
; 0.043  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.723      ; 2.766      ;
; 0.044  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.766      ;
; 0.044  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.766      ;
; 0.044  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.766      ;
; 0.044  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.766      ;
; 0.044  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.766      ;
; 0.044  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.766      ;
; 0.044  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.766      ;
; 0.044  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.766      ;
; 0.044  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.722      ; 2.766      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.764      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.763      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.764      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.764      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.764      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.764      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.764      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.764      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.764      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.764      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.763      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.763      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.763      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.763      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.763      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.763      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.763      ;
; 0.093  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.763      ;
; 0.095  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.766      ;
; 0.095  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.766      ;
; 0.095  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.766      ;
; 0.095  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.766      ;
; 0.095  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.766      ;
; 0.095  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.766      ;
; 0.095  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.766      ;
; 0.095  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.766      ;
; 0.095  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.AND_192  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.171      ; 2.766      ;
; 0.096  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg1 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.766      ;
; 0.096  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg2 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.766      ;
; 0.096  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg3 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.766      ;
; 0.096  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg4 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.766      ;
; 0.096  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg5 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.766      ;
; 0.096  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg6 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.766      ;
; 0.096  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg7 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.766      ;
; 0.096  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg8 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.766      ;
; 0.096  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg9 ; control:ctr1|CODEFUNC.MULT_200 ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.170      ; 2.766      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.714      ; 2.935      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg0 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.713      ; 2.934      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.714      ; 2.935      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg2 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.714      ; 2.935      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg3 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.714      ; 2.935      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg4 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.714      ; 2.935      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg5 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.714      ; 2.935      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg6 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.714      ; 2.935      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg7 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.714      ; 2.935      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg8 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.714      ; 2.935      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg9 ; control:ctr1|CODEFUNC.SUB_208  ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.714      ; 2.935      ;
; 0.221  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a30~porta_address_reg1 ; control:ctr1|CODEFUNC.OR_184   ; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.713      ; 2.934      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ram_block1a12~portb_address_reg5 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock2'                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock2 ; Rise       ; clock2                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[16]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[16]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[17]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[17]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[18]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[18]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[19]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[19]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[20]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[20]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[21]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[21]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[22]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[22]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[23]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[23]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[24]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[24]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[25]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[25]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[26]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[26]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[27]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[27]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[28]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[28]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[29]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[29]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[30]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[30]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[31]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[31]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|count[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|done        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|done        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|estado[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|estado[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|load        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|load        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock2 ; Rise       ; ALU:alu1|Multiplier:multiplier_1|produto[22] ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------+
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.AND_192                               ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.AND_192                               ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.MULT_200                              ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.MULT_200                              ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.OR_184                                ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.OR_184                                ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.SUB_208                               ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; control:ctr1|CODEFUNC.SUB_208                               ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.AND_192|dataa                                 ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.AND_192|dataa                                 ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.MULT_200|dataa                                ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.MULT_200|dataa                                ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.OR_184|dataa                                  ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.OR_184|dataa                                  ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.SUB_208|dataa                                 ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|CODEFUNC.SUB_208|dataa                                 ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0clkctrl|inclk[0]                               ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0clkctrl|inclk[0]                               ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0clkctrl|outclk                                 ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0clkctrl|outclk                                 ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0|combout                                       ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; ctr1|Equal3~0|combout                                       ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.AND_192                               ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.AND_192                               ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.MULT_200                              ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.MULT_200                              ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.OR_184                                ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.OR_184                                ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.SUB_208                               ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; control:ctr1|CODEFUNC.SUB_208                               ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.AND_192|dataa                                 ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.AND_192|dataa                                 ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.MULT_200|dataa                                ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.MULT_200|dataa                                ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.OR_184|dataa                                  ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.OR_184|dataa                                  ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.SUB_208|dataa                                 ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|CODEFUNC.SUB_208|dataa                                 ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|combout                                       ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|combout                                       ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0clkctrl|inclk[0]                               ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0clkctrl|inclk[0]                               ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0clkctrl|outclk                                 ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0clkctrl|outclk                                 ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|combout                                       ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|combout                                       ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datac                                         ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datac                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|dataa                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|dataa                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal1~0|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datad                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; ctr1|Equal3~0|datad                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[3] ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 1.150 ; 1.150 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.633 ; 0.633 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                     ;
+------------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+------------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; aluOut[*]        ; clock                                                                                                       ; 7.608 ; 7.608 ; Rise       ; clock                                                                                                       ;
;  aluOut[0]       ; clock                                                                                                       ; 5.869 ; 5.869 ; Rise       ; clock                                                                                                       ;
;  aluOut[1]       ; clock                                                                                                       ; 5.965 ; 5.965 ; Rise       ; clock                                                                                                       ;
;  aluOut[2]       ; clock                                                                                                       ; 6.075 ; 6.075 ; Rise       ; clock                                                                                                       ;
;  aluOut[3]       ; clock                                                                                                       ; 6.090 ; 6.090 ; Rise       ; clock                                                                                                       ;
;  aluOut[4]       ; clock                                                                                                       ; 6.132 ; 6.132 ; Rise       ; clock                                                                                                       ;
;  aluOut[5]       ; clock                                                                                                       ; 6.410 ; 6.410 ; Rise       ; clock                                                                                                       ;
;  aluOut[6]       ; clock                                                                                                       ; 6.113 ; 6.113 ; Rise       ; clock                                                                                                       ;
;  aluOut[7]       ; clock                                                                                                       ; 6.201 ; 6.201 ; Rise       ; clock                                                                                                       ;
;  aluOut[8]       ; clock                                                                                                       ; 6.333 ; 6.333 ; Rise       ; clock                                                                                                       ;
;  aluOut[9]       ; clock                                                                                                       ; 6.401 ; 6.401 ; Rise       ; clock                                                                                                       ;
;  aluOut[10]      ; clock                                                                                                       ; 6.550 ; 6.550 ; Rise       ; clock                                                                                                       ;
;  aluOut[11]      ; clock                                                                                                       ; 6.596 ; 6.596 ; Rise       ; clock                                                                                                       ;
;  aluOut[12]      ; clock                                                                                                       ; 6.595 ; 6.595 ; Rise       ; clock                                                                                                       ;
;  aluOut[13]      ; clock                                                                                                       ; 6.578 ; 6.578 ; Rise       ; clock                                                                                                       ;
;  aluOut[14]      ; clock                                                                                                       ; 6.754 ; 6.754 ; Rise       ; clock                                                                                                       ;
;  aluOut[15]      ; clock                                                                                                       ; 6.776 ; 6.776 ; Rise       ; clock                                                                                                       ;
;  aluOut[16]      ; clock                                                                                                       ; 6.840 ; 6.840 ; Rise       ; clock                                                                                                       ;
;  aluOut[17]      ; clock                                                                                                       ; 6.962 ; 6.962 ; Rise       ; clock                                                                                                       ;
;  aluOut[18]      ; clock                                                                                                       ; 7.246 ; 7.246 ; Rise       ; clock                                                                                                       ;
;  aluOut[19]      ; clock                                                                                                       ; 6.814 ; 6.814 ; Rise       ; clock                                                                                                       ;
;  aluOut[20]      ; clock                                                                                                       ; 7.293 ; 7.293 ; Rise       ; clock                                                                                                       ;
;  aluOut[21]      ; clock                                                                                                       ; 7.265 ; 7.265 ; Rise       ; clock                                                                                                       ;
;  aluOut[22]      ; clock                                                                                                       ; 7.090 ; 7.090 ; Rise       ; clock                                                                                                       ;
;  aluOut[23]      ; clock                                                                                                       ; 7.487 ; 7.487 ; Rise       ; clock                                                                                                       ;
;  aluOut[24]      ; clock                                                                                                       ; 7.136 ; 7.136 ; Rise       ; clock                                                                                                       ;
;  aluOut[25]      ; clock                                                                                                       ; 6.883 ; 6.883 ; Rise       ; clock                                                                                                       ;
;  aluOut[26]      ; clock                                                                                                       ; 7.289 ; 7.289 ; Rise       ; clock                                                                                                       ;
;  aluOut[27]      ; clock                                                                                                       ; 6.992 ; 6.992 ; Rise       ; clock                                                                                                       ;
;  aluOut[28]      ; clock                                                                                                       ; 7.310 ; 7.310 ; Rise       ; clock                                                                                                       ;
;  aluOut[29]      ; clock                                                                                                       ; 7.608 ; 7.608 ; Rise       ; clock                                                                                                       ;
;  aluOut[30]      ; clock                                                                                                       ; 7.365 ; 7.365 ; Rise       ; clock                                                                                                       ;
;  aluOut[31]      ; clock                                                                                                       ; 7.119 ; 7.119 ; Rise       ; clock                                                                                                       ;
; mux1Out[*]       ; clock                                                                                                       ; 5.984 ; 5.984 ; Rise       ; clock                                                                                                       ;
;  mux1Out[0]      ; clock                                                                                                       ; 4.896 ; 4.896 ; Rise       ; clock                                                                                                       ;
;  mux1Out[1]      ; clock                                                                                                       ; 5.477 ; 5.477 ; Rise       ; clock                                                                                                       ;
;  mux1Out[2]      ; clock                                                                                                       ; 5.169 ; 5.169 ; Rise       ; clock                                                                                                       ;
;  mux1Out[3]      ; clock                                                                                                       ; 5.135 ; 5.135 ; Rise       ; clock                                                                                                       ;
;  mux1Out[4]      ; clock                                                                                                       ; 4.636 ; 4.636 ; Rise       ; clock                                                                                                       ;
;  mux1Out[5]      ; clock                                                                                                       ; 4.733 ; 4.733 ; Rise       ; clock                                                                                                       ;
;  mux1Out[6]      ; clock                                                                                                       ; 5.056 ; 5.056 ; Rise       ; clock                                                                                                       ;
;  mux1Out[7]      ; clock                                                                                                       ; 4.923 ; 4.923 ; Rise       ; clock                                                                                                       ;
;  mux1Out[8]      ; clock                                                                                                       ; 4.783 ; 4.783 ; Rise       ; clock                                                                                                       ;
;  mux1Out[9]      ; clock                                                                                                       ; 4.980 ; 4.980 ; Rise       ; clock                                                                                                       ;
;  mux1Out[10]     ; clock                                                                                                       ; 5.154 ; 5.154 ; Rise       ; clock                                                                                                       ;
;  mux1Out[11]     ; clock                                                                                                       ; 4.727 ; 4.727 ; Rise       ; clock                                                                                                       ;
;  mux1Out[12]     ; clock                                                                                                       ; 5.386 ; 5.386 ; Rise       ; clock                                                                                                       ;
;  mux1Out[13]     ; clock                                                                                                       ; 5.264 ; 5.264 ; Rise       ; clock                                                                                                       ;
;  mux1Out[14]     ; clock                                                                                                       ; 5.150 ; 5.150 ; Rise       ; clock                                                                                                       ;
;  mux1Out[15]     ; clock                                                                                                       ; 5.427 ; 5.427 ; Rise       ; clock                                                                                                       ;
;  mux1Out[16]     ; clock                                                                                                       ; 5.361 ; 5.361 ; Rise       ; clock                                                                                                       ;
;  mux1Out[17]     ; clock                                                                                                       ; 5.444 ; 5.444 ; Rise       ; clock                                                                                                       ;
;  mux1Out[18]     ; clock                                                                                                       ; 4.997 ; 4.997 ; Rise       ; clock                                                                                                       ;
;  mux1Out[19]     ; clock                                                                                                       ; 5.134 ; 5.134 ; Rise       ; clock                                                                                                       ;
;  mux1Out[20]     ; clock                                                                                                       ; 5.354 ; 5.354 ; Rise       ; clock                                                                                                       ;
;  mux1Out[21]     ; clock                                                                                                       ; 4.900 ; 4.900 ; Rise       ; clock                                                                                                       ;
;  mux1Out[22]     ; clock                                                                                                       ; 5.500 ; 5.500 ; Rise       ; clock                                                                                                       ;
;  mux1Out[23]     ; clock                                                                                                       ; 4.825 ; 4.825 ; Rise       ; clock                                                                                                       ;
;  mux1Out[24]     ; clock                                                                                                       ; 4.613 ; 4.613 ; Rise       ; clock                                                                                                       ;
;  mux1Out[25]     ; clock                                                                                                       ; 5.224 ; 5.224 ; Rise       ; clock                                                                                                       ;
;  mux1Out[26]     ; clock                                                                                                       ; 4.923 ; 4.923 ; Rise       ; clock                                                                                                       ;
;  mux1Out[27]     ; clock                                                                                                       ; 5.184 ; 5.184 ; Rise       ; clock                                                                                                       ;
;  mux1Out[28]     ; clock                                                                                                       ; 5.268 ; 5.268 ; Rise       ; clock                                                                                                       ;
;  mux1Out[29]     ; clock                                                                                                       ; 5.984 ; 5.984 ; Rise       ; clock                                                                                                       ;
;  mux1Out[30]     ; clock                                                                                                       ; 4.866 ; 4.866 ; Rise       ; clock                                                                                                       ;
;  mux1Out[31]     ; clock                                                                                                       ; 4.801 ; 4.801 ; Rise       ; clock                                                                                                       ;
; mux2Out[*]       ; clock                                                                                                       ; 5.765 ; 5.765 ; Rise       ; clock                                                                                                       ;
;  mux2Out[0]      ; clock                                                                                                       ; 5.453 ; 5.453 ; Rise       ; clock                                                                                                       ;
;  mux2Out[1]      ; clock                                                                                                       ; 5.652 ; 5.652 ; Rise       ; clock                                                                                                       ;
;  mux2Out[2]      ; clock                                                                                                       ; 5.390 ; 5.390 ; Rise       ; clock                                                                                                       ;
;  mux2Out[3]      ; clock                                                                                                       ; 4.938 ; 4.938 ; Rise       ; clock                                                                                                       ;
;  mux2Out[4]      ; clock                                                                                                       ; 5.579 ; 5.579 ; Rise       ; clock                                                                                                       ;
;  mux2Out[5]      ; clock                                                                                                       ; 4.949 ; 4.949 ; Rise       ; clock                                                                                                       ;
;  mux2Out[6]      ; clock                                                                                                       ; 5.261 ; 5.261 ; Rise       ; clock                                                                                                       ;
;  mux2Out[7]      ; clock                                                                                                       ; 5.290 ; 5.290 ; Rise       ; clock                                                                                                       ;
;  mux2Out[8]      ; clock                                                                                                       ; 5.253 ; 5.253 ; Rise       ; clock                                                                                                       ;
;  mux2Out[9]      ; clock                                                                                                       ; 5.765 ; 5.765 ; Rise       ; clock                                                                                                       ;
;  mux2Out[10]     ; clock                                                                                                       ; 5.211 ; 5.211 ; Rise       ; clock                                                                                                       ;
;  mux2Out[11]     ; clock                                                                                                       ; 5.266 ; 5.266 ; Rise       ; clock                                                                                                       ;
;  mux2Out[12]     ; clock                                                                                                       ; 5.278 ; 5.278 ; Rise       ; clock                                                                                                       ;
;  mux2Out[13]     ; clock                                                                                                       ; 5.593 ; 5.593 ; Rise       ; clock                                                                                                       ;
;  mux2Out[14]     ; clock                                                                                                       ; 5.125 ; 5.125 ; Rise       ; clock                                                                                                       ;
;  mux2Out[15]     ; clock                                                                                                       ; 5.095 ; 5.095 ; Rise       ; clock                                                                                                       ;
;  mux2Out[16]     ; clock                                                                                                       ; 5.367 ; 5.367 ; Rise       ; clock                                                                                                       ;
;  mux2Out[17]     ; clock                                                                                                       ; 5.515 ; 5.515 ; Rise       ; clock                                                                                                       ;
;  mux2Out[18]     ; clock                                                                                                       ; 5.091 ; 5.091 ; Rise       ; clock                                                                                                       ;
;  mux2Out[19]     ; clock                                                                                                       ; 4.969 ; 4.969 ; Rise       ; clock                                                                                                       ;
;  mux2Out[20]     ; clock                                                                                                       ; 5.697 ; 5.697 ; Rise       ; clock                                                                                                       ;
;  mux2Out[21]     ; clock                                                                                                       ; 5.118 ; 5.118 ; Rise       ; clock                                                                                                       ;
;  mux2Out[22]     ; clock                                                                                                       ; 5.495 ; 5.495 ; Rise       ; clock                                                                                                       ;
;  mux2Out[23]     ; clock                                                                                                       ; 4.874 ; 4.874 ; Rise       ; clock                                                                                                       ;
;  mux2Out[24]     ; clock                                                                                                       ; 5.421 ; 5.421 ; Rise       ; clock                                                                                                       ;
;  mux2Out[25]     ; clock                                                                                                       ; 5.217 ; 5.217 ; Rise       ; clock                                                                                                       ;
;  mux2Out[26]     ; clock                                                                                                       ; 5.245 ; 5.245 ; Rise       ; clock                                                                                                       ;
;  mux2Out[27]     ; clock                                                                                                       ; 5.157 ; 5.157 ; Rise       ; clock                                                                                                       ;
;  mux2Out[28]     ; clock                                                                                                       ; 5.239 ; 5.239 ; Rise       ; clock                                                                                                       ;
;  mux2Out[29]     ; clock                                                                                                       ; 5.078 ; 5.078 ; Rise       ; clock                                                                                                       ;
;  mux2Out[30]     ; clock                                                                                                       ; 5.640 ; 5.640 ; Rise       ; clock                                                                                                       ;
;  mux2Out[31]     ; clock                                                                                                       ; 5.284 ; 5.284 ; Rise       ; clock                                                                                                       ;
; rawData[*]       ; clock                                                                                                       ; 6.798 ; 6.798 ; Rise       ; clock                                                                                                       ;
;  rawData[0]      ; clock                                                                                                       ; 6.247 ; 6.247 ; Rise       ; clock                                                                                                       ;
;  rawData[1]      ; clock                                                                                                       ; 6.000 ; 6.000 ; Rise       ; clock                                                                                                       ;
;  rawData[2]      ; clock                                                                                                       ; 6.048 ; 6.048 ; Rise       ; clock                                                                                                       ;
;  rawData[3]      ; clock                                                                                                       ; 5.943 ; 5.943 ; Rise       ; clock                                                                                                       ;
;  rawData[4]      ; clock                                                                                                       ; 6.175 ; 6.175 ; Rise       ; clock                                                                                                       ;
;  rawData[5]      ; clock                                                                                                       ; 5.929 ; 5.929 ; Rise       ; clock                                                                                                       ;
;  rawData[6]      ; clock                                                                                                       ; 6.553 ; 6.553 ; Rise       ; clock                                                                                                       ;
;  rawData[7]      ; clock                                                                                                       ; 6.163 ; 6.163 ; Rise       ; clock                                                                                                       ;
;  rawData[8]      ; clock                                                                                                       ; 6.521 ; 6.521 ; Rise       ; clock                                                                                                       ;
;  rawData[9]      ; clock                                                                                                       ; 5.978 ; 5.978 ; Rise       ; clock                                                                                                       ;
;  rawData[10]     ; clock                                                                                                       ; 6.207 ; 6.207 ; Rise       ; clock                                                                                                       ;
;  rawData[11]     ; clock                                                                                                       ; 6.709 ; 6.709 ; Rise       ; clock                                                                                                       ;
;  rawData[12]     ; clock                                                                                                       ; 6.152 ; 6.152 ; Rise       ; clock                                                                                                       ;
;  rawData[13]     ; clock                                                                                                       ; 6.236 ; 6.236 ; Rise       ; clock                                                                                                       ;
;  rawData[14]     ; clock                                                                                                       ; 6.798 ; 6.798 ; Rise       ; clock                                                                                                       ;
;  rawData[15]     ; clock                                                                                                       ; 6.219 ; 6.219 ; Rise       ; clock                                                                                                       ;
;  rawData[16]     ; clock                                                                                                       ; 6.683 ; 6.683 ; Rise       ; clock                                                                                                       ;
;  rawData[17]     ; clock                                                                                                       ; 6.466 ; 6.466 ; Rise       ; clock                                                                                                       ;
;  rawData[18]     ; clock                                                                                                       ; 6.713 ; 6.713 ; Rise       ; clock                                                                                                       ;
;  rawData[19]     ; clock                                                                                                       ; 6.593 ; 6.593 ; Rise       ; clock                                                                                                       ;
;  rawData[20]     ; clock                                                                                                       ; 5.964 ; 5.964 ; Rise       ; clock                                                                                                       ;
;  rawData[21]     ; clock                                                                                                       ; 5.928 ; 5.928 ; Rise       ; clock                                                                                                       ;
;  rawData[22]     ; clock                                                                                                       ; 6.102 ; 6.102 ; Rise       ; clock                                                                                                       ;
;  rawData[23]     ; clock                                                                                                       ; 6.082 ; 6.082 ; Rise       ; clock                                                                                                       ;
;  rawData[24]     ; clock                                                                                                       ; 6.132 ; 6.132 ; Rise       ; clock                                                                                                       ;
;  rawData[25]     ; clock                                                                                                       ; 5.975 ; 5.975 ; Rise       ; clock                                                                                                       ;
;  rawData[26]     ; clock                                                                                                       ; 6.044 ; 6.044 ; Rise       ; clock                                                                                                       ;
;  rawData[27]     ; clock                                                                                                       ; 5.983 ; 5.983 ; Rise       ; clock                                                                                                       ;
;  rawData[28]     ; clock                                                                                                       ; 6.367 ; 6.367 ; Rise       ; clock                                                                                                       ;
;  rawData[29]     ; clock                                                                                                       ; 5.884 ; 5.884 ; Rise       ; clock                                                                                                       ;
;  rawData[30]     ; clock                                                                                                       ; 5.985 ; 5.985 ; Rise       ; clock                                                                                                       ;
;  rawData[31]     ; clock                                                                                                       ; 5.885 ; 5.885 ; Rise       ; clock                                                                                                       ;
; readyData[*]     ; clock                                                                                                       ; 6.713 ; 6.713 ; Rise       ; clock                                                                                                       ;
;  readyData[7]    ; clock                                                                                                       ; 6.709 ; 6.709 ; Rise       ; clock                                                                                                       ;
;  readyData[8]    ; clock                                                                                                       ; 6.152 ; 6.152 ; Rise       ; clock                                                                                                       ;
;  readyData[9]    ; clock                                                                                                       ; 6.226 ; 6.226 ; Rise       ; clock                                                                                                       ;
;  readyData[10]   ; clock                                                                                                       ; 6.683 ; 6.683 ; Rise       ; clock                                                                                                       ;
;  readyData[11]   ; clock                                                                                                       ; 6.189 ; 6.189 ; Rise       ; clock                                                                                                       ;
;  readyData[12]   ; clock                                                                                                       ; 6.653 ; 6.653 ; Rise       ; clock                                                                                                       ;
;  readyData[13]   ; clock                                                                                                       ; 6.476 ; 6.476 ; Rise       ; clock                                                                                                       ;
;  readyData[14]   ; clock                                                                                                       ; 6.713 ; 6.713 ; Rise       ; clock                                                                                                       ;
;  readyData[15]   ; clock                                                                                                       ; 6.573 ; 6.573 ; Rise       ; clock                                                                                                       ;
;  readyData[16]   ; clock                                                                                                       ; 6.095 ; 6.095 ; Rise       ; clock                                                                                                       ;
;  readyData[17]   ; clock                                                                                                       ; 5.958 ; 5.958 ; Rise       ; clock                                                                                                       ;
;  readyData[18]   ; clock                                                                                                       ; 6.102 ; 6.102 ; Rise       ; clock                                                                                                       ;
;  readyData[19]   ; clock                                                                                                       ; 6.092 ; 6.092 ; Rise       ; clock                                                                                                       ;
;  readyData[20]   ; clock                                                                                                       ; 6.112 ; 6.112 ; Rise       ; clock                                                                                                       ;
;  readyData[21]   ; clock                                                                                                       ; 5.978 ; 5.978 ; Rise       ; clock                                                                                                       ;
; regCtrR1Out[*]   ; clock                                                                                                       ; 4.618 ; 4.618 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[0]  ; clock                                                                                                       ; 4.314 ; 4.314 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[1]  ; clock                                                                                                       ; 4.334 ; 4.334 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[2]  ; clock                                                                                                       ; 4.255 ; 4.255 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[3]  ; clock                                                                                                       ; 4.371 ; 4.371 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[4]  ; clock                                                                                                       ; 4.324 ; 4.324 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[5]  ; clock                                                                                                       ; 4.344 ; 4.344 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[6]  ; clock                                                                                                       ; 4.618 ; 4.618 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[7]  ; clock                                                                                                       ; 4.558 ; 4.558 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[8]  ; clock                                                                                                       ; 4.330 ; 4.330 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[9]  ; clock                                                                                                       ; 4.309 ; 4.309 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[10] ; clock                                                                                                       ; 4.442 ; 4.442 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[11] ; clock                                                                                                       ; 4.431 ; 4.431 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[12] ; clock                                                                                                       ; 3.787 ; 3.787 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[13] ; clock                                                                                                       ; 3.816 ; 3.816 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[14] ; clock                                                                                                       ; 3.604 ; 3.604 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[15] ; clock                                                                                                       ; 3.604 ; 3.604 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[16] ; clock                                                                                                       ; 4.131 ; 4.131 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[17] ; clock                                                                                                       ; 3.768 ; 3.768 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[18] ; clock                                                                                                       ; 3.915 ; 3.915 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[19] ; clock                                                                                                       ; 3.938 ; 3.938 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[20] ; clock                                                                                                       ; 3.944 ; 3.944 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[21] ; clock                                                                                                       ; 3.771 ; 3.771 ; Rise       ; clock                                                                                                       ;
; regCtrR3Out[*]   ; clock                                                                                                       ; 4.939 ; 4.939 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[0]  ; clock                                                                                                       ; 4.257 ; 4.257 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[1]  ; clock                                                                                                       ; 3.940 ; 3.940 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[2]  ; clock                                                                                                       ; 4.470 ; 4.470 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[3]  ; clock                                                                                                       ; 4.384 ; 4.384 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[4]  ; clock                                                                                                       ; 4.262 ; 4.262 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[5]  ; clock                                                                                                       ; 4.472 ; 4.472 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[6]  ; clock                                                                                                       ; 4.275 ; 4.275 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[7]  ; clock                                                                                                       ; 4.145 ; 4.145 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[8]  ; clock                                                                                                       ; 4.609 ; 4.609 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[9]  ; clock                                                                                                       ; 4.440 ; 4.440 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[10] ; clock                                                                                                       ; 4.437 ; 4.437 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[11] ; clock                                                                                                       ; 4.420 ; 4.420 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[12] ; clock                                                                                                       ; 3.747 ; 3.747 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[13] ; clock                                                                                                       ; 3.813 ; 3.813 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[14] ; clock                                                                                                       ; 3.612 ; 3.612 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[15] ; clock                                                                                                       ; 3.578 ; 3.578 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[16] ; clock                                                                                                       ; 4.939 ; 4.939 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[17] ; clock                                                                                                       ; 4.323 ; 4.323 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[18] ; clock                                                                                                       ; 4.229 ; 4.229 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[19] ; clock                                                                                                       ; 4.408 ; 4.408 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[20] ; clock                                                                                                       ; 4.122 ; 4.122 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[21] ; clock                                                                                                       ; 4.314 ; 4.314 ; Rise       ; clock                                                                                                       ;
; regsOutA[*]      ; clock                                                                                                       ; 4.750 ; 4.750 ; Rise       ; clock                                                                                                       ;
;  regsOutA[0]     ; clock                                                                                                       ; 4.603 ; 4.603 ; Rise       ; clock                                                                                                       ;
;  regsOutA[1]     ; clock                                                                                                       ; 4.553 ; 4.553 ; Rise       ; clock                                                                                                       ;
;  regsOutA[2]     ; clock                                                                                                       ; 4.376 ; 4.376 ; Rise       ; clock                                                                                                       ;
;  regsOutA[3]     ; clock                                                                                                       ; 4.750 ; 4.750 ; Rise       ; clock                                                                                                       ;
;  regsOutA[4]     ; clock                                                                                                       ; 4.364 ; 4.364 ; Rise       ; clock                                                                                                       ;
;  regsOutA[5]     ; clock                                                                                                       ; 4.572 ; 4.572 ; Rise       ; clock                                                                                                       ;
;  regsOutA[6]     ; clock                                                                                                       ; 4.572 ; 4.572 ; Rise       ; clock                                                                                                       ;
;  regsOutA[7]     ; clock                                                                                                       ; 4.403 ; 4.403 ; Rise       ; clock                                                                                                       ;
;  regsOutA[8]     ; clock                                                                                                       ; 4.355 ; 4.355 ; Rise       ; clock                                                                                                       ;
;  regsOutA[9]     ; clock                                                                                                       ; 4.209 ; 4.209 ; Rise       ; clock                                                                                                       ;
;  regsOutA[10]    ; clock                                                                                                       ; 4.554 ; 4.554 ; Rise       ; clock                                                                                                       ;
;  regsOutA[11]    ; clock                                                                                                       ; 4.546 ; 4.546 ; Rise       ; clock                                                                                                       ;
;  regsOutA[12]    ; clock                                                                                                       ; 4.514 ; 4.514 ; Rise       ; clock                                                                                                       ;
;  regsOutA[13]    ; clock                                                                                                       ; 4.672 ; 4.672 ; Rise       ; clock                                                                                                       ;
;  regsOutA[14]    ; clock                                                                                                       ; 4.041 ; 4.041 ; Rise       ; clock                                                                                                       ;
;  regsOutA[15]    ; clock                                                                                                       ; 4.698 ; 4.698 ; Rise       ; clock                                                                                                       ;
;  regsOutA[16]    ; clock                                                                                                       ; 4.479 ; 4.479 ; Rise       ; clock                                                                                                       ;
;  regsOutA[17]    ; clock                                                                                                       ; 4.588 ; 4.588 ; Rise       ; clock                                                                                                       ;
;  regsOutA[18]    ; clock                                                                                                       ; 4.459 ; 4.459 ; Rise       ; clock                                                                                                       ;
;  regsOutA[19]    ; clock                                                                                                       ; 4.592 ; 4.592 ; Rise       ; clock                                                                                                       ;
;  regsOutA[20]    ; clock                                                                                                       ; 4.542 ; 4.542 ; Rise       ; clock                                                                                                       ;
;  regsOutA[21]    ; clock                                                                                                       ; 4.537 ; 4.537 ; Rise       ; clock                                                                                                       ;
;  regsOutA[22]    ; clock                                                                                                       ; 4.659 ; 4.659 ; Rise       ; clock                                                                                                       ;
;  regsOutA[23]    ; clock                                                                                                       ; 4.463 ; 4.463 ; Rise       ; clock                                                                                                       ;
;  regsOutA[24]    ; clock                                                                                                       ; 4.253 ; 4.253 ; Rise       ; clock                                                                                                       ;
;  regsOutA[25]    ; clock                                                                                                       ; 4.371 ; 4.371 ; Rise       ; clock                                                                                                       ;
;  regsOutA[26]    ; clock                                                                                                       ; 4.627 ; 4.627 ; Rise       ; clock                                                                                                       ;
;  regsOutA[27]    ; clock                                                                                                       ; 4.574 ; 4.574 ; Rise       ; clock                                                                                                       ;
;  regsOutA[28]    ; clock                                                                                                       ; 4.349 ; 4.349 ; Rise       ; clock                                                                                                       ;
;  regsOutA[29]    ; clock                                                                                                       ; 4.386 ; 4.386 ; Rise       ; clock                                                                                                       ;
;  regsOutA[30]    ; clock                                                                                                       ; 4.395 ; 4.395 ; Rise       ; clock                                                                                                       ;
;  regsOutA[31]    ; clock                                                                                                       ; 4.205 ; 4.205 ; Rise       ; clock                                                                                                       ;
; regsOutB[*]      ; clock                                                                                                       ; 5.246 ; 5.246 ; Rise       ; clock                                                                                                       ;
;  regsOutB[0]     ; clock                                                                                                       ; 4.455 ; 4.455 ; Rise       ; clock                                                                                                       ;
;  regsOutB[1]     ; clock                                                                                                       ; 4.667 ; 4.667 ; Rise       ; clock                                                                                                       ;
;  regsOutB[2]     ; clock                                                                                                       ; 4.949 ; 4.949 ; Rise       ; clock                                                                                                       ;
;  regsOutB[3]     ; clock                                                                                                       ; 4.747 ; 4.747 ; Rise       ; clock                                                                                                       ;
;  regsOutB[4]     ; clock                                                                                                       ; 4.138 ; 4.138 ; Rise       ; clock                                                                                                       ;
;  regsOutB[5]     ; clock                                                                                                       ; 4.621 ; 4.621 ; Rise       ; clock                                                                                                       ;
;  regsOutB[6]     ; clock                                                                                                       ; 4.619 ; 4.619 ; Rise       ; clock                                                                                                       ;
;  regsOutB[7]     ; clock                                                                                                       ; 4.343 ; 4.343 ; Rise       ; clock                                                                                                       ;
;  regsOutB[8]     ; clock                                                                                                       ; 4.446 ; 4.446 ; Rise       ; clock                                                                                                       ;
;  regsOutB[9]     ; clock                                                                                                       ; 4.451 ; 4.451 ; Rise       ; clock                                                                                                       ;
;  regsOutB[10]    ; clock                                                                                                       ; 4.298 ; 4.298 ; Rise       ; clock                                                                                                       ;
;  regsOutB[11]    ; clock                                                                                                       ; 4.239 ; 4.239 ; Rise       ; clock                                                                                                       ;
;  regsOutB[12]    ; clock                                                                                                       ; 4.489 ; 4.489 ; Rise       ; clock                                                                                                       ;
;  regsOutB[13]    ; clock                                                                                                       ; 4.285 ; 4.285 ; Rise       ; clock                                                                                                       ;
;  regsOutB[14]    ; clock                                                                                                       ; 4.339 ; 4.339 ; Rise       ; clock                                                                                                       ;
;  regsOutB[15]    ; clock                                                                                                       ; 4.270 ; 4.270 ; Rise       ; clock                                                                                                       ;
;  regsOutB[16]    ; clock                                                                                                       ; 4.526 ; 4.526 ; Rise       ; clock                                                                                                       ;
;  regsOutB[17]    ; clock                                                                                                       ; 4.508 ; 4.508 ; Rise       ; clock                                                                                                       ;
;  regsOutB[18]    ; clock                                                                                                       ; 4.608 ; 4.608 ; Rise       ; clock                                                                                                       ;
;  regsOutB[19]    ; clock                                                                                                       ; 4.434 ; 4.434 ; Rise       ; clock                                                                                                       ;
;  regsOutB[20]    ; clock                                                                                                       ; 4.203 ; 4.203 ; Rise       ; clock                                                                                                       ;
;  regsOutB[21]    ; clock                                                                                                       ; 4.564 ; 4.564 ; Rise       ; clock                                                                                                       ;
;  regsOutB[22]    ; clock                                                                                                       ; 4.559 ; 4.559 ; Rise       ; clock                                                                                                       ;
;  regsOutB[23]    ; clock                                                                                                       ; 4.479 ; 4.479 ; Rise       ; clock                                                                                                       ;
;  regsOutB[24]    ; clock                                                                                                       ; 5.246 ; 5.246 ; Rise       ; clock                                                                                                       ;
;  regsOutB[25]    ; clock                                                                                                       ; 4.190 ; 4.190 ; Rise       ; clock                                                                                                       ;
;  regsOutB[26]    ; clock                                                                                                       ; 4.267 ; 4.267 ; Rise       ; clock                                                                                                       ;
;  regsOutB[27]    ; clock                                                                                                       ; 4.244 ; 4.244 ; Rise       ; clock                                                                                                       ;
;  regsOutB[28]    ; clock                                                                                                       ; 4.290 ; 4.290 ; Rise       ; clock                                                                                                       ;
;  regsOutB[29]    ; clock                                                                                                       ; 4.310 ; 4.310 ; Rise       ; clock                                                                                                       ;
;  regsOutB[30]    ; clock                                                                                                       ; 4.136 ; 4.136 ; Rise       ; clock                                                                                                       ;
;  regsOutB[31]    ; clock                                                                                                       ; 4.809 ; 4.809 ; Rise       ; clock                                                                                                       ;
; aluOut[*]        ; clock2                                                                                                      ; 5.248 ; 5.248 ; Rise       ; clock2                                                                                                      ;
;  aluOut[0]       ; clock2                                                                                                      ; 4.488 ; 4.488 ; Rise       ; clock2                                                                                                      ;
;  aluOut[1]       ; clock2                                                                                                      ; 4.616 ; 4.616 ; Rise       ; clock2                                                                                                      ;
;  aluOut[2]       ; clock2                                                                                                      ; 4.684 ; 4.684 ; Rise       ; clock2                                                                                                      ;
;  aluOut[3]       ; clock2                                                                                                      ; 4.701 ; 4.701 ; Rise       ; clock2                                                                                                      ;
;  aluOut[4]       ; clock2                                                                                                      ; 4.690 ; 4.690 ; Rise       ; clock2                                                                                                      ;
;  aluOut[5]       ; clock2                                                                                                      ; 4.671 ; 4.671 ; Rise       ; clock2                                                                                                      ;
;  aluOut[6]       ; clock2                                                                                                      ; 4.696 ; 4.696 ; Rise       ; clock2                                                                                                      ;
;  aluOut[7]       ; clock2                                                                                                      ; 4.571 ; 4.571 ; Rise       ; clock2                                                                                                      ;
;  aluOut[8]       ; clock2                                                                                                      ; 4.679 ; 4.679 ; Rise       ; clock2                                                                                                      ;
;  aluOut[9]       ; clock2                                                                                                      ; 4.709 ; 4.709 ; Rise       ; clock2                                                                                                      ;
;  aluOut[10]      ; clock2                                                                                                      ; 4.816 ; 4.816 ; Rise       ; clock2                                                                                                      ;
;  aluOut[11]      ; clock2                                                                                                      ; 4.823 ; 4.823 ; Rise       ; clock2                                                                                                      ;
;  aluOut[12]      ; clock2                                                                                                      ; 4.800 ; 4.800 ; Rise       ; clock2                                                                                                      ;
;  aluOut[13]      ; clock2                                                                                                      ; 4.755 ; 4.755 ; Rise       ; clock2                                                                                                      ;
;  aluOut[14]      ; clock2                                                                                                      ; 4.868 ; 4.868 ; Rise       ; clock2                                                                                                      ;
;  aluOut[15]      ; clock2                                                                                                      ; 4.803 ; 4.803 ; Rise       ; clock2                                                                                                      ;
;  aluOut[16]      ; clock2                                                                                                      ; 4.834 ; 4.834 ; Rise       ; clock2                                                                                                      ;
;  aluOut[17]      ; clock2                                                                                                      ; 4.921 ; 4.921 ; Rise       ; clock2                                                                                                      ;
;  aluOut[18]      ; clock2                                                                                                      ; 5.180 ; 5.180 ; Rise       ; clock2                                                                                                      ;
;  aluOut[19]      ; clock2                                                                                                      ; 4.702 ; 4.702 ; Rise       ; clock2                                                                                                      ;
;  aluOut[20]      ; clock2                                                                                                      ; 5.086 ; 5.086 ; Rise       ; clock2                                                                                                      ;
;  aluOut[21]      ; clock2                                                                                                      ; 5.238 ; 5.238 ; Rise       ; clock2                                                                                                      ;
;  aluOut[22]      ; clock2                                                                                                      ; 5.038 ; 5.038 ; Rise       ; clock2                                                                                                      ;
;  aluOut[23]      ; clock2                                                                                                      ; 5.200 ; 5.200 ; Rise       ; clock2                                                                                                      ;
;  aluOut[24]      ; clock2                                                                                                      ; 4.817 ; 4.817 ; Rise       ; clock2                                                                                                      ;
;  aluOut[25]      ; clock2                                                                                                      ; 4.619 ; 4.619 ; Rise       ; clock2                                                                                                      ;
;  aluOut[26]      ; clock2                                                                                                      ; 4.993 ; 4.993 ; Rise       ; clock2                                                                                                      ;
;  aluOut[27]      ; clock2                                                                                                      ; 4.861 ; 4.861 ; Rise       ; clock2                                                                                                      ;
;  aluOut[28]      ; clock2                                                                                                      ; 5.037 ; 5.037 ; Rise       ; clock2                                                                                                      ;
;  aluOut[29]      ; clock2                                                                                                      ; 5.077 ; 5.077 ; Rise       ; clock2                                                                                                      ;
;  aluOut[30]      ; clock2                                                                                                      ; 5.248 ; 5.248 ; Rise       ; clock2                                                                                                      ;
;  aluOut[31]      ; clock2                                                                                                      ; 4.818 ; 4.818 ; Rise       ; clock2                                                                                                      ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.583 ; 4.583 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.260 ; 4.260 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.199 ; 4.199 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.583 ; 4.583 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.100 ; 4.100 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.715 ; 7.715 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.715 ; 7.715 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 6.956 ; 6.956 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.633 ; 7.633 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.583 ; 4.583 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.260 ; 4.260 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.199 ; 4.199 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.583 ; 4.583 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.100 ; 4.100 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.163 ; 8.163 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.163 ; 8.163 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.404 ; 7.404 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.081 ; 8.081 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
+------------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                             ;
+------------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+------------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; aluOut[*]        ; clock                                                                                                       ; 4.590 ; 4.590 ; Rise       ; clock                                                                                                       ;
;  aluOut[0]       ; clock                                                                                                       ; 4.609 ; 4.609 ; Rise       ; clock                                                                                                       ;
;  aluOut[1]       ; clock                                                                                                       ; 4.740 ; 4.740 ; Rise       ; clock                                                                                                       ;
;  aluOut[2]       ; clock                                                                                                       ; 4.628 ; 4.628 ; Rise       ; clock                                                                                                       ;
;  aluOut[3]       ; clock                                                                                                       ; 4.645 ; 4.645 ; Rise       ; clock                                                                                                       ;
;  aluOut[4]       ; clock                                                                                                       ; 4.636 ; 4.636 ; Rise       ; clock                                                                                                       ;
;  aluOut[5]       ; clock                                                                                                       ; 4.615 ; 4.615 ; Rise       ; clock                                                                                                       ;
;  aluOut[6]       ; clock                                                                                                       ; 4.730 ; 4.730 ; Rise       ; clock                                                                                                       ;
;  aluOut[7]       ; clock                                                                                                       ; 4.844 ; 4.844 ; Rise       ; clock                                                                                                       ;
;  aluOut[8]       ; clock                                                                                                       ; 5.027 ; 5.027 ; Rise       ; clock                                                                                                       ;
;  aluOut[9]       ; clock                                                                                                       ; 5.135 ; 5.135 ; Rise       ; clock                                                                                                       ;
;  aluOut[10]      ; clock                                                                                                       ; 5.238 ; 5.238 ; Rise       ; clock                                                                                                       ;
;  aluOut[11]      ; clock                                                                                                       ; 4.861 ; 4.861 ; Rise       ; clock                                                                                                       ;
;  aluOut[12]      ; clock                                                                                                       ; 4.909 ; 4.909 ; Rise       ; clock                                                                                                       ;
;  aluOut[13]      ; clock                                                                                                       ; 4.590 ; 4.590 ; Rise       ; clock                                                                                                       ;
;  aluOut[14]      ; clock                                                                                                       ; 5.197 ; 5.197 ; Rise       ; clock                                                                                                       ;
;  aluOut[15]      ; clock                                                                                                       ; 5.223 ; 5.223 ; Rise       ; clock                                                                                                       ;
;  aluOut[16]      ; clock                                                                                                       ; 4.907 ; 4.907 ; Rise       ; clock                                                                                                       ;
;  aluOut[17]      ; clock                                                                                                       ; 5.073 ; 5.073 ; Rise       ; clock                                                                                                       ;
;  aluOut[18]      ; clock                                                                                                       ; 5.381 ; 5.381 ; Rise       ; clock                                                                                                       ;
;  aluOut[19]      ; clock                                                                                                       ; 4.904 ; 4.904 ; Rise       ; clock                                                                                                       ;
;  aluOut[20]      ; clock                                                                                                       ; 5.197 ; 5.197 ; Rise       ; clock                                                                                                       ;
;  aluOut[21]      ; clock                                                                                                       ; 5.373 ; 5.373 ; Rise       ; clock                                                                                                       ;
;  aluOut[22]      ; clock                                                                                                       ; 5.223 ; 5.223 ; Rise       ; clock                                                                                                       ;
;  aluOut[23]      ; clock                                                                                                       ; 5.214 ; 5.214 ; Rise       ; clock                                                                                                       ;
;  aluOut[24]      ; clock                                                                                                       ; 5.085 ; 5.085 ; Rise       ; clock                                                                                                       ;
;  aluOut[25]      ; clock                                                                                                       ; 4.788 ; 4.788 ; Rise       ; clock                                                                                                       ;
;  aluOut[26]      ; clock                                                                                                       ; 5.157 ; 5.157 ; Rise       ; clock                                                                                                       ;
;  aluOut[27]      ; clock                                                                                                       ; 4.769 ; 4.769 ; Rise       ; clock                                                                                                       ;
;  aluOut[28]      ; clock                                                                                                       ; 4.986 ; 4.986 ; Rise       ; clock                                                                                                       ;
;  aluOut[29]      ; clock                                                                                                       ; 5.121 ; 5.121 ; Rise       ; clock                                                                                                       ;
;  aluOut[30]      ; clock                                                                                                       ; 4.703 ; 4.703 ; Rise       ; clock                                                                                                       ;
;  aluOut[31]      ; clock                                                                                                       ; 4.977 ; 4.977 ; Rise       ; clock                                                                                                       ;
; mux1Out[*]       ; clock                                                                                                       ; 4.313 ; 4.313 ; Rise       ; clock                                                                                                       ;
;  mux1Out[0]      ; clock                                                                                                       ; 4.799 ; 4.799 ; Rise       ; clock                                                                                                       ;
;  mux1Out[1]      ; clock                                                                                                       ; 5.234 ; 5.234 ; Rise       ; clock                                                                                                       ;
;  mux1Out[2]      ; clock                                                                                                       ; 4.931 ; 4.931 ; Rise       ; clock                                                                                                       ;
;  mux1Out[3]      ; clock                                                                                                       ; 4.887 ; 4.887 ; Rise       ; clock                                                                                                       ;
;  mux1Out[4]      ; clock                                                                                                       ; 4.397 ; 4.397 ; Rise       ; clock                                                                                                       ;
;  mux1Out[5]      ; clock                                                                                                       ; 4.486 ; 4.486 ; Rise       ; clock                                                                                                       ;
;  mux1Out[6]      ; clock                                                                                                       ; 4.773 ; 4.773 ; Rise       ; clock                                                                                                       ;
;  mux1Out[7]      ; clock                                                                                                       ; 4.677 ; 4.677 ; Rise       ; clock                                                                                                       ;
;  mux1Out[8]      ; clock                                                                                                       ; 4.590 ; 4.590 ; Rise       ; clock                                                                                                       ;
;  mux1Out[9]      ; clock                                                                                                       ; 4.596 ; 4.596 ; Rise       ; clock                                                                                                       ;
;  mux1Out[10]     ; clock                                                                                                       ; 4.831 ; 4.831 ; Rise       ; clock                                                                                                       ;
;  mux1Out[11]     ; clock                                                                                                       ; 4.443 ; 4.443 ; Rise       ; clock                                                                                                       ;
;  mux1Out[12]     ; clock                                                                                                       ; 4.883 ; 4.883 ; Rise       ; clock                                                                                                       ;
;  mux1Out[13]     ; clock                                                                                                       ; 5.056 ; 5.056 ; Rise       ; clock                                                                                                       ;
;  mux1Out[14]     ; clock                                                                                                       ; 4.940 ; 4.940 ; Rise       ; clock                                                                                                       ;
;  mux1Out[15]     ; clock                                                                                                       ; 5.151 ; 5.151 ; Rise       ; clock                                                                                                       ;
;  mux1Out[16]     ; clock                                                                                                       ; 5.269 ; 5.269 ; Rise       ; clock                                                                                                       ;
;  mux1Out[17]     ; clock                                                                                                       ; 5.361 ; 5.361 ; Rise       ; clock                                                                                                       ;
;  mux1Out[18]     ; clock                                                                                                       ; 4.959 ; 4.959 ; Rise       ; clock                                                                                                       ;
;  mux1Out[19]     ; clock                                                                                                       ; 4.847 ; 4.847 ; Rise       ; clock                                                                                                       ;
;  mux1Out[20]     ; clock                                                                                                       ; 5.276 ; 5.276 ; Rise       ; clock                                                                                                       ;
;  mux1Out[21]     ; clock                                                                                                       ; 4.722 ; 4.722 ; Rise       ; clock                                                                                                       ;
;  mux1Out[22]     ; clock                                                                                                       ; 4.949 ; 4.949 ; Rise       ; clock                                                                                                       ;
;  mux1Out[23]     ; clock                                                                                                       ; 4.818 ; 4.818 ; Rise       ; clock                                                                                                       ;
;  mux1Out[24]     ; clock                                                                                                       ; 4.313 ; 4.313 ; Rise       ; clock                                                                                                       ;
;  mux1Out[25]     ; clock                                                                                                       ; 4.896 ; 4.896 ; Rise       ; clock                                                                                                       ;
;  mux1Out[26]     ; clock                                                                                                       ; 4.859 ; 4.859 ; Rise       ; clock                                                                                                       ;
;  mux1Out[27]     ; clock                                                                                                       ; 5.009 ; 5.009 ; Rise       ; clock                                                                                                       ;
;  mux1Out[28]     ; clock                                                                                                       ; 5.028 ; 5.028 ; Rise       ; clock                                                                                                       ;
;  mux1Out[29]     ; clock                                                                                                       ; 5.413 ; 5.413 ; Rise       ; clock                                                                                                       ;
;  mux1Out[30]     ; clock                                                                                                       ; 4.477 ; 4.477 ; Rise       ; clock                                                                                                       ;
;  mux1Out[31]     ; clock                                                                                                       ; 4.408 ; 4.408 ; Rise       ; clock                                                                                                       ;
; mux2Out[*]       ; clock                                                                                                       ; 4.233 ; 4.233 ; Rise       ; clock                                                                                                       ;
;  mux2Out[0]      ; clock                                                                                                       ; 4.784 ; 4.784 ; Rise       ; clock                                                                                                       ;
;  mux2Out[1]      ; clock                                                                                                       ; 4.983 ; 4.983 ; Rise       ; clock                                                                                                       ;
;  mux2Out[2]      ; clock                                                                                                       ; 4.982 ; 4.982 ; Rise       ; clock                                                                                                       ;
;  mux2Out[3]      ; clock                                                                                                       ; 4.271 ; 4.271 ; Rise       ; clock                                                                                                       ;
;  mux2Out[4]      ; clock                                                                                                       ; 4.865 ; 4.865 ; Rise       ; clock                                                                                                       ;
;  mux2Out[5]      ; clock                                                                                                       ; 4.233 ; 4.233 ; Rise       ; clock                                                                                                       ;
;  mux2Out[6]      ; clock                                                                                                       ; 4.697 ; 4.697 ; Rise       ; clock                                                                                                       ;
;  mux2Out[7]      ; clock                                                                                                       ; 4.722 ; 4.722 ; Rise       ; clock                                                                                                       ;
;  mux2Out[8]      ; clock                                                                                                       ; 4.559 ; 4.559 ; Rise       ; clock                                                                                                       ;
;  mux2Out[9]      ; clock                                                                                                       ; 5.099 ; 5.099 ; Rise       ; clock                                                                                                       ;
;  mux2Out[10]     ; clock                                                                                                       ; 4.642 ; 4.642 ; Rise       ; clock                                                                                                       ;
;  mux2Out[11]     ; clock                                                                                                       ; 4.655 ; 4.655 ; Rise       ; clock                                                                                                       ;
;  mux2Out[12]     ; clock                                                                                                       ; 4.937 ; 4.937 ; Rise       ; clock                                                                                                       ;
;  mux2Out[13]     ; clock                                                                                                       ; 4.895 ; 4.895 ; Rise       ; clock                                                                                                       ;
;  mux2Out[14]     ; clock                                                                                                       ; 4.688 ; 4.688 ; Rise       ; clock                                                                                                       ;
;  mux2Out[15]     ; clock                                                                                                       ; 4.664 ; 4.664 ; Rise       ; clock                                                                                                       ;
;  mux2Out[16]     ; clock                                                                                                       ; 5.015 ; 5.015 ; Rise       ; clock                                                                                                       ;
;  mux2Out[17]     ; clock                                                                                                       ; 4.847 ; 4.847 ; Rise       ; clock                                                                                                       ;
;  mux2Out[18]     ; clock                                                                                                       ; 4.429 ; 4.429 ; Rise       ; clock                                                                                                       ;
;  mux2Out[19]     ; clock                                                                                                       ; 4.303 ; 4.303 ; Rise       ; clock                                                                                                       ;
;  mux2Out[20]     ; clock                                                                                                       ; 5.325 ; 5.325 ; Rise       ; clock                                                                                                       ;
;  mux2Out[21]     ; clock                                                                                                       ; 4.665 ; 4.665 ; Rise       ; clock                                                                                                       ;
;  mux2Out[22]     ; clock                                                                                                       ; 4.829 ; 4.829 ; Rise       ; clock                                                                                                       ;
;  mux2Out[23]     ; clock                                                                                                       ; 4.440 ; 4.440 ; Rise       ; clock                                                                                                       ;
;  mux2Out[24]     ; clock                                                                                                       ; 4.737 ; 4.737 ; Rise       ; clock                                                                                                       ;
;  mux2Out[25]     ; clock                                                                                                       ; 4.905 ; 4.905 ; Rise       ; clock                                                                                                       ;
;  mux2Out[26]     ; clock                                                                                                       ; 4.681 ; 4.681 ; Rise       ; clock                                                                                                       ;
;  mux2Out[27]     ; clock                                                                                                       ; 4.871 ; 4.871 ; Rise       ; clock                                                                                                       ;
;  mux2Out[28]     ; clock                                                                                                       ; 4.683 ; 4.683 ; Rise       ; clock                                                                                                       ;
;  mux2Out[29]     ; clock                                                                                                       ; 4.524 ; 4.524 ; Rise       ; clock                                                                                                       ;
;  mux2Out[30]     ; clock                                                                                                       ; 4.939 ; 4.939 ; Rise       ; clock                                                                                                       ;
;  mux2Out[31]     ; clock                                                                                                       ; 5.103 ; 5.103 ; Rise       ; clock                                                                                                       ;
; rawData[*]       ; clock                                                                                                       ; 5.884 ; 5.884 ; Rise       ; clock                                                                                                       ;
;  rawData[0]      ; clock                                                                                                       ; 6.247 ; 6.247 ; Rise       ; clock                                                                                                       ;
;  rawData[1]      ; clock                                                                                                       ; 6.000 ; 6.000 ; Rise       ; clock                                                                                                       ;
;  rawData[2]      ; clock                                                                                                       ; 6.048 ; 6.048 ; Rise       ; clock                                                                                                       ;
;  rawData[3]      ; clock                                                                                                       ; 5.943 ; 5.943 ; Rise       ; clock                                                                                                       ;
;  rawData[4]      ; clock                                                                                                       ; 6.175 ; 6.175 ; Rise       ; clock                                                                                                       ;
;  rawData[5]      ; clock                                                                                                       ; 5.929 ; 5.929 ; Rise       ; clock                                                                                                       ;
;  rawData[6]      ; clock                                                                                                       ; 6.553 ; 6.553 ; Rise       ; clock                                                                                                       ;
;  rawData[7]      ; clock                                                                                                       ; 6.163 ; 6.163 ; Rise       ; clock                                                                                                       ;
;  rawData[8]      ; clock                                                                                                       ; 6.521 ; 6.521 ; Rise       ; clock                                                                                                       ;
;  rawData[9]      ; clock                                                                                                       ; 5.978 ; 5.978 ; Rise       ; clock                                                                                                       ;
;  rawData[10]     ; clock                                                                                                       ; 6.207 ; 6.207 ; Rise       ; clock                                                                                                       ;
;  rawData[11]     ; clock                                                                                                       ; 6.709 ; 6.709 ; Rise       ; clock                                                                                                       ;
;  rawData[12]     ; clock                                                                                                       ; 6.152 ; 6.152 ; Rise       ; clock                                                                                                       ;
;  rawData[13]     ; clock                                                                                                       ; 6.236 ; 6.236 ; Rise       ; clock                                                                                                       ;
;  rawData[14]     ; clock                                                                                                       ; 6.798 ; 6.798 ; Rise       ; clock                                                                                                       ;
;  rawData[15]     ; clock                                                                                                       ; 6.219 ; 6.219 ; Rise       ; clock                                                                                                       ;
;  rawData[16]     ; clock                                                                                                       ; 6.683 ; 6.683 ; Rise       ; clock                                                                                                       ;
;  rawData[17]     ; clock                                                                                                       ; 6.466 ; 6.466 ; Rise       ; clock                                                                                                       ;
;  rawData[18]     ; clock                                                                                                       ; 6.713 ; 6.713 ; Rise       ; clock                                                                                                       ;
;  rawData[19]     ; clock                                                                                                       ; 6.593 ; 6.593 ; Rise       ; clock                                                                                                       ;
;  rawData[20]     ; clock                                                                                                       ; 5.964 ; 5.964 ; Rise       ; clock                                                                                                       ;
;  rawData[21]     ; clock                                                                                                       ; 5.928 ; 5.928 ; Rise       ; clock                                                                                                       ;
;  rawData[22]     ; clock                                                                                                       ; 6.102 ; 6.102 ; Rise       ; clock                                                                                                       ;
;  rawData[23]     ; clock                                                                                                       ; 6.082 ; 6.082 ; Rise       ; clock                                                                                                       ;
;  rawData[24]     ; clock                                                                                                       ; 6.132 ; 6.132 ; Rise       ; clock                                                                                                       ;
;  rawData[25]     ; clock                                                                                                       ; 5.975 ; 5.975 ; Rise       ; clock                                                                                                       ;
;  rawData[26]     ; clock                                                                                                       ; 6.044 ; 6.044 ; Rise       ; clock                                                                                                       ;
;  rawData[27]     ; clock                                                                                                       ; 5.983 ; 5.983 ; Rise       ; clock                                                                                                       ;
;  rawData[28]     ; clock                                                                                                       ; 6.367 ; 6.367 ; Rise       ; clock                                                                                                       ;
;  rawData[29]     ; clock                                                                                                       ; 5.884 ; 5.884 ; Rise       ; clock                                                                                                       ;
;  rawData[30]     ; clock                                                                                                       ; 5.985 ; 5.985 ; Rise       ; clock                                                                                                       ;
;  rawData[31]     ; clock                                                                                                       ; 5.885 ; 5.885 ; Rise       ; clock                                                                                                       ;
; readyData[*]     ; clock                                                                                                       ; 5.958 ; 5.958 ; Rise       ; clock                                                                                                       ;
;  readyData[7]    ; clock                                                                                                       ; 6.709 ; 6.709 ; Rise       ; clock                                                                                                       ;
;  readyData[8]    ; clock                                                                                                       ; 6.152 ; 6.152 ; Rise       ; clock                                                                                                       ;
;  readyData[9]    ; clock                                                                                                       ; 6.226 ; 6.226 ; Rise       ; clock                                                                                                       ;
;  readyData[10]   ; clock                                                                                                       ; 6.683 ; 6.683 ; Rise       ; clock                                                                                                       ;
;  readyData[11]   ; clock                                                                                                       ; 6.189 ; 6.189 ; Rise       ; clock                                                                                                       ;
;  readyData[12]   ; clock                                                                                                       ; 6.653 ; 6.653 ; Rise       ; clock                                                                                                       ;
;  readyData[13]   ; clock                                                                                                       ; 6.476 ; 6.476 ; Rise       ; clock                                                                                                       ;
;  readyData[14]   ; clock                                                                                                       ; 6.713 ; 6.713 ; Rise       ; clock                                                                                                       ;
;  readyData[15]   ; clock                                                                                                       ; 6.573 ; 6.573 ; Rise       ; clock                                                                                                       ;
;  readyData[16]   ; clock                                                                                                       ; 6.095 ; 6.095 ; Rise       ; clock                                                                                                       ;
;  readyData[17]   ; clock                                                                                                       ; 5.958 ; 5.958 ; Rise       ; clock                                                                                                       ;
;  readyData[18]   ; clock                                                                                                       ; 6.102 ; 6.102 ; Rise       ; clock                                                                                                       ;
;  readyData[19]   ; clock                                                                                                       ; 6.092 ; 6.092 ; Rise       ; clock                                                                                                       ;
;  readyData[20]   ; clock                                                                                                       ; 6.112 ; 6.112 ; Rise       ; clock                                                                                                       ;
;  readyData[21]   ; clock                                                                                                       ; 5.978 ; 5.978 ; Rise       ; clock                                                                                                       ;
; regCtrR1Out[*]   ; clock                                                                                                       ; 3.604 ; 3.604 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[0]  ; clock                                                                                                       ; 4.314 ; 4.314 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[1]  ; clock                                                                                                       ; 4.334 ; 4.334 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[2]  ; clock                                                                                                       ; 4.255 ; 4.255 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[3]  ; clock                                                                                                       ; 4.371 ; 4.371 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[4]  ; clock                                                                                                       ; 4.324 ; 4.324 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[5]  ; clock                                                                                                       ; 4.344 ; 4.344 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[6]  ; clock                                                                                                       ; 4.618 ; 4.618 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[7]  ; clock                                                                                                       ; 4.558 ; 4.558 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[8]  ; clock                                                                                                       ; 4.330 ; 4.330 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[9]  ; clock                                                                                                       ; 4.309 ; 4.309 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[10] ; clock                                                                                                       ; 4.442 ; 4.442 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[11] ; clock                                                                                                       ; 4.431 ; 4.431 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[12] ; clock                                                                                                       ; 3.787 ; 3.787 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[13] ; clock                                                                                                       ; 3.816 ; 3.816 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[14] ; clock                                                                                                       ; 3.604 ; 3.604 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[15] ; clock                                                                                                       ; 3.604 ; 3.604 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[16] ; clock                                                                                                       ; 4.131 ; 4.131 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[17] ; clock                                                                                                       ; 3.768 ; 3.768 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[18] ; clock                                                                                                       ; 3.915 ; 3.915 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[19] ; clock                                                                                                       ; 3.938 ; 3.938 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[20] ; clock                                                                                                       ; 3.944 ; 3.944 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[21] ; clock                                                                                                       ; 3.771 ; 3.771 ; Rise       ; clock                                                                                                       ;
; regCtrR3Out[*]   ; clock                                                                                                       ; 3.578 ; 3.578 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[0]  ; clock                                                                                                       ; 4.257 ; 4.257 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[1]  ; clock                                                                                                       ; 3.940 ; 3.940 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[2]  ; clock                                                                                                       ; 4.470 ; 4.470 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[3]  ; clock                                                                                                       ; 4.384 ; 4.384 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[4]  ; clock                                                                                                       ; 4.262 ; 4.262 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[5]  ; clock                                                                                                       ; 4.472 ; 4.472 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[6]  ; clock                                                                                                       ; 4.275 ; 4.275 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[7]  ; clock                                                                                                       ; 4.145 ; 4.145 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[8]  ; clock                                                                                                       ; 4.609 ; 4.609 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[9]  ; clock                                                                                                       ; 4.440 ; 4.440 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[10] ; clock                                                                                                       ; 4.437 ; 4.437 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[11] ; clock                                                                                                       ; 4.420 ; 4.420 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[12] ; clock                                                                                                       ; 3.747 ; 3.747 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[13] ; clock                                                                                                       ; 3.813 ; 3.813 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[14] ; clock                                                                                                       ; 3.612 ; 3.612 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[15] ; clock                                                                                                       ; 3.578 ; 3.578 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[16] ; clock                                                                                                       ; 4.939 ; 4.939 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[17] ; clock                                                                                                       ; 4.323 ; 4.323 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[18] ; clock                                                                                                       ; 4.229 ; 4.229 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[19] ; clock                                                                                                       ; 4.408 ; 4.408 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[20] ; clock                                                                                                       ; 4.122 ; 4.122 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[21] ; clock                                                                                                       ; 4.314 ; 4.314 ; Rise       ; clock                                                                                                       ;
; regsOutA[*]      ; clock                                                                                                       ; 4.041 ; 4.041 ; Rise       ; clock                                                                                                       ;
;  regsOutA[0]     ; clock                                                                                                       ; 4.603 ; 4.603 ; Rise       ; clock                                                                                                       ;
;  regsOutA[1]     ; clock                                                                                                       ; 4.553 ; 4.553 ; Rise       ; clock                                                                                                       ;
;  regsOutA[2]     ; clock                                                                                                       ; 4.376 ; 4.376 ; Rise       ; clock                                                                                                       ;
;  regsOutA[3]     ; clock                                                                                                       ; 4.750 ; 4.750 ; Rise       ; clock                                                                                                       ;
;  regsOutA[4]     ; clock                                                                                                       ; 4.364 ; 4.364 ; Rise       ; clock                                                                                                       ;
;  regsOutA[5]     ; clock                                                                                                       ; 4.572 ; 4.572 ; Rise       ; clock                                                                                                       ;
;  regsOutA[6]     ; clock                                                                                                       ; 4.572 ; 4.572 ; Rise       ; clock                                                                                                       ;
;  regsOutA[7]     ; clock                                                                                                       ; 4.403 ; 4.403 ; Rise       ; clock                                                                                                       ;
;  regsOutA[8]     ; clock                                                                                                       ; 4.355 ; 4.355 ; Rise       ; clock                                                                                                       ;
;  regsOutA[9]     ; clock                                                                                                       ; 4.209 ; 4.209 ; Rise       ; clock                                                                                                       ;
;  regsOutA[10]    ; clock                                                                                                       ; 4.554 ; 4.554 ; Rise       ; clock                                                                                                       ;
;  regsOutA[11]    ; clock                                                                                                       ; 4.546 ; 4.546 ; Rise       ; clock                                                                                                       ;
;  regsOutA[12]    ; clock                                                                                                       ; 4.514 ; 4.514 ; Rise       ; clock                                                                                                       ;
;  regsOutA[13]    ; clock                                                                                                       ; 4.672 ; 4.672 ; Rise       ; clock                                                                                                       ;
;  regsOutA[14]    ; clock                                                                                                       ; 4.041 ; 4.041 ; Rise       ; clock                                                                                                       ;
;  regsOutA[15]    ; clock                                                                                                       ; 4.698 ; 4.698 ; Rise       ; clock                                                                                                       ;
;  regsOutA[16]    ; clock                                                                                                       ; 4.479 ; 4.479 ; Rise       ; clock                                                                                                       ;
;  regsOutA[17]    ; clock                                                                                                       ; 4.588 ; 4.588 ; Rise       ; clock                                                                                                       ;
;  regsOutA[18]    ; clock                                                                                                       ; 4.459 ; 4.459 ; Rise       ; clock                                                                                                       ;
;  regsOutA[19]    ; clock                                                                                                       ; 4.592 ; 4.592 ; Rise       ; clock                                                                                                       ;
;  regsOutA[20]    ; clock                                                                                                       ; 4.542 ; 4.542 ; Rise       ; clock                                                                                                       ;
;  regsOutA[21]    ; clock                                                                                                       ; 4.537 ; 4.537 ; Rise       ; clock                                                                                                       ;
;  regsOutA[22]    ; clock                                                                                                       ; 4.659 ; 4.659 ; Rise       ; clock                                                                                                       ;
;  regsOutA[23]    ; clock                                                                                                       ; 4.463 ; 4.463 ; Rise       ; clock                                                                                                       ;
;  regsOutA[24]    ; clock                                                                                                       ; 4.253 ; 4.253 ; Rise       ; clock                                                                                                       ;
;  regsOutA[25]    ; clock                                                                                                       ; 4.371 ; 4.371 ; Rise       ; clock                                                                                                       ;
;  regsOutA[26]    ; clock                                                                                                       ; 4.627 ; 4.627 ; Rise       ; clock                                                                                                       ;
;  regsOutA[27]    ; clock                                                                                                       ; 4.574 ; 4.574 ; Rise       ; clock                                                                                                       ;
;  regsOutA[28]    ; clock                                                                                                       ; 4.349 ; 4.349 ; Rise       ; clock                                                                                                       ;
;  regsOutA[29]    ; clock                                                                                                       ; 4.386 ; 4.386 ; Rise       ; clock                                                                                                       ;
;  regsOutA[30]    ; clock                                                                                                       ; 4.395 ; 4.395 ; Rise       ; clock                                                                                                       ;
;  regsOutA[31]    ; clock                                                                                                       ; 4.205 ; 4.205 ; Rise       ; clock                                                                                                       ;
; regsOutB[*]      ; clock                                                                                                       ; 4.136 ; 4.136 ; Rise       ; clock                                                                                                       ;
;  regsOutB[0]     ; clock                                                                                                       ; 4.455 ; 4.455 ; Rise       ; clock                                                                                                       ;
;  regsOutB[1]     ; clock                                                                                                       ; 4.667 ; 4.667 ; Rise       ; clock                                                                                                       ;
;  regsOutB[2]     ; clock                                                                                                       ; 4.949 ; 4.949 ; Rise       ; clock                                                                                                       ;
;  regsOutB[3]     ; clock                                                                                                       ; 4.747 ; 4.747 ; Rise       ; clock                                                                                                       ;
;  regsOutB[4]     ; clock                                                                                                       ; 4.138 ; 4.138 ; Rise       ; clock                                                                                                       ;
;  regsOutB[5]     ; clock                                                                                                       ; 4.621 ; 4.621 ; Rise       ; clock                                                                                                       ;
;  regsOutB[6]     ; clock                                                                                                       ; 4.619 ; 4.619 ; Rise       ; clock                                                                                                       ;
;  regsOutB[7]     ; clock                                                                                                       ; 4.343 ; 4.343 ; Rise       ; clock                                                                                                       ;
;  regsOutB[8]     ; clock                                                                                                       ; 4.446 ; 4.446 ; Rise       ; clock                                                                                                       ;
;  regsOutB[9]     ; clock                                                                                                       ; 4.451 ; 4.451 ; Rise       ; clock                                                                                                       ;
;  regsOutB[10]    ; clock                                                                                                       ; 4.298 ; 4.298 ; Rise       ; clock                                                                                                       ;
;  regsOutB[11]    ; clock                                                                                                       ; 4.239 ; 4.239 ; Rise       ; clock                                                                                                       ;
;  regsOutB[12]    ; clock                                                                                                       ; 4.489 ; 4.489 ; Rise       ; clock                                                                                                       ;
;  regsOutB[13]    ; clock                                                                                                       ; 4.285 ; 4.285 ; Rise       ; clock                                                                                                       ;
;  regsOutB[14]    ; clock                                                                                                       ; 4.339 ; 4.339 ; Rise       ; clock                                                                                                       ;
;  regsOutB[15]    ; clock                                                                                                       ; 4.270 ; 4.270 ; Rise       ; clock                                                                                                       ;
;  regsOutB[16]    ; clock                                                                                                       ; 4.526 ; 4.526 ; Rise       ; clock                                                                                                       ;
;  regsOutB[17]    ; clock                                                                                                       ; 4.508 ; 4.508 ; Rise       ; clock                                                                                                       ;
;  regsOutB[18]    ; clock                                                                                                       ; 4.608 ; 4.608 ; Rise       ; clock                                                                                                       ;
;  regsOutB[19]    ; clock                                                                                                       ; 4.434 ; 4.434 ; Rise       ; clock                                                                                                       ;
;  regsOutB[20]    ; clock                                                                                                       ; 4.203 ; 4.203 ; Rise       ; clock                                                                                                       ;
;  regsOutB[21]    ; clock                                                                                                       ; 4.564 ; 4.564 ; Rise       ; clock                                                                                                       ;
;  regsOutB[22]    ; clock                                                                                                       ; 4.559 ; 4.559 ; Rise       ; clock                                                                                                       ;
;  regsOutB[23]    ; clock                                                                                                       ; 4.479 ; 4.479 ; Rise       ; clock                                                                                                       ;
;  regsOutB[24]    ; clock                                                                                                       ; 5.246 ; 5.246 ; Rise       ; clock                                                                                                       ;
;  regsOutB[25]    ; clock                                                                                                       ; 4.190 ; 4.190 ; Rise       ; clock                                                                                                       ;
;  regsOutB[26]    ; clock                                                                                                       ; 4.267 ; 4.267 ; Rise       ; clock                                                                                                       ;
;  regsOutB[27]    ; clock                                                                                                       ; 4.244 ; 4.244 ; Rise       ; clock                                                                                                       ;
;  regsOutB[28]    ; clock                                                                                                       ; 4.290 ; 4.290 ; Rise       ; clock                                                                                                       ;
;  regsOutB[29]    ; clock                                                                                                       ; 4.310 ; 4.310 ; Rise       ; clock                                                                                                       ;
;  regsOutB[30]    ; clock                                                                                                       ; 4.136 ; 4.136 ; Rise       ; clock                                                                                                       ;
;  regsOutB[31]    ; clock                                                                                                       ; 4.809 ; 4.809 ; Rise       ; clock                                                                                                       ;
; aluOut[*]        ; clock2                                                                                                      ; 4.488 ; 4.488 ; Rise       ; clock2                                                                                                      ;
;  aluOut[0]       ; clock2                                                                                                      ; 4.488 ; 4.488 ; Rise       ; clock2                                                                                                      ;
;  aluOut[1]       ; clock2                                                                                                      ; 4.616 ; 4.616 ; Rise       ; clock2                                                                                                      ;
;  aluOut[2]       ; clock2                                                                                                      ; 4.684 ; 4.684 ; Rise       ; clock2                                                                                                      ;
;  aluOut[3]       ; clock2                                                                                                      ; 4.701 ; 4.701 ; Rise       ; clock2                                                                                                      ;
;  aluOut[4]       ; clock2                                                                                                      ; 4.690 ; 4.690 ; Rise       ; clock2                                                                                                      ;
;  aluOut[5]       ; clock2                                                                                                      ; 4.671 ; 4.671 ; Rise       ; clock2                                                                                                      ;
;  aluOut[6]       ; clock2                                                                                                      ; 4.696 ; 4.696 ; Rise       ; clock2                                                                                                      ;
;  aluOut[7]       ; clock2                                                                                                      ; 4.571 ; 4.571 ; Rise       ; clock2                                                                                                      ;
;  aluOut[8]       ; clock2                                                                                                      ; 4.679 ; 4.679 ; Rise       ; clock2                                                                                                      ;
;  aluOut[9]       ; clock2                                                                                                      ; 4.709 ; 4.709 ; Rise       ; clock2                                                                                                      ;
;  aluOut[10]      ; clock2                                                                                                      ; 4.816 ; 4.816 ; Rise       ; clock2                                                                                                      ;
;  aluOut[11]      ; clock2                                                                                                      ; 4.823 ; 4.823 ; Rise       ; clock2                                                                                                      ;
;  aluOut[12]      ; clock2                                                                                                      ; 4.800 ; 4.800 ; Rise       ; clock2                                                                                                      ;
;  aluOut[13]      ; clock2                                                                                                      ; 4.755 ; 4.755 ; Rise       ; clock2                                                                                                      ;
;  aluOut[14]      ; clock2                                                                                                      ; 4.868 ; 4.868 ; Rise       ; clock2                                                                                                      ;
;  aluOut[15]      ; clock2                                                                                                      ; 4.803 ; 4.803 ; Rise       ; clock2                                                                                                      ;
;  aluOut[16]      ; clock2                                                                                                      ; 4.834 ; 4.834 ; Rise       ; clock2                                                                                                      ;
;  aluOut[17]      ; clock2                                                                                                      ; 4.921 ; 4.921 ; Rise       ; clock2                                                                                                      ;
;  aluOut[18]      ; clock2                                                                                                      ; 5.180 ; 5.180 ; Rise       ; clock2                                                                                                      ;
;  aluOut[19]      ; clock2                                                                                                      ; 4.658 ; 4.658 ; Rise       ; clock2                                                                                                      ;
;  aluOut[20]      ; clock2                                                                                                      ; 5.039 ; 5.039 ; Rise       ; clock2                                                                                                      ;
;  aluOut[21]      ; clock2                                                                                                      ; 5.076 ; 5.076 ; Rise       ; clock2                                                                                                      ;
;  aluOut[22]      ; clock2                                                                                                      ; 5.014 ; 5.014 ; Rise       ; clock2                                                                                                      ;
;  aluOut[23]      ; clock2                                                                                                      ; 5.036 ; 5.036 ; Rise       ; clock2                                                                                                      ;
;  aluOut[24]      ; clock2                                                                                                      ; 4.798 ; 4.798 ; Rise       ; clock2                                                                                                      ;
;  aluOut[25]      ; clock2                                                                                                      ; 4.577 ; 4.577 ; Rise       ; clock2                                                                                                      ;
;  aluOut[26]      ; clock2                                                                                                      ; 4.945 ; 4.945 ; Rise       ; clock2                                                                                                      ;
;  aluOut[27]      ; clock2                                                                                                      ; 4.808 ; 4.808 ; Rise       ; clock2                                                                                                      ;
;  aluOut[28]      ; clock2                                                                                                      ; 4.868 ; 4.868 ; Rise       ; clock2                                                                                                      ;
;  aluOut[29]      ; clock2                                                                                                      ; 5.029 ; 5.029 ; Rise       ; clock2                                                                                                      ;
;  aluOut[30]      ; clock2                                                                                                      ; 5.217 ; 5.217 ; Rise       ; clock2                                                                                                      ;
;  aluOut[31]      ; clock2                                                                                                      ; 4.774 ; 4.774 ; Rise       ; clock2                                                                                                      ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.100 ; 4.100 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.260 ; 4.260 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.199 ; 4.199 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.583 ; 4.583 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.100 ; 4.100 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 6.787 ; 6.787 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.509 ; 7.509 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 6.787 ; 6.787 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.449 ; 7.449 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.100 ; 4.100 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.260 ; 4.260 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.199 ; 4.199 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.583 ; 4.583 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.100 ; 4.100 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.248 ; 7.248 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.970 ; 7.970 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.248 ; 7.248 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.910 ; 7.910 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
+------------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; aluOut[0]   ;    ; 3.720 ; 3.720 ;    ;
; reset      ; aluOut[1]   ;    ; 3.852 ; 3.852 ;    ;
; reset      ; aluOut[2]   ;    ; 3.522 ; 3.522 ;    ;
; reset      ; aluOut[3]   ;    ; 3.540 ; 3.540 ;    ;
; reset      ; aluOut[4]   ;    ; 3.519 ; 3.519 ;    ;
; reset      ; aluOut[5]   ;    ; 3.510 ; 3.510 ;    ;
; reset      ; aluOut[6]   ;    ; 3.531 ; 3.531 ;    ;
; reset      ; aluOut[7]   ;    ; 3.731 ; 3.731 ;    ;
; reset      ; aluOut[8]   ;    ; 3.788 ; 3.788 ;    ;
; reset      ; aluOut[9]   ;    ; 3.822 ; 3.822 ;    ;
; reset      ; aluOut[10]  ;    ; 3.928 ; 3.928 ;    ;
; reset      ; aluOut[11]  ;    ; 3.652 ; 3.652 ;    ;
; reset      ; aluOut[12]  ;    ; 4.022 ; 4.022 ;    ;
; reset      ; aluOut[13]  ;    ; 3.689 ; 3.689 ;    ;
; reset      ; aluOut[14]  ;    ; 3.987 ; 3.987 ;    ;
; reset      ; aluOut[15]  ;    ; 3.918 ; 3.918 ;    ;
; reset      ; aluOut[16]  ;    ; 4.009 ; 4.009 ;    ;
; reset      ; aluOut[17]  ;    ; 4.129 ; 4.129 ;    ;
; reset      ; aluOut[18]  ;    ; 4.435 ; 4.435 ;    ;
; reset      ; aluOut[19]  ;    ; 3.958 ; 3.958 ;    ;
; reset      ; aluOut[20]  ;    ; 4.173 ; 4.173 ;    ;
; reset      ; aluOut[21]  ;    ; 4.288 ; 4.288 ;    ;
; reset      ; aluOut[22]  ;    ; 4.141 ; 4.141 ;    ;
; reset      ; aluOut[23]  ;    ; 4.246 ; 4.246 ;    ;
; reset      ; aluOut[24]  ;    ; 3.916 ; 3.916 ;    ;
; reset      ; aluOut[25]  ;    ; 3.548 ; 3.548 ;    ;
; reset      ; aluOut[26]  ;    ; 3.912 ; 3.912 ;    ;
; reset      ; aluOut[27]  ;    ; 3.538 ; 3.538 ;    ;
; reset      ; aluOut[28]  ;    ; 3.947 ; 3.947 ;    ;
; reset      ; aluOut[29]  ;    ; 3.969 ; 3.969 ;    ;
; reset      ; aluOut[30]  ;    ; 3.803 ; 3.803 ;    ;
; reset      ; aluOut[31]  ;    ; 3.709 ; 3.709 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; aluOut[0]   ;    ; 3.720 ; 3.720 ;    ;
; reset      ; aluOut[1]   ;    ; 3.852 ; 3.852 ;    ;
; reset      ; aluOut[2]   ;    ; 3.522 ; 3.522 ;    ;
; reset      ; aluOut[3]   ;    ; 3.540 ; 3.540 ;    ;
; reset      ; aluOut[4]   ;    ; 3.519 ; 3.519 ;    ;
; reset      ; aluOut[5]   ;    ; 3.510 ; 3.510 ;    ;
; reset      ; aluOut[6]   ;    ; 3.531 ; 3.531 ;    ;
; reset      ; aluOut[7]   ;    ; 3.731 ; 3.731 ;    ;
; reset      ; aluOut[8]   ;    ; 3.788 ; 3.788 ;    ;
; reset      ; aluOut[9]   ;    ; 3.822 ; 3.822 ;    ;
; reset      ; aluOut[10]  ;    ; 3.928 ; 3.928 ;    ;
; reset      ; aluOut[11]  ;    ; 3.652 ; 3.652 ;    ;
; reset      ; aluOut[12]  ;    ; 4.022 ; 4.022 ;    ;
; reset      ; aluOut[13]  ;    ; 3.689 ; 3.689 ;    ;
; reset      ; aluOut[14]  ;    ; 3.987 ; 3.987 ;    ;
; reset      ; aluOut[15]  ;    ; 3.918 ; 3.918 ;    ;
; reset      ; aluOut[16]  ;    ; 4.009 ; 4.009 ;    ;
; reset      ; aluOut[17]  ;    ; 4.129 ; 4.129 ;    ;
; reset      ; aluOut[18]  ;    ; 4.435 ; 4.435 ;    ;
; reset      ; aluOut[19]  ;    ; 3.958 ; 3.958 ;    ;
; reset      ; aluOut[20]  ;    ; 4.173 ; 4.173 ;    ;
; reset      ; aluOut[21]  ;    ; 4.288 ; 4.288 ;    ;
; reset      ; aluOut[22]  ;    ; 4.141 ; 4.141 ;    ;
; reset      ; aluOut[23]  ;    ; 4.246 ; 4.246 ;    ;
; reset      ; aluOut[24]  ;    ; 3.916 ; 3.916 ;    ;
; reset      ; aluOut[25]  ;    ; 3.548 ; 3.548 ;    ;
; reset      ; aluOut[26]  ;    ; 3.912 ; 3.912 ;    ;
; reset      ; aluOut[27]  ;    ; 3.538 ; 3.538 ;    ;
; reset      ; aluOut[28]  ;    ; 3.947 ; 3.947 ;    ;
; reset      ; aluOut[29]  ;    ; 3.969 ; 3.969 ;    ;
; reset      ; aluOut[30]  ;    ; 3.803 ; 3.803 ;    ;
; reset      ; aluOut[31]  ;    ; 3.709 ; 3.709 ;    ;
+------------+-------------+----+-------+-------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                        ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                             ; -8.991    ; -0.664 ; -3.136   ; -4.362  ; -2.064              ;
;  clock                                                                                                       ; -8.991    ; 0.215  ; N/A      ; N/A     ; -2.064              ;
;  clock2                                                                                                      ; -8.703    ; 0.215  ; N/A      ; N/A     ; -1.631              ;
;  instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -1.791    ; -0.664 ; -3.136   ; -4.362  ; 0.174               ;
; Design-wide TNS                                                                                              ; -4638.337 ; -2.271 ; -11.099  ; -17.442 ; -2547.36            ;
;  clock                                                                                                       ; -3915.422 ; 0.000  ; N/A      ; N/A     ; -2344.099           ;
;  clock2                                                                                                      ; -716.910  ; 0.000  ; N/A      ; N/A     ; -203.261            ;
;  instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; -6.005    ; -2.271 ; -11.099  ; -17.442 ; 0.000               ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 3.983 ; 3.983 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.633 ; 0.633 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                       ;
+------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; aluOut[*]        ; clock                                                                                                       ; 16.834 ; 16.834 ; Rise       ; clock                                                                                                       ;
;  aluOut[0]       ; clock                                                                                                       ; 12.341 ; 12.341 ; Rise       ; clock                                                                                                       ;
;  aluOut[1]       ; clock                                                                                                       ; 12.686 ; 12.686 ; Rise       ; clock                                                                                                       ;
;  aluOut[2]       ; clock                                                                                                       ; 12.938 ; 12.938 ; Rise       ; clock                                                                                                       ;
;  aluOut[3]       ; clock                                                                                                       ; 12.953 ; 12.953 ; Rise       ; clock                                                                                                       ;
;  aluOut[4]       ; clock                                                                                                       ; 13.217 ; 13.217 ; Rise       ; clock                                                                                                       ;
;  aluOut[5]       ; clock                                                                                                       ; 13.895 ; 13.895 ; Rise       ; clock                                                                                                       ;
;  aluOut[6]       ; clock                                                                                                       ; 12.987 ; 12.987 ; Rise       ; clock                                                                                                       ;
;  aluOut[7]       ; clock                                                                                                       ; 13.251 ; 13.251 ; Rise       ; clock                                                                                                       ;
;  aluOut[8]       ; clock                                                                                                       ; 13.596 ; 13.596 ; Rise       ; clock                                                                                                       ;
;  aluOut[9]       ; clock                                                                                                       ; 13.709 ; 13.709 ; Rise       ; clock                                                                                                       ;
;  aluOut[10]      ; clock                                                                                                       ; 14.252 ; 14.252 ; Rise       ; clock                                                                                                       ;
;  aluOut[11]      ; clock                                                                                                       ; 14.413 ; 14.413 ; Rise       ; clock                                                                                                       ;
;  aluOut[12]      ; clock                                                                                                       ; 14.252 ; 14.252 ; Rise       ; clock                                                                                                       ;
;  aluOut[13]      ; clock                                                                                                       ; 14.421 ; 14.421 ; Rise       ; clock                                                                                                       ;
;  aluOut[14]      ; clock                                                                                                       ; 14.778 ; 14.778 ; Rise       ; clock                                                                                                       ;
;  aluOut[15]      ; clock                                                                                                       ; 14.574 ; 14.574 ; Rise       ; clock                                                                                                       ;
;  aluOut[16]      ; clock                                                                                                       ; 14.852 ; 14.852 ; Rise       ; clock                                                                                                       ;
;  aluOut[17]      ; clock                                                                                                       ; 15.295 ; 15.295 ; Rise       ; clock                                                                                                       ;
;  aluOut[18]      ; clock                                                                                                       ; 15.974 ; 15.974 ; Rise       ; clock                                                                                                       ;
;  aluOut[19]      ; clock                                                                                                       ; 14.800 ; 14.800 ; Rise       ; clock                                                                                                       ;
;  aluOut[20]      ; clock                                                                                                       ; 16.175 ; 16.175 ; Rise       ; clock                                                                                                       ;
;  aluOut[21]      ; clock                                                                                                       ; 15.995 ; 15.995 ; Rise       ; clock                                                                                                       ;
;  aluOut[22]      ; clock                                                                                                       ; 15.607 ; 15.607 ; Rise       ; clock                                                                                                       ;
;  aluOut[23]      ; clock                                                                                                       ; 16.395 ; 16.395 ; Rise       ; clock                                                                                                       ;
;  aluOut[24]      ; clock                                                                                                       ; 15.463 ; 15.463 ; Rise       ; clock                                                                                                       ;
;  aluOut[25]      ; clock                                                                                                       ; 14.906 ; 14.906 ; Rise       ; clock                                                                                                       ;
;  aluOut[26]      ; clock                                                                                                       ; 16.013 ; 16.013 ; Rise       ; clock                                                                                                       ;
;  aluOut[27]      ; clock                                                                                                       ; 15.181 ; 15.181 ; Rise       ; clock                                                                                                       ;
;  aluOut[28]      ; clock                                                                                                       ; 15.877 ; 15.877 ; Rise       ; clock                                                                                                       ;
;  aluOut[29]      ; clock                                                                                                       ; 16.834 ; 16.834 ; Rise       ; clock                                                                                                       ;
;  aluOut[30]      ; clock                                                                                                       ; 15.935 ; 15.935 ; Rise       ; clock                                                                                                       ;
;  aluOut[31]      ; clock                                                                                                       ; 15.243 ; 15.243 ; Rise       ; clock                                                                                                       ;
; mux1Out[*]       ; clock                                                                                                       ; 12.217 ; 12.217 ; Rise       ; clock                                                                                                       ;
;  mux1Out[0]      ; clock                                                                                                       ; 9.946  ; 9.946  ; Rise       ; clock                                                                                                       ;
;  mux1Out[1]      ; clock                                                                                                       ; 10.973 ; 10.973 ; Rise       ; clock                                                                                                       ;
;  mux1Out[2]      ; clock                                                                                                       ; 10.431 ; 10.431 ; Rise       ; clock                                                                                                       ;
;  mux1Out[3]      ; clock                                                                                                       ; 10.473 ; 10.473 ; Rise       ; clock                                                                                                       ;
;  mux1Out[4]      ; clock                                                                                                       ; 9.110  ; 9.110  ; Rise       ; clock                                                                                                       ;
;  mux1Out[5]      ; clock                                                                                                       ; 9.522  ; 9.522  ; Rise       ; clock                                                                                                       ;
;  mux1Out[6]      ; clock                                                                                                       ; 10.252 ; 10.252 ; Rise       ; clock                                                                                                       ;
;  mux1Out[7]      ; clock                                                                                                       ; 9.962  ; 9.962  ; Rise       ; clock                                                                                                       ;
;  mux1Out[8]      ; clock                                                                                                       ; 9.492  ; 9.492  ; Rise       ; clock                                                                                                       ;
;  mux1Out[9]      ; clock                                                                                                       ; 9.986  ; 9.986  ; Rise       ; clock                                                                                                       ;
;  mux1Out[10]     ; clock                                                                                                       ; 10.623 ; 10.623 ; Rise       ; clock                                                                                                       ;
;  mux1Out[11]     ; clock                                                                                                       ; 9.332  ; 9.332  ; Rise       ; clock                                                                                                       ;
;  mux1Out[12]     ; clock                                                                                                       ; 11.170 ; 11.170 ; Rise       ; clock                                                                                                       ;
;  mux1Out[13]     ; clock                                                                                                       ; 10.893 ; 10.893 ; Rise       ; clock                                                                                                       ;
;  mux1Out[14]     ; clock                                                                                                       ; 10.377 ; 10.377 ; Rise       ; clock                                                                                                       ;
;  mux1Out[15]     ; clock                                                                                                       ; 11.027 ; 11.027 ; Rise       ; clock                                                                                                       ;
;  mux1Out[16]     ; clock                                                                                                       ; 11.122 ; 11.122 ; Rise       ; clock                                                                                                       ;
;  mux1Out[17]     ; clock                                                                                                       ; 11.085 ; 11.085 ; Rise       ; clock                                                                                                       ;
;  mux1Out[18]     ; clock                                                                                                       ; 10.067 ; 10.067 ; Rise       ; clock                                                                                                       ;
;  mux1Out[19]     ; clock                                                                                                       ; 10.189 ; 10.189 ; Rise       ; clock                                                                                                       ;
;  mux1Out[20]     ; clock                                                                                                       ; 11.303 ; 11.303 ; Rise       ; clock                                                                                                       ;
;  mux1Out[21]     ; clock                                                                                                       ; 9.919  ; 9.919  ; Rise       ; clock                                                                                                       ;
;  mux1Out[22]     ; clock                                                                                                       ; 11.620 ; 11.620 ; Rise       ; clock                                                                                                       ;
;  mux1Out[23]     ; clock                                                                                                       ; 9.779  ; 9.779  ; Rise       ; clock                                                                                                       ;
;  mux1Out[24]     ; clock                                                                                                       ; 9.242  ; 9.242  ; Rise       ; clock                                                                                                       ;
;  mux1Out[25]     ; clock                                                                                                       ; 10.765 ; 10.765 ; Rise       ; clock                                                                                                       ;
;  mux1Out[26]     ; clock                                                                                                       ; 10.028 ; 10.028 ; Rise       ; clock                                                                                                       ;
;  mux1Out[27]     ; clock                                                                                                       ; 10.515 ; 10.515 ; Rise       ; clock                                                                                                       ;
;  mux1Out[28]     ; clock                                                                                                       ; 10.487 ; 10.487 ; Rise       ; clock                                                                                                       ;
;  mux1Out[29]     ; clock                                                                                                       ; 12.217 ; 12.217 ; Rise       ; clock                                                                                                       ;
;  mux1Out[30]     ; clock                                                                                                       ; 9.598  ; 9.598  ; Rise       ; clock                                                                                                       ;
;  mux1Out[31]     ; clock                                                                                                       ; 9.683  ; 9.683  ; Rise       ; clock                                                                                                       ;
; mux2Out[*]       ; clock                                                                                                       ; 11.961 ; 11.961 ; Rise       ; clock                                                                                                       ;
;  mux2Out[0]      ; clock                                                                                                       ; 11.280 ; 11.280 ; Rise       ; clock                                                                                                       ;
;  mux2Out[1]      ; clock                                                                                                       ; 11.664 ; 11.664 ; Rise       ; clock                                                                                                       ;
;  mux2Out[2]      ; clock                                                                                                       ; 10.911 ; 10.911 ; Rise       ; clock                                                                                                       ;
;  mux2Out[3]      ; clock                                                                                                       ; 9.964  ; 9.964  ; Rise       ; clock                                                                                                       ;
;  mux2Out[4]      ; clock                                                                                                       ; 11.302 ; 11.302 ; Rise       ; clock                                                                                                       ;
;  mux2Out[5]      ; clock                                                                                                       ; 9.726  ; 9.726  ; Rise       ; clock                                                                                                       ;
;  mux2Out[6]      ; clock                                                                                                       ; 10.507 ; 10.507 ; Rise       ; clock                                                                                                       ;
;  mux2Out[7]      ; clock                                                                                                       ; 10.444 ; 10.444 ; Rise       ; clock                                                                                                       ;
;  mux2Out[8]      ; clock                                                                                                       ; 10.642 ; 10.642 ; Rise       ; clock                                                                                                       ;
;  mux2Out[9]      ; clock                                                                                                       ; 11.961 ; 11.961 ; Rise       ; clock                                                                                                       ;
;  mux2Out[10]     ; clock                                                                                                       ; 10.602 ; 10.602 ; Rise       ; clock                                                                                                       ;
;  mux2Out[11]     ; clock                                                                                                       ; 10.830 ; 10.830 ; Rise       ; clock                                                                                                       ;
;  mux2Out[12]     ; clock                                                                                                       ; 10.795 ; 10.795 ; Rise       ; clock                                                                                                       ;
;  mux2Out[13]     ; clock                                                                                                       ; 11.435 ; 11.435 ; Rise       ; clock                                                                                                       ;
;  mux2Out[14]     ; clock                                                                                                       ; 10.540 ; 10.540 ; Rise       ; clock                                                                                                       ;
;  mux2Out[15]     ; clock                                                                                                       ; 10.345 ; 10.345 ; Rise       ; clock                                                                                                       ;
;  mux2Out[16]     ; clock                                                                                                       ; 10.981 ; 10.981 ; Rise       ; clock                                                                                                       ;
;  mux2Out[17]     ; clock                                                                                                       ; 11.251 ; 11.251 ; Rise       ; clock                                                                                                       ;
;  mux2Out[18]     ; clock                                                                                                       ; 10.200 ; 10.200 ; Rise       ; clock                                                                                                       ;
;  mux2Out[19]     ; clock                                                                                                       ; 9.997  ; 9.997  ; Rise       ; clock                                                                                                       ;
;  mux2Out[20]     ; clock                                                                                                       ; 11.887 ; 11.887 ; Rise       ; clock                                                                                                       ;
;  mux2Out[21]     ; clock                                                                                                       ; 10.270 ; 10.270 ; Rise       ; clock                                                                                                       ;
;  mux2Out[22]     ; clock                                                                                                       ; 11.191 ; 11.191 ; Rise       ; clock                                                                                                       ;
;  mux2Out[23]     ; clock                                                                                                       ; 9.673  ; 9.673  ; Rise       ; clock                                                                                                       ;
;  mux2Out[24]     ; clock                                                                                                       ; 11.031 ; 11.031 ; Rise       ; clock                                                                                                       ;
;  mux2Out[25]     ; clock                                                                                                       ; 10.610 ; 10.610 ; Rise       ; clock                                                                                                       ;
;  mux2Out[26]     ; clock                                                                                                       ; 10.570 ; 10.570 ; Rise       ; clock                                                                                                       ;
;  mux2Out[27]     ; clock                                                                                                       ; 10.390 ; 10.390 ; Rise       ; clock                                                                                                       ;
;  mux2Out[28]     ; clock                                                                                                       ; 10.528 ; 10.528 ; Rise       ; clock                                                                                                       ;
;  mux2Out[29]     ; clock                                                                                                       ; 10.248 ; 10.248 ; Rise       ; clock                                                                                                       ;
;  mux2Out[30]     ; clock                                                                                                       ; 11.641 ; 11.641 ; Rise       ; clock                                                                                                       ;
;  mux2Out[31]     ; clock                                                                                                       ; 10.616 ; 10.616 ; Rise       ; clock                                                                                                       ;
; rawData[*]       ; clock                                                                                                       ; 13.198 ; 13.198 ; Rise       ; clock                                                                                                       ;
;  rawData[0]      ; clock                                                                                                       ; 11.732 ; 11.732 ; Rise       ; clock                                                                                                       ;
;  rawData[1]      ; clock                                                                                                       ; 11.039 ; 11.039 ; Rise       ; clock                                                                                                       ;
;  rawData[2]      ; clock                                                                                                       ; 11.222 ; 11.222 ; Rise       ; clock                                                                                                       ;
;  rawData[3]      ; clock                                                                                                       ; 10.956 ; 10.956 ; Rise       ; clock                                                                                                       ;
;  rawData[4]      ; clock                                                                                                       ; 11.640 ; 11.640 ; Rise       ; clock                                                                                                       ;
;  rawData[5]      ; clock                                                                                                       ; 10.944 ; 10.944 ; Rise       ; clock                                                                                                       ;
;  rawData[6]      ; clock                                                                                                       ; 12.390 ; 12.390 ; Rise       ; clock                                                                                                       ;
;  rawData[7]      ; clock                                                                                                       ; 11.440 ; 11.440 ; Rise       ; clock                                                                                                       ;
;  rawData[8]      ; clock                                                                                                       ; 12.165 ; 12.165 ; Rise       ; clock                                                                                                       ;
;  rawData[9]      ; clock                                                                                                       ; 11.180 ; 11.180 ; Rise       ; clock                                                                                                       ;
;  rawData[10]     ; clock                                                                                                       ; 11.517 ; 11.517 ; Rise       ; clock                                                                                                       ;
;  rawData[11]     ; clock                                                                                                       ; 12.585 ; 12.585 ; Rise       ; clock                                                                                                       ;
;  rawData[12]     ; clock                                                                                                       ; 11.358 ; 11.358 ; Rise       ; clock                                                                                                       ;
;  rawData[13]     ; clock                                                                                                       ; 11.726 ; 11.726 ; Rise       ; clock                                                                                                       ;
;  rawData[14]     ; clock                                                                                                       ; 13.198 ; 13.198 ; Rise       ; clock                                                                                                       ;
;  rawData[15]     ; clock                                                                                                       ; 11.524 ; 11.524 ; Rise       ; clock                                                                                                       ;
;  rawData[16]     ; clock                                                                                                       ; 12.507 ; 12.507 ; Rise       ; clock                                                                                                       ;
;  rawData[17]     ; clock                                                                                                       ; 12.323 ; 12.323 ; Rise       ; clock                                                                                                       ;
;  rawData[18]     ; clock                                                                                                       ; 12.662 ; 12.662 ; Rise       ; clock                                                                                                       ;
;  rawData[19]     ; clock                                                                                                       ; 12.435 ; 12.435 ; Rise       ; clock                                                                                                       ;
;  rawData[20]     ; clock                                                                                                       ; 11.050 ; 11.050 ; Rise       ; clock                                                                                                       ;
;  rawData[21]     ; clock                                                                                                       ; 11.016 ; 11.016 ; Rise       ; clock                                                                                                       ;
;  rawData[22]     ; clock                                                                                                       ; 11.226 ; 11.226 ; Rise       ; clock                                                                                                       ;
;  rawData[23]     ; clock                                                                                                       ; 11.200 ; 11.200 ; Rise       ; clock                                                                                                       ;
;  rawData[24]     ; clock                                                                                                       ; 11.267 ; 11.267 ; Rise       ; clock                                                                                                       ;
;  rawData[25]     ; clock                                                                                                       ; 10.916 ; 10.916 ; Rise       ; clock                                                                                                       ;
;  rawData[26]     ; clock                                                                                                       ; 12.098 ; 12.098 ; Rise       ; clock                                                                                                       ;
;  rawData[27]     ; clock                                                                                                       ; 11.936 ; 11.936 ; Rise       ; clock                                                                                                       ;
;  rawData[28]     ; clock                                                                                                       ; 12.893 ; 12.893 ; Rise       ; clock                                                                                                       ;
;  rawData[29]     ; clock                                                                                                       ; 11.743 ; 11.743 ; Rise       ; clock                                                                                                       ;
;  rawData[30]     ; clock                                                                                                       ; 12.006 ; 12.006 ; Rise       ; clock                                                                                                       ;
;  rawData[31]     ; clock                                                                                                       ; 11.740 ; 11.740 ; Rise       ; clock                                                                                                       ;
; readyData[*]     ; clock                                                                                                       ; 12.869 ; 12.869 ; Rise       ; clock                                                                                                       ;
;  readyData[7]    ; clock                                                                                                       ; 12.585 ; 12.585 ; Rise       ; clock                                                                                                       ;
;  readyData[8]    ; clock                                                                                                       ; 11.358 ; 11.358 ; Rise       ; clock                                                                                                       ;
;  readyData[9]    ; clock                                                                                                       ; 11.716 ; 11.716 ; Rise       ; clock                                                                                                       ;
;  readyData[10]   ; clock                                                                                                       ; 12.869 ; 12.869 ; Rise       ; clock                                                                                                       ;
;  readyData[11]   ; clock                                                                                                       ; 11.494 ; 11.494 ; Rise       ; clock                                                                                                       ;
;  readyData[12]   ; clock                                                                                                       ; 12.477 ; 12.477 ; Rise       ; clock                                                                                                       ;
;  readyData[13]   ; clock                                                                                                       ; 12.333 ; 12.333 ; Rise       ; clock                                                                                                       ;
;  readyData[14]   ; clock                                                                                                       ; 12.662 ; 12.662 ; Rise       ; clock                                                                                                       ;
;  readyData[15]   ; clock                                                                                                       ; 12.415 ; 12.415 ; Rise       ; clock                                                                                                       ;
;  readyData[16]   ; clock                                                                                                       ; 11.397 ; 11.397 ; Rise       ; clock                                                                                                       ;
;  readyData[17]   ; clock                                                                                                       ; 11.046 ; 11.046 ; Rise       ; clock                                                                                                       ;
;  readyData[18]   ; clock                                                                                                       ; 11.226 ; 11.226 ; Rise       ; clock                                                                                                       ;
;  readyData[19]   ; clock                                                                                                       ; 11.210 ; 11.210 ; Rise       ; clock                                                                                                       ;
;  readyData[20]   ; clock                                                                                                       ; 11.247 ; 11.247 ; Rise       ; clock                                                                                                       ;
;  readyData[21]   ; clock                                                                                                       ; 10.920 ; 10.920 ; Rise       ; clock                                                                                                       ;
; regCtrR1Out[*]   ; clock                                                                                                       ; 9.032  ; 9.032  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[0]  ; clock                                                                                                       ; 8.250  ; 8.250  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[1]  ; clock                                                                                                       ; 8.438  ; 8.438  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[2]  ; clock                                                                                                       ; 7.913  ; 7.913  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[3]  ; clock                                                                                                       ; 8.421  ; 8.421  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[4]  ; clock                                                                                                       ; 8.420  ; 8.420  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[5]  ; clock                                                                                                       ; 8.440  ; 8.440  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[6]  ; clock                                                                                                       ; 9.032  ; 9.032  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[7]  ; clock                                                                                                       ; 8.841  ; 8.841  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[8]  ; clock                                                                                                       ; 8.415  ; 8.415  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[9]  ; clock                                                                                                       ; 8.387  ; 8.387  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[10] ; clock                                                                                                       ; 8.554  ; 8.554  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[11] ; clock                                                                                                       ; 8.462  ; 8.462  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[12] ; clock                                                                                                       ; 6.905  ; 6.905  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[13] ; clock                                                                                                       ; 6.960  ; 6.960  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[14] ; clock                                                                                                       ; 6.566  ; 6.566  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[15] ; clock                                                                                                       ; 6.562  ; 6.562  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[16] ; clock                                                                                                       ; 7.899  ; 7.899  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[17] ; clock                                                                                                       ; 7.065  ; 7.065  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[18] ; clock                                                                                                       ; 7.411  ; 7.411  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[19] ; clock                                                                                                       ; 7.294  ; 7.294  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[20] ; clock                                                                                                       ; 7.450  ; 7.450  ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[21] ; clock                                                                                                       ; 7.051  ; 7.051  ; Rise       ; clock                                                                                                       ;
; regCtrR3Out[*]   ; clock                                                                                                       ; 9.684  ; 9.684  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[0]  ; clock                                                                                                       ; 8.130  ; 8.130  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[1]  ; clock                                                                                                       ; 7.327  ; 7.327  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[2]  ; clock                                                                                                       ; 8.608  ; 8.608  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[3]  ; clock                                                                                                       ; 8.364  ; 8.364  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[4]  ; clock                                                                                                       ; 7.964  ; 7.964  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[5]  ; clock                                                                                                       ; 8.843  ; 8.843  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[6]  ; clock                                                                                                       ; 8.160  ; 8.160  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[7]  ; clock                                                                                                       ; 8.009  ; 8.009  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[8]  ; clock                                                                                                       ; 8.928  ; 8.928  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[9]  ; clock                                                                                                       ; 8.538  ; 8.538  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[10] ; clock                                                                                                       ; 8.544  ; 8.544  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[11] ; clock                                                                                                       ; 8.510  ; 8.510  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[12] ; clock                                                                                                       ; 6.860  ; 6.860  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[13] ; clock                                                                                                       ; 6.950  ; 6.950  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[14] ; clock                                                                                                       ; 6.568  ; 6.568  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[15] ; clock                                                                                                       ; 6.514  ; 6.514  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[16] ; clock                                                                                                       ; 9.684  ; 9.684  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[17] ; clock                                                                                                       ; 8.500  ; 8.500  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[18] ; clock                                                                                                       ; 7.888  ; 7.888  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[19] ; clock                                                                                                       ; 8.484  ; 8.484  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[20] ; clock                                                                                                       ; 7.760  ; 7.760  ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[21] ; clock                                                                                                       ; 8.220  ; 8.220  ; Rise       ; clock                                                                                                       ;
; regsOutA[*]      ; clock                                                                                                       ; 9.449  ; 9.449  ; Rise       ; clock                                                                                                       ;
;  regsOutA[0]     ; clock                                                                                                       ; 9.182  ; 9.182  ; Rise       ; clock                                                                                                       ;
;  regsOutA[1]     ; clock                                                                                                       ; 8.845  ; 8.845  ; Rise       ; clock                                                                                                       ;
;  regsOutA[2]     ; clock                                                                                                       ; 8.341  ; 8.341  ; Rise       ; clock                                                                                                       ;
;  regsOutA[3]     ; clock                                                                                                       ; 9.449  ; 9.449  ; Rise       ; clock                                                                                                       ;
;  regsOutA[4]     ; clock                                                                                                       ; 8.314  ; 8.314  ; Rise       ; clock                                                                                                       ;
;  regsOutA[5]     ; clock                                                                                                       ; 8.885  ; 8.885  ; Rise       ; clock                                                                                                       ;
;  regsOutA[6]     ; clock                                                                                                       ; 8.885  ; 8.885  ; Rise       ; clock                                                                                                       ;
;  regsOutA[7]     ; clock                                                                                                       ; 8.631  ; 8.631  ; Rise       ; clock                                                                                                       ;
;  regsOutA[8]     ; clock                                                                                                       ; 8.303  ; 8.303  ; Rise       ; clock                                                                                                       ;
;  regsOutA[9]     ; clock                                                                                                       ; 7.969  ; 7.969  ; Rise       ; clock                                                                                                       ;
;  regsOutA[10]    ; clock                                                                                                       ; 8.848  ; 8.848  ; Rise       ; clock                                                                                                       ;
;  regsOutA[11]    ; clock                                                                                                       ; 8.766  ; 8.766  ; Rise       ; clock                                                                                                       ;
;  regsOutA[12]    ; clock                                                                                                       ; 8.790  ; 8.790  ; Rise       ; clock                                                                                                       ;
;  regsOutA[13]    ; clock                                                                                                       ; 9.161  ; 9.161  ; Rise       ; clock                                                                                                       ;
;  regsOutA[14]    ; clock                                                                                                       ; 7.468  ; 7.468  ; Rise       ; clock                                                                                                       ;
;  regsOutA[15]    ; clock                                                                                                       ; 9.295  ; 9.295  ; Rise       ; clock                                                                                                       ;
;  regsOutA[16]    ; clock                                                                                                       ; 8.431  ; 8.431  ; Rise       ; clock                                                                                                       ;
;  regsOutA[17]    ; clock                                                                                                       ; 8.830  ; 8.830  ; Rise       ; clock                                                                                                       ;
;  regsOutA[18]    ; clock                                                                                                       ; 8.650  ; 8.650  ; Rise       ; clock                                                                                                       ;
;  regsOutA[19]    ; clock                                                                                                       ; 9.175  ; 9.175  ; Rise       ; clock                                                                                                       ;
;  regsOutA[20]    ; clock                                                                                                       ; 9.073  ; 9.073  ; Rise       ; clock                                                                                                       ;
;  regsOutA[21]    ; clock                                                                                                       ; 8.827  ; 8.827  ; Rise       ; clock                                                                                                       ;
;  regsOutA[22]    ; clock                                                                                                       ; 9.109  ; 9.109  ; Rise       ; clock                                                                                                       ;
;  regsOutA[23]    ; clock                                                                                                       ; 8.843  ; 8.843  ; Rise       ; clock                                                                                                       ;
;  regsOutA[24]    ; clock                                                                                                       ; 8.111  ; 8.111  ; Rise       ; clock                                                                                                       ;
;  regsOutA[25]    ; clock                                                                                                       ; 8.511  ; 8.511  ; Rise       ; clock                                                                                                       ;
;  regsOutA[26]    ; clock                                                                                                       ; 9.082  ; 9.082  ; Rise       ; clock                                                                                                       ;
;  regsOutA[27]    ; clock                                                                                                       ; 8.872  ; 8.872  ; Rise       ; clock                                                                                                       ;
;  regsOutA[28]    ; clock                                                                                                       ; 8.409  ; 8.409  ; Rise       ; clock                                                                                                       ;
;  regsOutA[29]    ; clock                                                                                                       ; 8.451  ; 8.451  ; Rise       ; clock                                                                                                       ;
;  regsOutA[30]    ; clock                                                                                                       ; 8.481  ; 8.481  ; Rise       ; clock                                                                                                       ;
;  regsOutA[31]    ; clock                                                                                                       ; 8.021  ; 8.021  ; Rise       ; clock                                                                                                       ;
; regsOutB[*]      ; clock                                                                                                       ; 10.390 ; 10.390 ; Rise       ; clock                                                                                                       ;
;  regsOutB[0]     ; clock                                                                                                       ; 8.557  ; 8.557  ; Rise       ; clock                                                                                                       ;
;  regsOutB[1]     ; clock                                                                                                       ; 9.135  ; 9.135  ; Rise       ; clock                                                                                                       ;
;  regsOutB[2]     ; clock                                                                                                       ; 9.785  ; 9.785  ; Rise       ; clock                                                                                                       ;
;  regsOutB[3]     ; clock                                                                                                       ; 9.367  ; 9.367  ; Rise       ; clock                                                                                                       ;
;  regsOutB[4]     ; clock                                                                                                       ; 7.904  ; 7.904  ; Rise       ; clock                                                                                                       ;
;  regsOutB[5]     ; clock                                                                                                       ; 9.217  ; 9.217  ; Rise       ; clock                                                                                                       ;
;  regsOutB[6]     ; clock                                                                                                       ; 8.887  ; 8.887  ; Rise       ; clock                                                                                                       ;
;  regsOutB[7]     ; clock                                                                                                       ; 8.276  ; 8.276  ; Rise       ; clock                                                                                                       ;
;  regsOutB[8]     ; clock                                                                                                       ; 8.547  ; 8.547  ; Rise       ; clock                                                                                                       ;
;  regsOutB[9]     ; clock                                                                                                       ; 8.567  ; 8.567  ; Rise       ; clock                                                                                                       ;
;  regsOutB[10]    ; clock                                                                                                       ; 8.217  ; 8.217  ; Rise       ; clock                                                                                                       ;
;  regsOutB[11]    ; clock                                                                                                       ; 8.086  ; 8.086  ; Rise       ; clock                                                                                                       ;
;  regsOutB[12]    ; clock                                                                                                       ; 8.807  ; 8.807  ; Rise       ; clock                                                                                                       ;
;  regsOutB[13]    ; clock                                                                                                       ; 8.354  ; 8.354  ; Rise       ; clock                                                                                                       ;
;  regsOutB[14]    ; clock                                                                                                       ; 8.431  ; 8.431  ; Rise       ; clock                                                                                                       ;
;  regsOutB[15]    ; clock                                                                                                       ; 8.323  ; 8.323  ; Rise       ; clock                                                                                                       ;
;  regsOutB[16]    ; clock                                                                                                       ; 8.802  ; 8.802  ; Rise       ; clock                                                                                                       ;
;  regsOutB[17]    ; clock                                                                                                       ; 8.772  ; 8.772  ; Rise       ; clock                                                                                                       ;
;  regsOutB[18]    ; clock                                                                                                       ; 8.920  ; 8.920  ; Rise       ; clock                                                                                                       ;
;  regsOutB[19]    ; clock                                                                                                       ; 8.778  ; 8.778  ; Rise       ; clock                                                                                                       ;
;  regsOutB[20]    ; clock                                                                                                       ; 8.010  ; 8.010  ; Rise       ; clock                                                                                                       ;
;  regsOutB[21]    ; clock                                                                                                       ; 9.021  ; 9.021  ; Rise       ; clock                                                                                                       ;
;  regsOutB[22]    ; clock                                                                                                       ; 9.024  ; 9.024  ; Rise       ; clock                                                                                                       ;
;  regsOutB[23]    ; clock                                                                                                       ; 8.761  ; 8.761  ; Rise       ; clock                                                                                                       ;
;  regsOutB[24]    ; clock                                                                                                       ; 10.390 ; 10.390 ; Rise       ; clock                                                                                                       ;
;  regsOutB[25]    ; clock                                                                                                       ; 7.982  ; 7.982  ; Rise       ; clock                                                                                                       ;
;  regsOutB[26]    ; clock                                                                                                       ; 8.321  ; 8.321  ; Rise       ; clock                                                                                                       ;
;  regsOutB[27]    ; clock                                                                                                       ; 8.157  ; 8.157  ; Rise       ; clock                                                                                                       ;
;  regsOutB[28]    ; clock                                                                                                       ; 8.199  ; 8.199  ; Rise       ; clock                                                                                                       ;
;  regsOutB[29]    ; clock                                                                                                       ; 8.382  ; 8.382  ; Rise       ; clock                                                                                                       ;
;  regsOutB[30]    ; clock                                                                                                       ; 8.009  ; 8.009  ; Rise       ; clock                                                                                                       ;
;  regsOutB[31]    ; clock                                                                                                       ; 9.391  ; 9.391  ; Rise       ; clock                                                                                                       ;
; aluOut[*]        ; clock2                                                                                                      ; 10.856 ; 10.856 ; Rise       ; clock2                                                                                                      ;
;  aluOut[0]       ; clock2                                                                                                      ; 8.694  ; 8.694  ; Rise       ; clock2                                                                                                      ;
;  aluOut[1]       ; clock2                                                                                                      ; 8.988  ; 8.988  ; Rise       ; clock2                                                                                                      ;
;  aluOut[2]       ; clock2                                                                                                      ; 9.207  ; 9.207  ; Rise       ; clock2                                                                                                      ;
;  aluOut[3]       ; clock2                                                                                                      ; 9.225  ; 9.225  ; Rise       ; clock2                                                                                                      ;
;  aluOut[4]       ; clock2                                                                                                      ; 9.205  ; 9.205  ; Rise       ; clock2                                                                                                      ;
;  aluOut[5]       ; clock2                                                                                                      ; 9.184  ; 9.184  ; Rise       ; clock2                                                                                                      ;
;  aluOut[6]       ; clock2                                                                                                      ; 9.130  ; 9.130  ; Rise       ; clock2                                                                                                      ;
;  aluOut[7]       ; clock2                                                                                                      ; 8.926  ; 8.926  ; Rise       ; clock2                                                                                                      ;
;  aluOut[8]       ; clock2                                                                                                      ; 9.209  ; 9.209  ; Rise       ; clock2                                                                                                      ;
;  aluOut[9]       ; clock2                                                                                                      ; 9.236  ; 9.236  ; Rise       ; clock2                                                                                                      ;
;  aluOut[10]      ; clock2                                                                                                      ; 9.686  ; 9.686  ; Rise       ; clock2                                                                                                      ;
;  aluOut[11]      ; clock2                                                                                                      ; 9.694  ; 9.694  ; Rise       ; clock2                                                                                                      ;
;  aluOut[12]      ; clock2                                                                                                      ; 9.533  ; 9.533  ; Rise       ; clock2                                                                                                      ;
;  aluOut[13]      ; clock2                                                                                                      ; 9.593  ; 9.593  ; Rise       ; clock2                                                                                                      ;
;  aluOut[14]      ; clock2                                                                                                      ; 9.871  ; 9.871  ; Rise       ; clock2                                                                                                      ;
;  aluOut[15]      ; clock2                                                                                                      ; 9.511  ; 9.511  ; Rise       ; clock2                                                                                                      ;
;  aluOut[16]      ; clock2                                                                                                      ; 9.713  ; 9.713  ; Rise       ; clock2                                                                                                      ;
;  aluOut[17]      ; clock2                                                                                                      ; 10.072 ; 10.072 ; Rise       ; clock2                                                                                                      ;
;  aluOut[18]      ; clock2                                                                                                      ; 10.688 ; 10.688 ; Rise       ; clock2                                                                                                      ;
;  aluOut[19]      ; clock2                                                                                                      ; 9.416  ; 9.416  ; Rise       ; clock2                                                                                                      ;
;  aluOut[20]      ; clock2                                                                                                      ; 10.442 ; 10.442 ; Rise       ; clock2                                                                                                      ;
;  aluOut[21]      ; clock2                                                                                                      ; 10.856 ; 10.856 ; Rise       ; clock2                                                                                                      ;
;  aluOut[22]      ; clock2                                                                                                      ; 10.366 ; 10.366 ; Rise       ; clock2                                                                                                      ;
;  aluOut[23]      ; clock2                                                                                                      ; 10.622 ; 10.622 ; Rise       ; clock2                                                                                                      ;
;  aluOut[24]      ; clock2                                                                                                      ; 9.611  ; 9.611  ; Rise       ; clock2                                                                                                      ;
;  aluOut[25]      ; clock2                                                                                                      ; 9.259  ; 9.259  ; Rise       ; clock2                                                                                                      ;
;  aluOut[26]      ; clock2                                                                                                      ; 10.290 ; 10.290 ; Rise       ; clock2                                                                                                      ;
;  aluOut[27]      ; clock2                                                                                                      ; 9.972  ; 9.972  ; Rise       ; clock2                                                                                                      ;
;  aluOut[28]      ; clock2                                                                                                      ; 10.294 ; 10.294 ; Rise       ; clock2                                                                                                      ;
;  aluOut[29]      ; clock2                                                                                                      ; 10.632 ; 10.632 ; Rise       ; clock2                                                                                                      ;
;  aluOut[30]      ; clock2                                                                                                      ; 10.811 ; 10.811 ; Rise       ; clock2                                                                                                      ;
;  aluOut[31]      ; clock2                                                                                                      ; 9.669  ; 9.669  ; Rise       ; clock2                                                                                                      ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 9.177  ; 9.177  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.382  ; 8.382  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.220  ; 8.220  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 9.177  ; 9.177  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.027  ; 8.027  ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 15.841 ; 15.841 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 15.841 ; 15.841 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 14.115 ; 14.115 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 15.838 ; 15.838 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 9.177  ; 9.177  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.382  ; 8.382  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.220  ; 8.220  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 9.177  ; 9.177  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 8.027  ; 8.027  ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 17.090 ; 17.090 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 17.090 ; 17.090 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 15.364 ; 15.364 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 17.087 ; 17.087 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
+------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                             ;
+------------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+------------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; aluOut[*]        ; clock                                                                                                       ; 4.590 ; 4.590 ; Rise       ; clock                                                                                                       ;
;  aluOut[0]       ; clock                                                                                                       ; 4.609 ; 4.609 ; Rise       ; clock                                                                                                       ;
;  aluOut[1]       ; clock                                                                                                       ; 4.740 ; 4.740 ; Rise       ; clock                                                                                                       ;
;  aluOut[2]       ; clock                                                                                                       ; 4.628 ; 4.628 ; Rise       ; clock                                                                                                       ;
;  aluOut[3]       ; clock                                                                                                       ; 4.645 ; 4.645 ; Rise       ; clock                                                                                                       ;
;  aluOut[4]       ; clock                                                                                                       ; 4.636 ; 4.636 ; Rise       ; clock                                                                                                       ;
;  aluOut[5]       ; clock                                                                                                       ; 4.615 ; 4.615 ; Rise       ; clock                                                                                                       ;
;  aluOut[6]       ; clock                                                                                                       ; 4.730 ; 4.730 ; Rise       ; clock                                                                                                       ;
;  aluOut[7]       ; clock                                                                                                       ; 4.844 ; 4.844 ; Rise       ; clock                                                                                                       ;
;  aluOut[8]       ; clock                                                                                                       ; 5.027 ; 5.027 ; Rise       ; clock                                                                                                       ;
;  aluOut[9]       ; clock                                                                                                       ; 5.135 ; 5.135 ; Rise       ; clock                                                                                                       ;
;  aluOut[10]      ; clock                                                                                                       ; 5.238 ; 5.238 ; Rise       ; clock                                                                                                       ;
;  aluOut[11]      ; clock                                                                                                       ; 4.861 ; 4.861 ; Rise       ; clock                                                                                                       ;
;  aluOut[12]      ; clock                                                                                                       ; 4.909 ; 4.909 ; Rise       ; clock                                                                                                       ;
;  aluOut[13]      ; clock                                                                                                       ; 4.590 ; 4.590 ; Rise       ; clock                                                                                                       ;
;  aluOut[14]      ; clock                                                                                                       ; 5.197 ; 5.197 ; Rise       ; clock                                                                                                       ;
;  aluOut[15]      ; clock                                                                                                       ; 5.223 ; 5.223 ; Rise       ; clock                                                                                                       ;
;  aluOut[16]      ; clock                                                                                                       ; 4.907 ; 4.907 ; Rise       ; clock                                                                                                       ;
;  aluOut[17]      ; clock                                                                                                       ; 5.073 ; 5.073 ; Rise       ; clock                                                                                                       ;
;  aluOut[18]      ; clock                                                                                                       ; 5.381 ; 5.381 ; Rise       ; clock                                                                                                       ;
;  aluOut[19]      ; clock                                                                                                       ; 4.904 ; 4.904 ; Rise       ; clock                                                                                                       ;
;  aluOut[20]      ; clock                                                                                                       ; 5.197 ; 5.197 ; Rise       ; clock                                                                                                       ;
;  aluOut[21]      ; clock                                                                                                       ; 5.373 ; 5.373 ; Rise       ; clock                                                                                                       ;
;  aluOut[22]      ; clock                                                                                                       ; 5.223 ; 5.223 ; Rise       ; clock                                                                                                       ;
;  aluOut[23]      ; clock                                                                                                       ; 5.214 ; 5.214 ; Rise       ; clock                                                                                                       ;
;  aluOut[24]      ; clock                                                                                                       ; 5.085 ; 5.085 ; Rise       ; clock                                                                                                       ;
;  aluOut[25]      ; clock                                                                                                       ; 4.788 ; 4.788 ; Rise       ; clock                                                                                                       ;
;  aluOut[26]      ; clock                                                                                                       ; 5.157 ; 5.157 ; Rise       ; clock                                                                                                       ;
;  aluOut[27]      ; clock                                                                                                       ; 4.769 ; 4.769 ; Rise       ; clock                                                                                                       ;
;  aluOut[28]      ; clock                                                                                                       ; 4.986 ; 4.986 ; Rise       ; clock                                                                                                       ;
;  aluOut[29]      ; clock                                                                                                       ; 5.121 ; 5.121 ; Rise       ; clock                                                                                                       ;
;  aluOut[30]      ; clock                                                                                                       ; 4.703 ; 4.703 ; Rise       ; clock                                                                                                       ;
;  aluOut[31]      ; clock                                                                                                       ; 4.977 ; 4.977 ; Rise       ; clock                                                                                                       ;
; mux1Out[*]       ; clock                                                                                                       ; 4.313 ; 4.313 ; Rise       ; clock                                                                                                       ;
;  mux1Out[0]      ; clock                                                                                                       ; 4.799 ; 4.799 ; Rise       ; clock                                                                                                       ;
;  mux1Out[1]      ; clock                                                                                                       ; 5.234 ; 5.234 ; Rise       ; clock                                                                                                       ;
;  mux1Out[2]      ; clock                                                                                                       ; 4.931 ; 4.931 ; Rise       ; clock                                                                                                       ;
;  mux1Out[3]      ; clock                                                                                                       ; 4.887 ; 4.887 ; Rise       ; clock                                                                                                       ;
;  mux1Out[4]      ; clock                                                                                                       ; 4.397 ; 4.397 ; Rise       ; clock                                                                                                       ;
;  mux1Out[5]      ; clock                                                                                                       ; 4.486 ; 4.486 ; Rise       ; clock                                                                                                       ;
;  mux1Out[6]      ; clock                                                                                                       ; 4.773 ; 4.773 ; Rise       ; clock                                                                                                       ;
;  mux1Out[7]      ; clock                                                                                                       ; 4.677 ; 4.677 ; Rise       ; clock                                                                                                       ;
;  mux1Out[8]      ; clock                                                                                                       ; 4.590 ; 4.590 ; Rise       ; clock                                                                                                       ;
;  mux1Out[9]      ; clock                                                                                                       ; 4.596 ; 4.596 ; Rise       ; clock                                                                                                       ;
;  mux1Out[10]     ; clock                                                                                                       ; 4.831 ; 4.831 ; Rise       ; clock                                                                                                       ;
;  mux1Out[11]     ; clock                                                                                                       ; 4.443 ; 4.443 ; Rise       ; clock                                                                                                       ;
;  mux1Out[12]     ; clock                                                                                                       ; 4.883 ; 4.883 ; Rise       ; clock                                                                                                       ;
;  mux1Out[13]     ; clock                                                                                                       ; 5.056 ; 5.056 ; Rise       ; clock                                                                                                       ;
;  mux1Out[14]     ; clock                                                                                                       ; 4.940 ; 4.940 ; Rise       ; clock                                                                                                       ;
;  mux1Out[15]     ; clock                                                                                                       ; 5.151 ; 5.151 ; Rise       ; clock                                                                                                       ;
;  mux1Out[16]     ; clock                                                                                                       ; 5.269 ; 5.269 ; Rise       ; clock                                                                                                       ;
;  mux1Out[17]     ; clock                                                                                                       ; 5.361 ; 5.361 ; Rise       ; clock                                                                                                       ;
;  mux1Out[18]     ; clock                                                                                                       ; 4.959 ; 4.959 ; Rise       ; clock                                                                                                       ;
;  mux1Out[19]     ; clock                                                                                                       ; 4.847 ; 4.847 ; Rise       ; clock                                                                                                       ;
;  mux1Out[20]     ; clock                                                                                                       ; 5.276 ; 5.276 ; Rise       ; clock                                                                                                       ;
;  mux1Out[21]     ; clock                                                                                                       ; 4.722 ; 4.722 ; Rise       ; clock                                                                                                       ;
;  mux1Out[22]     ; clock                                                                                                       ; 4.949 ; 4.949 ; Rise       ; clock                                                                                                       ;
;  mux1Out[23]     ; clock                                                                                                       ; 4.818 ; 4.818 ; Rise       ; clock                                                                                                       ;
;  mux1Out[24]     ; clock                                                                                                       ; 4.313 ; 4.313 ; Rise       ; clock                                                                                                       ;
;  mux1Out[25]     ; clock                                                                                                       ; 4.896 ; 4.896 ; Rise       ; clock                                                                                                       ;
;  mux1Out[26]     ; clock                                                                                                       ; 4.859 ; 4.859 ; Rise       ; clock                                                                                                       ;
;  mux1Out[27]     ; clock                                                                                                       ; 5.009 ; 5.009 ; Rise       ; clock                                                                                                       ;
;  mux1Out[28]     ; clock                                                                                                       ; 5.028 ; 5.028 ; Rise       ; clock                                                                                                       ;
;  mux1Out[29]     ; clock                                                                                                       ; 5.413 ; 5.413 ; Rise       ; clock                                                                                                       ;
;  mux1Out[30]     ; clock                                                                                                       ; 4.477 ; 4.477 ; Rise       ; clock                                                                                                       ;
;  mux1Out[31]     ; clock                                                                                                       ; 4.408 ; 4.408 ; Rise       ; clock                                                                                                       ;
; mux2Out[*]       ; clock                                                                                                       ; 4.233 ; 4.233 ; Rise       ; clock                                                                                                       ;
;  mux2Out[0]      ; clock                                                                                                       ; 4.784 ; 4.784 ; Rise       ; clock                                                                                                       ;
;  mux2Out[1]      ; clock                                                                                                       ; 4.983 ; 4.983 ; Rise       ; clock                                                                                                       ;
;  mux2Out[2]      ; clock                                                                                                       ; 4.982 ; 4.982 ; Rise       ; clock                                                                                                       ;
;  mux2Out[3]      ; clock                                                                                                       ; 4.271 ; 4.271 ; Rise       ; clock                                                                                                       ;
;  mux2Out[4]      ; clock                                                                                                       ; 4.865 ; 4.865 ; Rise       ; clock                                                                                                       ;
;  mux2Out[5]      ; clock                                                                                                       ; 4.233 ; 4.233 ; Rise       ; clock                                                                                                       ;
;  mux2Out[6]      ; clock                                                                                                       ; 4.697 ; 4.697 ; Rise       ; clock                                                                                                       ;
;  mux2Out[7]      ; clock                                                                                                       ; 4.722 ; 4.722 ; Rise       ; clock                                                                                                       ;
;  mux2Out[8]      ; clock                                                                                                       ; 4.559 ; 4.559 ; Rise       ; clock                                                                                                       ;
;  mux2Out[9]      ; clock                                                                                                       ; 5.099 ; 5.099 ; Rise       ; clock                                                                                                       ;
;  mux2Out[10]     ; clock                                                                                                       ; 4.642 ; 4.642 ; Rise       ; clock                                                                                                       ;
;  mux2Out[11]     ; clock                                                                                                       ; 4.655 ; 4.655 ; Rise       ; clock                                                                                                       ;
;  mux2Out[12]     ; clock                                                                                                       ; 4.937 ; 4.937 ; Rise       ; clock                                                                                                       ;
;  mux2Out[13]     ; clock                                                                                                       ; 4.895 ; 4.895 ; Rise       ; clock                                                                                                       ;
;  mux2Out[14]     ; clock                                                                                                       ; 4.688 ; 4.688 ; Rise       ; clock                                                                                                       ;
;  mux2Out[15]     ; clock                                                                                                       ; 4.664 ; 4.664 ; Rise       ; clock                                                                                                       ;
;  mux2Out[16]     ; clock                                                                                                       ; 5.015 ; 5.015 ; Rise       ; clock                                                                                                       ;
;  mux2Out[17]     ; clock                                                                                                       ; 4.847 ; 4.847 ; Rise       ; clock                                                                                                       ;
;  mux2Out[18]     ; clock                                                                                                       ; 4.429 ; 4.429 ; Rise       ; clock                                                                                                       ;
;  mux2Out[19]     ; clock                                                                                                       ; 4.303 ; 4.303 ; Rise       ; clock                                                                                                       ;
;  mux2Out[20]     ; clock                                                                                                       ; 5.325 ; 5.325 ; Rise       ; clock                                                                                                       ;
;  mux2Out[21]     ; clock                                                                                                       ; 4.665 ; 4.665 ; Rise       ; clock                                                                                                       ;
;  mux2Out[22]     ; clock                                                                                                       ; 4.829 ; 4.829 ; Rise       ; clock                                                                                                       ;
;  mux2Out[23]     ; clock                                                                                                       ; 4.440 ; 4.440 ; Rise       ; clock                                                                                                       ;
;  mux2Out[24]     ; clock                                                                                                       ; 4.737 ; 4.737 ; Rise       ; clock                                                                                                       ;
;  mux2Out[25]     ; clock                                                                                                       ; 4.905 ; 4.905 ; Rise       ; clock                                                                                                       ;
;  mux2Out[26]     ; clock                                                                                                       ; 4.681 ; 4.681 ; Rise       ; clock                                                                                                       ;
;  mux2Out[27]     ; clock                                                                                                       ; 4.871 ; 4.871 ; Rise       ; clock                                                                                                       ;
;  mux2Out[28]     ; clock                                                                                                       ; 4.683 ; 4.683 ; Rise       ; clock                                                                                                       ;
;  mux2Out[29]     ; clock                                                                                                       ; 4.524 ; 4.524 ; Rise       ; clock                                                                                                       ;
;  mux2Out[30]     ; clock                                                                                                       ; 4.939 ; 4.939 ; Rise       ; clock                                                                                                       ;
;  mux2Out[31]     ; clock                                                                                                       ; 5.103 ; 5.103 ; Rise       ; clock                                                                                                       ;
; rawData[*]       ; clock                                                                                                       ; 5.884 ; 5.884 ; Rise       ; clock                                                                                                       ;
;  rawData[0]      ; clock                                                                                                       ; 6.247 ; 6.247 ; Rise       ; clock                                                                                                       ;
;  rawData[1]      ; clock                                                                                                       ; 6.000 ; 6.000 ; Rise       ; clock                                                                                                       ;
;  rawData[2]      ; clock                                                                                                       ; 6.048 ; 6.048 ; Rise       ; clock                                                                                                       ;
;  rawData[3]      ; clock                                                                                                       ; 5.943 ; 5.943 ; Rise       ; clock                                                                                                       ;
;  rawData[4]      ; clock                                                                                                       ; 6.175 ; 6.175 ; Rise       ; clock                                                                                                       ;
;  rawData[5]      ; clock                                                                                                       ; 5.929 ; 5.929 ; Rise       ; clock                                                                                                       ;
;  rawData[6]      ; clock                                                                                                       ; 6.553 ; 6.553 ; Rise       ; clock                                                                                                       ;
;  rawData[7]      ; clock                                                                                                       ; 6.163 ; 6.163 ; Rise       ; clock                                                                                                       ;
;  rawData[8]      ; clock                                                                                                       ; 6.521 ; 6.521 ; Rise       ; clock                                                                                                       ;
;  rawData[9]      ; clock                                                                                                       ; 5.978 ; 5.978 ; Rise       ; clock                                                                                                       ;
;  rawData[10]     ; clock                                                                                                       ; 6.207 ; 6.207 ; Rise       ; clock                                                                                                       ;
;  rawData[11]     ; clock                                                                                                       ; 6.709 ; 6.709 ; Rise       ; clock                                                                                                       ;
;  rawData[12]     ; clock                                                                                                       ; 6.152 ; 6.152 ; Rise       ; clock                                                                                                       ;
;  rawData[13]     ; clock                                                                                                       ; 6.236 ; 6.236 ; Rise       ; clock                                                                                                       ;
;  rawData[14]     ; clock                                                                                                       ; 6.798 ; 6.798 ; Rise       ; clock                                                                                                       ;
;  rawData[15]     ; clock                                                                                                       ; 6.219 ; 6.219 ; Rise       ; clock                                                                                                       ;
;  rawData[16]     ; clock                                                                                                       ; 6.683 ; 6.683 ; Rise       ; clock                                                                                                       ;
;  rawData[17]     ; clock                                                                                                       ; 6.466 ; 6.466 ; Rise       ; clock                                                                                                       ;
;  rawData[18]     ; clock                                                                                                       ; 6.713 ; 6.713 ; Rise       ; clock                                                                                                       ;
;  rawData[19]     ; clock                                                                                                       ; 6.593 ; 6.593 ; Rise       ; clock                                                                                                       ;
;  rawData[20]     ; clock                                                                                                       ; 5.964 ; 5.964 ; Rise       ; clock                                                                                                       ;
;  rawData[21]     ; clock                                                                                                       ; 5.928 ; 5.928 ; Rise       ; clock                                                                                                       ;
;  rawData[22]     ; clock                                                                                                       ; 6.102 ; 6.102 ; Rise       ; clock                                                                                                       ;
;  rawData[23]     ; clock                                                                                                       ; 6.082 ; 6.082 ; Rise       ; clock                                                                                                       ;
;  rawData[24]     ; clock                                                                                                       ; 6.132 ; 6.132 ; Rise       ; clock                                                                                                       ;
;  rawData[25]     ; clock                                                                                                       ; 5.975 ; 5.975 ; Rise       ; clock                                                                                                       ;
;  rawData[26]     ; clock                                                                                                       ; 6.044 ; 6.044 ; Rise       ; clock                                                                                                       ;
;  rawData[27]     ; clock                                                                                                       ; 5.983 ; 5.983 ; Rise       ; clock                                                                                                       ;
;  rawData[28]     ; clock                                                                                                       ; 6.367 ; 6.367 ; Rise       ; clock                                                                                                       ;
;  rawData[29]     ; clock                                                                                                       ; 5.884 ; 5.884 ; Rise       ; clock                                                                                                       ;
;  rawData[30]     ; clock                                                                                                       ; 5.985 ; 5.985 ; Rise       ; clock                                                                                                       ;
;  rawData[31]     ; clock                                                                                                       ; 5.885 ; 5.885 ; Rise       ; clock                                                                                                       ;
; readyData[*]     ; clock                                                                                                       ; 5.958 ; 5.958 ; Rise       ; clock                                                                                                       ;
;  readyData[7]    ; clock                                                                                                       ; 6.709 ; 6.709 ; Rise       ; clock                                                                                                       ;
;  readyData[8]    ; clock                                                                                                       ; 6.152 ; 6.152 ; Rise       ; clock                                                                                                       ;
;  readyData[9]    ; clock                                                                                                       ; 6.226 ; 6.226 ; Rise       ; clock                                                                                                       ;
;  readyData[10]   ; clock                                                                                                       ; 6.683 ; 6.683 ; Rise       ; clock                                                                                                       ;
;  readyData[11]   ; clock                                                                                                       ; 6.189 ; 6.189 ; Rise       ; clock                                                                                                       ;
;  readyData[12]   ; clock                                                                                                       ; 6.653 ; 6.653 ; Rise       ; clock                                                                                                       ;
;  readyData[13]   ; clock                                                                                                       ; 6.476 ; 6.476 ; Rise       ; clock                                                                                                       ;
;  readyData[14]   ; clock                                                                                                       ; 6.713 ; 6.713 ; Rise       ; clock                                                                                                       ;
;  readyData[15]   ; clock                                                                                                       ; 6.573 ; 6.573 ; Rise       ; clock                                                                                                       ;
;  readyData[16]   ; clock                                                                                                       ; 6.095 ; 6.095 ; Rise       ; clock                                                                                                       ;
;  readyData[17]   ; clock                                                                                                       ; 5.958 ; 5.958 ; Rise       ; clock                                                                                                       ;
;  readyData[18]   ; clock                                                                                                       ; 6.102 ; 6.102 ; Rise       ; clock                                                                                                       ;
;  readyData[19]   ; clock                                                                                                       ; 6.092 ; 6.092 ; Rise       ; clock                                                                                                       ;
;  readyData[20]   ; clock                                                                                                       ; 6.112 ; 6.112 ; Rise       ; clock                                                                                                       ;
;  readyData[21]   ; clock                                                                                                       ; 5.978 ; 5.978 ; Rise       ; clock                                                                                                       ;
; regCtrR1Out[*]   ; clock                                                                                                       ; 3.604 ; 3.604 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[0]  ; clock                                                                                                       ; 4.314 ; 4.314 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[1]  ; clock                                                                                                       ; 4.334 ; 4.334 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[2]  ; clock                                                                                                       ; 4.255 ; 4.255 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[3]  ; clock                                                                                                       ; 4.371 ; 4.371 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[4]  ; clock                                                                                                       ; 4.324 ; 4.324 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[5]  ; clock                                                                                                       ; 4.344 ; 4.344 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[6]  ; clock                                                                                                       ; 4.618 ; 4.618 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[7]  ; clock                                                                                                       ; 4.558 ; 4.558 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[8]  ; clock                                                                                                       ; 4.330 ; 4.330 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[9]  ; clock                                                                                                       ; 4.309 ; 4.309 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[10] ; clock                                                                                                       ; 4.442 ; 4.442 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[11] ; clock                                                                                                       ; 4.431 ; 4.431 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[12] ; clock                                                                                                       ; 3.787 ; 3.787 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[13] ; clock                                                                                                       ; 3.816 ; 3.816 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[14] ; clock                                                                                                       ; 3.604 ; 3.604 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[15] ; clock                                                                                                       ; 3.604 ; 3.604 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[16] ; clock                                                                                                       ; 4.131 ; 4.131 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[17] ; clock                                                                                                       ; 3.768 ; 3.768 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[18] ; clock                                                                                                       ; 3.915 ; 3.915 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[19] ; clock                                                                                                       ; 3.938 ; 3.938 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[20] ; clock                                                                                                       ; 3.944 ; 3.944 ; Rise       ; clock                                                                                                       ;
;  regCtrR1Out[21] ; clock                                                                                                       ; 3.771 ; 3.771 ; Rise       ; clock                                                                                                       ;
; regCtrR3Out[*]   ; clock                                                                                                       ; 3.578 ; 3.578 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[0]  ; clock                                                                                                       ; 4.257 ; 4.257 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[1]  ; clock                                                                                                       ; 3.940 ; 3.940 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[2]  ; clock                                                                                                       ; 4.470 ; 4.470 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[3]  ; clock                                                                                                       ; 4.384 ; 4.384 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[4]  ; clock                                                                                                       ; 4.262 ; 4.262 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[5]  ; clock                                                                                                       ; 4.472 ; 4.472 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[6]  ; clock                                                                                                       ; 4.275 ; 4.275 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[7]  ; clock                                                                                                       ; 4.145 ; 4.145 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[8]  ; clock                                                                                                       ; 4.609 ; 4.609 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[9]  ; clock                                                                                                       ; 4.440 ; 4.440 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[10] ; clock                                                                                                       ; 4.437 ; 4.437 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[11] ; clock                                                                                                       ; 4.420 ; 4.420 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[12] ; clock                                                                                                       ; 3.747 ; 3.747 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[13] ; clock                                                                                                       ; 3.813 ; 3.813 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[14] ; clock                                                                                                       ; 3.612 ; 3.612 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[15] ; clock                                                                                                       ; 3.578 ; 3.578 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[16] ; clock                                                                                                       ; 4.939 ; 4.939 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[17] ; clock                                                                                                       ; 4.323 ; 4.323 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[18] ; clock                                                                                                       ; 4.229 ; 4.229 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[19] ; clock                                                                                                       ; 4.408 ; 4.408 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[20] ; clock                                                                                                       ; 4.122 ; 4.122 ; Rise       ; clock                                                                                                       ;
;  regCtrR3Out[21] ; clock                                                                                                       ; 4.314 ; 4.314 ; Rise       ; clock                                                                                                       ;
; regsOutA[*]      ; clock                                                                                                       ; 4.041 ; 4.041 ; Rise       ; clock                                                                                                       ;
;  regsOutA[0]     ; clock                                                                                                       ; 4.603 ; 4.603 ; Rise       ; clock                                                                                                       ;
;  regsOutA[1]     ; clock                                                                                                       ; 4.553 ; 4.553 ; Rise       ; clock                                                                                                       ;
;  regsOutA[2]     ; clock                                                                                                       ; 4.376 ; 4.376 ; Rise       ; clock                                                                                                       ;
;  regsOutA[3]     ; clock                                                                                                       ; 4.750 ; 4.750 ; Rise       ; clock                                                                                                       ;
;  regsOutA[4]     ; clock                                                                                                       ; 4.364 ; 4.364 ; Rise       ; clock                                                                                                       ;
;  regsOutA[5]     ; clock                                                                                                       ; 4.572 ; 4.572 ; Rise       ; clock                                                                                                       ;
;  regsOutA[6]     ; clock                                                                                                       ; 4.572 ; 4.572 ; Rise       ; clock                                                                                                       ;
;  regsOutA[7]     ; clock                                                                                                       ; 4.403 ; 4.403 ; Rise       ; clock                                                                                                       ;
;  regsOutA[8]     ; clock                                                                                                       ; 4.355 ; 4.355 ; Rise       ; clock                                                                                                       ;
;  regsOutA[9]     ; clock                                                                                                       ; 4.209 ; 4.209 ; Rise       ; clock                                                                                                       ;
;  regsOutA[10]    ; clock                                                                                                       ; 4.554 ; 4.554 ; Rise       ; clock                                                                                                       ;
;  regsOutA[11]    ; clock                                                                                                       ; 4.546 ; 4.546 ; Rise       ; clock                                                                                                       ;
;  regsOutA[12]    ; clock                                                                                                       ; 4.514 ; 4.514 ; Rise       ; clock                                                                                                       ;
;  regsOutA[13]    ; clock                                                                                                       ; 4.672 ; 4.672 ; Rise       ; clock                                                                                                       ;
;  regsOutA[14]    ; clock                                                                                                       ; 4.041 ; 4.041 ; Rise       ; clock                                                                                                       ;
;  regsOutA[15]    ; clock                                                                                                       ; 4.698 ; 4.698 ; Rise       ; clock                                                                                                       ;
;  regsOutA[16]    ; clock                                                                                                       ; 4.479 ; 4.479 ; Rise       ; clock                                                                                                       ;
;  regsOutA[17]    ; clock                                                                                                       ; 4.588 ; 4.588 ; Rise       ; clock                                                                                                       ;
;  regsOutA[18]    ; clock                                                                                                       ; 4.459 ; 4.459 ; Rise       ; clock                                                                                                       ;
;  regsOutA[19]    ; clock                                                                                                       ; 4.592 ; 4.592 ; Rise       ; clock                                                                                                       ;
;  regsOutA[20]    ; clock                                                                                                       ; 4.542 ; 4.542 ; Rise       ; clock                                                                                                       ;
;  regsOutA[21]    ; clock                                                                                                       ; 4.537 ; 4.537 ; Rise       ; clock                                                                                                       ;
;  regsOutA[22]    ; clock                                                                                                       ; 4.659 ; 4.659 ; Rise       ; clock                                                                                                       ;
;  regsOutA[23]    ; clock                                                                                                       ; 4.463 ; 4.463 ; Rise       ; clock                                                                                                       ;
;  regsOutA[24]    ; clock                                                                                                       ; 4.253 ; 4.253 ; Rise       ; clock                                                                                                       ;
;  regsOutA[25]    ; clock                                                                                                       ; 4.371 ; 4.371 ; Rise       ; clock                                                                                                       ;
;  regsOutA[26]    ; clock                                                                                                       ; 4.627 ; 4.627 ; Rise       ; clock                                                                                                       ;
;  regsOutA[27]    ; clock                                                                                                       ; 4.574 ; 4.574 ; Rise       ; clock                                                                                                       ;
;  regsOutA[28]    ; clock                                                                                                       ; 4.349 ; 4.349 ; Rise       ; clock                                                                                                       ;
;  regsOutA[29]    ; clock                                                                                                       ; 4.386 ; 4.386 ; Rise       ; clock                                                                                                       ;
;  regsOutA[30]    ; clock                                                                                                       ; 4.395 ; 4.395 ; Rise       ; clock                                                                                                       ;
;  regsOutA[31]    ; clock                                                                                                       ; 4.205 ; 4.205 ; Rise       ; clock                                                                                                       ;
; regsOutB[*]      ; clock                                                                                                       ; 4.136 ; 4.136 ; Rise       ; clock                                                                                                       ;
;  regsOutB[0]     ; clock                                                                                                       ; 4.455 ; 4.455 ; Rise       ; clock                                                                                                       ;
;  regsOutB[1]     ; clock                                                                                                       ; 4.667 ; 4.667 ; Rise       ; clock                                                                                                       ;
;  regsOutB[2]     ; clock                                                                                                       ; 4.949 ; 4.949 ; Rise       ; clock                                                                                                       ;
;  regsOutB[3]     ; clock                                                                                                       ; 4.747 ; 4.747 ; Rise       ; clock                                                                                                       ;
;  regsOutB[4]     ; clock                                                                                                       ; 4.138 ; 4.138 ; Rise       ; clock                                                                                                       ;
;  regsOutB[5]     ; clock                                                                                                       ; 4.621 ; 4.621 ; Rise       ; clock                                                                                                       ;
;  regsOutB[6]     ; clock                                                                                                       ; 4.619 ; 4.619 ; Rise       ; clock                                                                                                       ;
;  regsOutB[7]     ; clock                                                                                                       ; 4.343 ; 4.343 ; Rise       ; clock                                                                                                       ;
;  regsOutB[8]     ; clock                                                                                                       ; 4.446 ; 4.446 ; Rise       ; clock                                                                                                       ;
;  regsOutB[9]     ; clock                                                                                                       ; 4.451 ; 4.451 ; Rise       ; clock                                                                                                       ;
;  regsOutB[10]    ; clock                                                                                                       ; 4.298 ; 4.298 ; Rise       ; clock                                                                                                       ;
;  regsOutB[11]    ; clock                                                                                                       ; 4.239 ; 4.239 ; Rise       ; clock                                                                                                       ;
;  regsOutB[12]    ; clock                                                                                                       ; 4.489 ; 4.489 ; Rise       ; clock                                                                                                       ;
;  regsOutB[13]    ; clock                                                                                                       ; 4.285 ; 4.285 ; Rise       ; clock                                                                                                       ;
;  regsOutB[14]    ; clock                                                                                                       ; 4.339 ; 4.339 ; Rise       ; clock                                                                                                       ;
;  regsOutB[15]    ; clock                                                                                                       ; 4.270 ; 4.270 ; Rise       ; clock                                                                                                       ;
;  regsOutB[16]    ; clock                                                                                                       ; 4.526 ; 4.526 ; Rise       ; clock                                                                                                       ;
;  regsOutB[17]    ; clock                                                                                                       ; 4.508 ; 4.508 ; Rise       ; clock                                                                                                       ;
;  regsOutB[18]    ; clock                                                                                                       ; 4.608 ; 4.608 ; Rise       ; clock                                                                                                       ;
;  regsOutB[19]    ; clock                                                                                                       ; 4.434 ; 4.434 ; Rise       ; clock                                                                                                       ;
;  regsOutB[20]    ; clock                                                                                                       ; 4.203 ; 4.203 ; Rise       ; clock                                                                                                       ;
;  regsOutB[21]    ; clock                                                                                                       ; 4.564 ; 4.564 ; Rise       ; clock                                                                                                       ;
;  regsOutB[22]    ; clock                                                                                                       ; 4.559 ; 4.559 ; Rise       ; clock                                                                                                       ;
;  regsOutB[23]    ; clock                                                                                                       ; 4.479 ; 4.479 ; Rise       ; clock                                                                                                       ;
;  regsOutB[24]    ; clock                                                                                                       ; 5.246 ; 5.246 ; Rise       ; clock                                                                                                       ;
;  regsOutB[25]    ; clock                                                                                                       ; 4.190 ; 4.190 ; Rise       ; clock                                                                                                       ;
;  regsOutB[26]    ; clock                                                                                                       ; 4.267 ; 4.267 ; Rise       ; clock                                                                                                       ;
;  regsOutB[27]    ; clock                                                                                                       ; 4.244 ; 4.244 ; Rise       ; clock                                                                                                       ;
;  regsOutB[28]    ; clock                                                                                                       ; 4.290 ; 4.290 ; Rise       ; clock                                                                                                       ;
;  regsOutB[29]    ; clock                                                                                                       ; 4.310 ; 4.310 ; Rise       ; clock                                                                                                       ;
;  regsOutB[30]    ; clock                                                                                                       ; 4.136 ; 4.136 ; Rise       ; clock                                                                                                       ;
;  regsOutB[31]    ; clock                                                                                                       ; 4.809 ; 4.809 ; Rise       ; clock                                                                                                       ;
; aluOut[*]        ; clock2                                                                                                      ; 4.488 ; 4.488 ; Rise       ; clock2                                                                                                      ;
;  aluOut[0]       ; clock2                                                                                                      ; 4.488 ; 4.488 ; Rise       ; clock2                                                                                                      ;
;  aluOut[1]       ; clock2                                                                                                      ; 4.616 ; 4.616 ; Rise       ; clock2                                                                                                      ;
;  aluOut[2]       ; clock2                                                                                                      ; 4.684 ; 4.684 ; Rise       ; clock2                                                                                                      ;
;  aluOut[3]       ; clock2                                                                                                      ; 4.701 ; 4.701 ; Rise       ; clock2                                                                                                      ;
;  aluOut[4]       ; clock2                                                                                                      ; 4.690 ; 4.690 ; Rise       ; clock2                                                                                                      ;
;  aluOut[5]       ; clock2                                                                                                      ; 4.671 ; 4.671 ; Rise       ; clock2                                                                                                      ;
;  aluOut[6]       ; clock2                                                                                                      ; 4.696 ; 4.696 ; Rise       ; clock2                                                                                                      ;
;  aluOut[7]       ; clock2                                                                                                      ; 4.571 ; 4.571 ; Rise       ; clock2                                                                                                      ;
;  aluOut[8]       ; clock2                                                                                                      ; 4.679 ; 4.679 ; Rise       ; clock2                                                                                                      ;
;  aluOut[9]       ; clock2                                                                                                      ; 4.709 ; 4.709 ; Rise       ; clock2                                                                                                      ;
;  aluOut[10]      ; clock2                                                                                                      ; 4.816 ; 4.816 ; Rise       ; clock2                                                                                                      ;
;  aluOut[11]      ; clock2                                                                                                      ; 4.823 ; 4.823 ; Rise       ; clock2                                                                                                      ;
;  aluOut[12]      ; clock2                                                                                                      ; 4.800 ; 4.800 ; Rise       ; clock2                                                                                                      ;
;  aluOut[13]      ; clock2                                                                                                      ; 4.755 ; 4.755 ; Rise       ; clock2                                                                                                      ;
;  aluOut[14]      ; clock2                                                                                                      ; 4.868 ; 4.868 ; Rise       ; clock2                                                                                                      ;
;  aluOut[15]      ; clock2                                                                                                      ; 4.803 ; 4.803 ; Rise       ; clock2                                                                                                      ;
;  aluOut[16]      ; clock2                                                                                                      ; 4.834 ; 4.834 ; Rise       ; clock2                                                                                                      ;
;  aluOut[17]      ; clock2                                                                                                      ; 4.921 ; 4.921 ; Rise       ; clock2                                                                                                      ;
;  aluOut[18]      ; clock2                                                                                                      ; 5.180 ; 5.180 ; Rise       ; clock2                                                                                                      ;
;  aluOut[19]      ; clock2                                                                                                      ; 4.658 ; 4.658 ; Rise       ; clock2                                                                                                      ;
;  aluOut[20]      ; clock2                                                                                                      ; 5.039 ; 5.039 ; Rise       ; clock2                                                                                                      ;
;  aluOut[21]      ; clock2                                                                                                      ; 5.076 ; 5.076 ; Rise       ; clock2                                                                                                      ;
;  aluOut[22]      ; clock2                                                                                                      ; 5.014 ; 5.014 ; Rise       ; clock2                                                                                                      ;
;  aluOut[23]      ; clock2                                                                                                      ; 5.036 ; 5.036 ; Rise       ; clock2                                                                                                      ;
;  aluOut[24]      ; clock2                                                                                                      ; 4.798 ; 4.798 ; Rise       ; clock2                                                                                                      ;
;  aluOut[25]      ; clock2                                                                                                      ; 4.577 ; 4.577 ; Rise       ; clock2                                                                                                      ;
;  aluOut[26]      ; clock2                                                                                                      ; 4.945 ; 4.945 ; Rise       ; clock2                                                                                                      ;
;  aluOut[27]      ; clock2                                                                                                      ; 4.808 ; 4.808 ; Rise       ; clock2                                                                                                      ;
;  aluOut[28]      ; clock2                                                                                                      ; 4.868 ; 4.868 ; Rise       ; clock2                                                                                                      ;
;  aluOut[29]      ; clock2                                                                                                      ; 5.029 ; 5.029 ; Rise       ; clock2                                                                                                      ;
;  aluOut[30]      ; clock2                                                                                                      ; 5.217 ; 5.217 ; Rise       ; clock2                                                                                                      ;
;  aluOut[31]      ; clock2                                                                                                      ; 4.774 ; 4.774 ; Rise       ; clock2                                                                                                      ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.100 ; 4.100 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.260 ; 4.260 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.199 ; 4.199 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.583 ; 4.583 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.100 ; 4.100 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 6.787 ; 6.787 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.509 ; 7.509 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 6.787 ; 6.787 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.449 ; 7.449 ; Rise       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; rawData[*]       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.100 ; 4.100 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[26]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.260 ; 4.260 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[27]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.199 ; 4.199 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[28]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.583 ; 4.583 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  rawData[29]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 4.100 ; 4.100 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
; readyData[*]     ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.248 ; 7.248 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[0]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.970 ; 7.970 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[1]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.248 ; 7.248 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
;  readyData[2]    ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 7.910 ; 7.910 ; Fall       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ;
+------------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; reset      ; aluOut[0]   ;    ; 7.977  ; 7.977  ;    ;
; reset      ; aluOut[1]   ;    ; 8.278  ; 8.278  ;    ;
; reset      ; aluOut[2]   ;    ; 7.560  ; 7.560  ;    ;
; reset      ; aluOut[3]   ;    ; 7.582  ; 7.582  ;    ;
; reset      ; aluOut[4]   ;    ; 7.555  ; 7.555  ;    ;
; reset      ; aluOut[5]   ;    ; 7.545  ; 7.545  ;    ;
; reset      ; aluOut[6]   ;    ; 7.477  ; 7.477  ;    ;
; reset      ; aluOut[7]   ;    ; 8.143  ; 8.143  ;    ;
; reset      ; aluOut[8]   ;    ; 8.206  ; 8.206  ;    ;
; reset      ; aluOut[9]   ;    ; 8.239  ; 8.239  ;    ;
; reset      ; aluOut[10]  ;    ; 8.684  ; 8.684  ;    ;
; reset      ; aluOut[11]  ;    ; 8.033  ; 8.033  ;    ;
; reset      ; aluOut[12]  ;    ; 8.802  ; 8.802  ;    ;
; reset      ; aluOut[13]  ;    ; 8.215  ; 8.215  ;    ;
; reset      ; aluOut[14]  ;    ; 8.877  ; 8.877  ;    ;
; reset      ; aluOut[15]  ;    ; 8.513  ; 8.513  ;    ;
; reset      ; aluOut[16]  ;    ; 8.947  ; 8.947  ;    ;
; reset      ; aluOut[17]  ;    ; 9.302  ; 9.302  ;    ;
; reset      ; aluOut[18]  ;    ; 10.070 ; 10.070 ;    ;
; reset      ; aluOut[19]  ;    ; 8.804  ; 8.804  ;    ;
; reset      ; aluOut[20]  ;    ; 9.457  ; 9.457  ;    ;
; reset      ; aluOut[21]  ;    ; 9.743  ; 9.743  ;    ;
; reset      ; aluOut[22]  ;    ; 9.403  ; 9.403  ;    ;
; reset      ; aluOut[23]  ;    ; 9.508  ; 9.508  ;    ;
; reset      ; aluOut[24]  ;    ; 8.645  ; 8.645  ;    ;
; reset      ; aluOut[25]  ;    ; 7.879  ; 7.879  ;    ;
; reset      ; aluOut[26]  ;    ; 8.896  ; 8.896  ;    ;
; reset      ; aluOut[27]  ;    ; 7.846  ; 7.846  ;    ;
; reset      ; aluOut[28]  ;    ; 8.681  ; 8.681  ;    ;
; reset      ; aluOut[29]  ;    ; 8.985  ; 8.985  ;    ;
; reset      ; aluOut[30]  ;    ; 8.344  ; 8.344  ;    ;
; reset      ; aluOut[31]  ;    ; 8.085  ; 8.085  ;    ;
+------------+-------------+----+--------+--------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; aluOut[0]   ;    ; 3.720 ; 3.720 ;    ;
; reset      ; aluOut[1]   ;    ; 3.852 ; 3.852 ;    ;
; reset      ; aluOut[2]   ;    ; 3.522 ; 3.522 ;    ;
; reset      ; aluOut[3]   ;    ; 3.540 ; 3.540 ;    ;
; reset      ; aluOut[4]   ;    ; 3.519 ; 3.519 ;    ;
; reset      ; aluOut[5]   ;    ; 3.510 ; 3.510 ;    ;
; reset      ; aluOut[6]   ;    ; 3.531 ; 3.531 ;    ;
; reset      ; aluOut[7]   ;    ; 3.731 ; 3.731 ;    ;
; reset      ; aluOut[8]   ;    ; 3.788 ; 3.788 ;    ;
; reset      ; aluOut[9]   ;    ; 3.822 ; 3.822 ;    ;
; reset      ; aluOut[10]  ;    ; 3.928 ; 3.928 ;    ;
; reset      ; aluOut[11]  ;    ; 3.652 ; 3.652 ;    ;
; reset      ; aluOut[12]  ;    ; 4.022 ; 4.022 ;    ;
; reset      ; aluOut[13]  ;    ; 3.689 ; 3.689 ;    ;
; reset      ; aluOut[14]  ;    ; 3.987 ; 3.987 ;    ;
; reset      ; aluOut[15]  ;    ; 3.918 ; 3.918 ;    ;
; reset      ; aluOut[16]  ;    ; 4.009 ; 4.009 ;    ;
; reset      ; aluOut[17]  ;    ; 4.129 ; 4.129 ;    ;
; reset      ; aluOut[18]  ;    ; 4.435 ; 4.435 ;    ;
; reset      ; aluOut[19]  ;    ; 3.958 ; 3.958 ;    ;
; reset      ; aluOut[20]  ;    ; 4.173 ; 4.173 ;    ;
; reset      ; aluOut[21]  ;    ; 4.288 ; 4.288 ;    ;
; reset      ; aluOut[22]  ;    ; 4.141 ; 4.141 ;    ;
; reset      ; aluOut[23]  ;    ; 4.246 ; 4.246 ;    ;
; reset      ; aluOut[24]  ;    ; 3.916 ; 3.916 ;    ;
; reset      ; aluOut[25]  ;    ; 3.548 ; 3.548 ;    ;
; reset      ; aluOut[26]  ;    ; 3.912 ; 3.912 ;    ;
; reset      ; aluOut[27]  ;    ; 3.538 ; 3.538 ;    ;
; reset      ; aluOut[28]  ;    ; 3.947 ; 3.947 ;    ;
; reset      ; aluOut[29]  ;    ; 3.969 ; 3.969 ;    ;
; reset      ; aluOut[30]  ;    ; 3.803 ; 3.803 ;    ;
; reset      ; aluOut[31]  ;    ; 3.709 ; 3.709 ;    ;
+------------+-------------+----+-------+-------+----+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                                       ; clock                                                                                                       ; 26073    ; 0        ; 0        ; 0        ;
; clock2                                                                                                      ; clock                                                                                                       ; 125      ; 0        ; 0        ; 0        ;
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock                                                                                                       ; 6        ; 6        ; 0        ; 0        ;
; clock                                                                                                       ; clock2                                                                                                      ; 728      ; 0        ; 227      ; 0        ;
; clock2                                                                                                      ; clock2                                                                                                      ; 58968    ; 19776    ; 1        ; 65       ;
; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 480      ; 0        ; 480      ; 0        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                                       ; clock                                                                                                       ; 26073    ; 0        ; 0        ; 0        ;
; clock2                                                                                                      ; clock                                                                                                       ; 125      ; 0        ; 0        ; 0        ;
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; clock                                                                                                       ; 6        ; 6        ; 0        ; 0        ;
; clock                                                                                                       ; clock2                                                                                                      ; 728      ; 0        ; 227      ; 0        ;
; clock2                                                                                                      ; clock2                                                                                                      ; 58968    ; 19776    ; 1        ; 65       ;
; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 480      ; 0        ; 480      ; 0        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1440     ; 0        ; 1440     ; 0        ;
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 96       ; 96       ; 96       ; 96       ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                                       ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 1440     ; 0        ; 1440     ; 0        ;
; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 ; 96       ; 96       ; 96       ; 96       ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 870   ; 870  ;
; Unconstrained Output Ports      ; 258   ; 258  ;
; Unconstrained Output Port Paths ; 2408  ; 2408 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Jun 17 13:47:46 2019
Info: Command: quartus_sta cpu -c cpu
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0
    Info (332105): create_clock -period 1.000 -name clock2 clock2
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0  to: rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[3]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.991
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.991     -3915.422 clock 
    Info (332119):    -8.703      -716.910 clock2 
    Info (332119):    -1.791        -6.005 instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 
Info (332146): Worst-case hold slack is -0.664
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.664        -2.271 instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 
    Info (332119):     0.445         0.000 clock 
    Info (332119):     0.445         0.000 clock2 
Info (332146): Worst-case recovery slack is -3.136
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.136       -11.099 instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 
Info (332146): Worst-case removal slack is -4.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.362       -17.442 instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2344.099 clock 
    Info (332119):    -1.631      -203.261 clock2 
    Info (332119):     0.174         0.000 instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0  to: rom1|rom_rtl_0|auto_generated|ram_block1a26|portadataout[3]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.580     -1034.003 clock 
    Info (332119):    -3.020      -220.899 clock2 
    Info (332119):    -0.276        -0.665 instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
    Info (332119):     0.215         0.000 clock2 
    Info (332119):     0.248         0.000 instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 
Info (332146): Worst-case recovery slack is -0.328
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.328        -0.757 instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 
Info (332146): Worst-case removal slack is -2.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.191        -8.759 instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1878.448 clock 
    Info (332119):    -1.380      -166.380 clock2 
    Info (332119):     0.367         0.000 instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ram_block1a26~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4578 megabytes
    Info: Processing ended: Mon Jun 17 13:47:53 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


