Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 27 15:52:42 2021
| Host         : STAS-W10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UPzynq20_test_design_wrapper_control_sets_placed.rpt
| Design       : UPzynq20_test_design_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   306 |
|    Minimum number of control sets                        |   306 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   304 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   306 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |   189 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    73 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             765 |          236 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             880 |          288 |
| Yes          | No                    | No                     |            1960 |          517 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2171 |          672 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                       Clock Signal                                                       |                                                                                Enable Signal                                                                               |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  UPzynq20_test_design_i/IP_AXI_ADC_0/IP_AXI_ADC_v1_0_S00_AXI_inst/clk_sign                                               | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/not_cs_sign_i_1_n_0                                                                                    |                                                                                                                                                                   |                1 |              1 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                |                1 |              1 |
|  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/reset_counter_S0_inv_current_reg_i_2_n_0    |                                                                                                                                                                            |                                                                                                                                                                   |                1 |              1 |
|  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/reset_counter_S0_current_reg_i_2_n_0        |                                                                                                                                                                            |                                                                                                                                                                   |                1 |              1 |
|  UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/data_overwrite_permission_latch_reg_i_2_n_0 |                                                                                                                                                                            |                                                                                                                                                                   |                1 |              1 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/p_2_out                                                                                                |                                                                                                                                                                   |                1 |              1 |
|  UPzynq20_test_design_i/IP_AXI_ADC_0/IP_AXI_ADC_v1_0_S00_AXI_inst/clk_sign                                               | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/a0_sign_i_1_n_0                                                                                        |                                                                                                                                                                   |                1 |              1 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                   |                1 |              2 |
|  UPzynq20_test_design_i/IP_AXI_ADC_0/IP_AXI_ADC_v1_0_S00_AXI_inst/clk_sign                                               | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/state[31]_i_1_n_0                                                                                      | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/state[2]_i_1_n_0                                                                              |                2 |              3 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                |                                                                                                                                                                            |                                                                                                                                                                   |                2 |              3 |
|  UPzynq20_test_design_i/IP_AXI_ADC_0/IP_AXI_ADC_v1_0_S00_AXI_inst/clk_sign                                               |                                                                                                                                                                            |                                                                                                                                                                   |                2 |              3 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/axi_arready0                                                                                           | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/p_0_in                                                                                                                     |                1 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_2          | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2 |                2 |              4 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready0                                                                                           | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              5 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                3 |              5 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/p_0_in                                                                                                                     |                2 |              6 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              6 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | UPzynq20_test_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                2 |              6 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_arready0                                                                                           | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              7 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[31]_i_1_n_0                                                              |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                5 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                    | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                5 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                5 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                    | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                    | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/p_1_in[15]                                                                                           | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/p_1_in[23]                                                                                           | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/p_1_in[31]                                                                                           | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                    | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                    | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                6 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                    | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                5 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                6 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                    | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                    | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                    | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | UPzynq20_test_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | UPzynq20_test_design_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                 |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | UPzynq20_test_design_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                 |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                   | UPzynq20_test_design_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                 |                5 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | UPzynq20_test_design_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                 |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | UPzynq20_test_design_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                 |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | UPzynq20_test_design_i/axi_gpio_5/U0/bus2ip_reset                                                                                                                 |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | UPzynq20_test_design_i/axi_gpio_6/U0/bus2ip_reset                                                                                                                 |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                5 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | UPzynq20_test_design_i/axi_gpio_7/U0/bus2ip_reset                                                                                                                 |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                6 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                    | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                     |                1 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[10]_i_2_n_0                                                                            | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[10]_i_1_n_0                                                                   |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[12]_i_2_n_0                                                                            | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[12]_i_1_n_0                                                                   |                3 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[11]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[11]_inv_i_1_n_0                                                               |                2 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[13]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[13]_inv_i_1_n_0                                                               |                2 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[1]_i_2_n_0                                                                             | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[1]_i_1_n_0                                                                    |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[14]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[14]_inv_i_1_n_0                                                               |                4 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | UPzynq20_test_design_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                 |                2 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[25]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[25]_inv_i_1_n_0                                                               |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[2]_i_2_n_0                                                                             | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[2]_i_1_n_0                                                                    |                5 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[30]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[30]_inv_i_1_n_0                                                               |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[31]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[31]_inv_i_1_n_0                                                               |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[29]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[29]_inv_i_1_n_0                                                               |                3 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[22]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[22]_inv_i_1_n_0                                                               |                3 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[3]_i_2_n_0                                                                             | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[3]_i_1_n_0                                                                    |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[19]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[19]_inv_i_1_n_0                                                               |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[23]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[23]_inv_i_1_n_0                                                               |                3 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[17]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[17]_inv_i_1_n_0                                                               |                3 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[20]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[20]_inv_i_1_n_0                                                               |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[27]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[27]_inv_i_1_n_0                                                               |                3 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[28]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[28]_inv_i_1_n_0                                                               |                3 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[24]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[24]_inv_i_1_n_0                                                               |                2 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[21]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[21]_inv_i_1_n_0                                                               |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[26]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[26]_inv_i_1_n_0                                                               |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[15]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[15]_inv_i_1_n_0                                                               |                3 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[18]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[18]_inv_i_1_n_0                                                               |                3 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[5]_i_2_n_0                                                                             | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[5]_i_1_n_0                                                                    |                5 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[8]_i_2_n_0                                                                             | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[8]_i_1_n_0                                                                    |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[7]_i_2_n_0                                                                             | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[7]_i_1_n_0                                                                    |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[9]_i_2_n_0                                                                             | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[9]_i_1_n_0                                                                    |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[6]_i_2_n_0                                                                             | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[6]_i_1_n_0                                                                    |                4 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[4]_i_2_n_0                                                                             | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[4]_i_1_n_0                                                                    |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                   | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                2 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                  | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |                1 |              8 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[16]_inv_i_2_n_0                                                                        | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/receive_data_a0[16]_inv_i_1_n_0                                                               |                3 |              8 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/p_0_in                                                                                |                3 |              9 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/p_1_in[0]                                                                                            | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              9 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | UPzynq20_test_design_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                 |                3 |             10 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S0_current                                                                         | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S00                                                                       |                4 |             10 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | UPzynq20_test_design_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                 |                2 |             10 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S0_inv_current                                                                     | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S0_inv0                                                                   |                4 |             10 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                4 |             10 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                   |                5 |             12 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                     |                                                                                                                                                                   |                2 |             12 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                   |                4 |             12 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_2[0]                      |                                                                                                                                                                   |                5 |             12 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                   |                4 |             13 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                   |                2 |             14 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                   |                3 |             14 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                   | UPzynq20_test_design_i/axi_gpio_6/U0/bus2ip_reset                                                                                                                 |                7 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | UPzynq20_test_design_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                 |                4 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[31]_i_1_n_0                                                             |                5 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_5/U0/gpio_core_1/Read_Reg_Rst                                                                                                     |                4 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                     |                4 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[31]_i_1_n_0                                                             |                6 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                   | UPzynq20_test_design_i/axi_gpio_7/U0/bus2ip_reset                                                                                                                 |                6 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                   | UPzynq20_test_design_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                 |                4 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[31]_i_1_n_0                                                             |                4 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                   |                6 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                   |                3 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWM_OUT[15]_i_2_n_0                                                                                    | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWM_OUT[15]_i_1_n_0                                                                           |                6 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_4/U0/gpio_core_1/Read_Reg_Rst                                                                                                     |                3 |             16 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | UPzynq20_test_design_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                 |                7 |             18 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | UPzynq20_test_design_i/axi_gpio_6/U0/bus2ip_reset                                                                                                                 |                4 |             18 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | UPzynq20_test_design_i/axi_gpio_7/U0/bus2ip_reset                                                                                                                 |                6 |             18 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | UPzynq20_test_design_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                 |                5 |             18 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | UPzynq20_test_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |                8 |             18 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | UPzynq20_test_design_i/axi_gpio_5/U0/bus2ip_reset                                                                                                                 |                4 |             18 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_2          |                                                                                                                                                                   |                8 |             20 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             20 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | UPzynq20_test_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             21 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | UPzynq20_test_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             21 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | UPzynq20_test_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             21 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | UPzynq20_test_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             21 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | UPzynq20_test_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                5 |             21 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | UPzynq20_test_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             21 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | UPzynq20_test_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             21 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             21 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               11 |             23 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                   |               11 |             23 |
|  UPzynq20_test_design_i/IP_AXI_ADC_0/IP_AXI_ADC_v1_0_S00_AXI_inst/clk_sign                                               | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/state[31]_i_1_n_0                                                                                      |                                                                                                                                                                   |                8 |             28 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                |                                                                                                                                                                            | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/state[31]__0_i_1_n_0                                                                          |                8 |             30 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/p_2_out                                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/i[31]_i_1_n_0                                                                                 |                8 |             31 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2_inv[0]_i_1_n_0                                                             |                8 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S2[31]_i_1_n_0                                                                     |                                                                                                                                                                   |                7 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S2[0]_i_1_n_0                                                                 |                8 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1[0]_i_1_n_0                                                                 |                8 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/slv_reg_rden                                                                                           | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/p_0_in                                                                                                                     |               32 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S0_inv_current[0]_i_1_n_0                                                          |                                                                                                                                                                   |                8 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S0_current[0]_i_1_n_0                                                              |                                                                                                                                                                   |                8 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg_rden                                                                                         | UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |               13 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounter[31]_i_1_n_0                                                                        |                8 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounter[31]_i_1_n_0                                                                                 |                                                                                                                                                                   |                6 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | UPzynq20_test_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |                6 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S2_inv[31]_i_1_n_0                                                                 |                                                                                                                                                                   |                5 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/slv_reg_rden                                                                                   | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/p_0_in                                                                                |               18 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | UPzynq20_test_design_i/axi_gpio_5/U0/bus2ip_reset                                                                                                                 |                9 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S1[31]_i_1_n_0                                                                     |                                                                                                                                                                   |                8 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/counter_S1_inv[0]_i_1_n_0                                                             |                8 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/slv_reg_rden                                                                                           | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0                                                                                                        |               20 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/get_counter_S1_inv[31]_i_1_n_0                                                                 |                                                                                                                                                                   |                7 |             32 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                   |                9 |             34 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                   |               13 |             35 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                 |               16 |             47 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                 |               16 |             47 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                   |               10 |             47 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                   |               12 |             47 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                   |               11 |             48 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                   |               10 |             48 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                   |               13 |             48 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                   |               11 |             48 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_7/U0/bus2ip_reset                                                                                                                 |               22 |             63 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_6/U0/bus2ip_reset                                                                                                                 |               20 |             63 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                 |               26 |             63 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                 |               24 |             63 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |               24 |             63 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            | UPzynq20_test_design_i/axi_gpio_5/U0/bus2ip_reset                                                                                                                 |               23 |             63 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/p_49_in                                                                                                |                                                                                                                                                                   |               26 |             96 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/ch0[31]_i_1_n_0                                                                                        |                                                                                                                                                                   |               69 |            256 |
| ~UPzynq20_test_design_i/IP_AXI_ADC_0/sclk                                                                                | UPzynq20_test_design_i/IP_AXI_ADC_0/U0/IP_AXI_ADC_v1_0_S00_AXI_inst/ch1[31]_i_1_n_0                                                                                        |                                                                                                                                                                   |               51 |            256 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              | UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1                                                                                      |                                                                                                                                                                   |              185 |            641 |
|  UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK0                                                              |                                                                                                                                                                            |                                                                                                                                                                   |              230 |            757 |
+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


