Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 93eb4bf201354d728bcfd11a6bab2a78 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sciv_core_behav xil_defaultlib.tb_sciv_core -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:122]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:123]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:124]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:125]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture fetch_no_bp of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behave of entity xil_defaultlib.decode_uc [decode_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.microcode_mem [microcode_mem_default]
Compiling architecture behave of entity xil_defaultlib.decode [decode_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behave of entity xil_defaultlib.execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_access [memory_access_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behave of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.sciv_core [sciv_core_default]
Compiling architecture behave of entity xil_defaultlib.code_mem [code_mem_default]
Compiling architecture behave of entity xil_defaultlib.mem_interconnect [mem_interconnect_default]
Compiling architecture behave of entity xil_defaultlib.ram [ram_default]
Compiling architecture beh of entity xil_defaultlib.sciv_base_system [sciv_base_system_default]
Compiling architecture behave of entity xil_defaultlib.reg_if [reg_if_default]
Compiling architecture behave of entity xil_defaultlib.gpio [gpio_default]
Compiling architecture beh of entity xil_defaultlib.sciv_example_system [sciv_example_system_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sciv_core
Built simulation snapshot tb_sciv_core_behav
