#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Nov  3 09:50:28 2023
# Process ID: 484916
# Current directory: /home/grant/Documents/bitstream_generator/template/srcs
# Command line: vivado -nojournal -log run.log -mode batch -source tcl/proj.tcl
# Log file: /home/grant/Documents/bitstream_generator/template/srcs/run.log
# Journal file: 
# Running On: grant-yoga, OS: Linux, CPU Frequency: 1798.219 MHz, CPU Physical cores: 4, Host memory: 12223 MB
#-----------------------------------------------------------
source tcl/proj.tcl
# read_verilog top.v
read_verilog: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2412.121 ; gain = 115.992 ; free physical = 2446 ; free virtual = 8241
# source autogen/link.tcl
## link_design -top top -part xa7a75tcsg324-1Q
Command: link_design -top top -part xa7a75tcsg324-1Q
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xa7a75tcsg324-1Q
Removing all libraries
analyzing package 'attributes'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.910 ; gain = 0.000 ; free physical = 2085 ; free virtual = 7892
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.441 ; gain = 0.000 ; free physical = 2013 ; free virtual = 7811
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2879.410 ; gain = 467.289 ; free physical = 1998 ; free virtual = 7805
# read_xdc proj.xdc
Parsing XDC File [/home/grant/Documents/bitstream_generator/template/srcs/proj.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.ENCRYPTION.STARTIV0' because the property does not exist. [/home/grant/Documents/bitstream_generator/template/srcs/proj.xdc:3]
Resolution: Create this property using create_property command before setting it.
Finished Parsing XDC File [/home/grant/Documents/bitstream_generator/template/srcs/proj.xdc]
# synth_design -top top
Command: synth_design -top top
Starting synth_design
Using part: xa7a75tcsg324-1Q
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a75t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 484945
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3275.117 ; gain = 395.703 ; free physical = 1353 ; free virtual = 7151
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/grant/Documents/bitstream_generator/template/srcs/top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/grant/Documents/bitstream_generator/template/srcs/top.v:1]
WARNING: [Synth 8-3330] design top has an empty top module
WARNING: [Synth 8-3917] design top has port o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3339.086 ; gain = 459.672 ; free physical = 1270 ; free virtual = 7078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3347.992 ; gain = 468.578 ; free physical = 1268 ; free virtual = 7077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3347.992 ; gain = 468.578 ; free physical = 1268 ; free virtual = 7077
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.992 ; gain = 0.000 ; free physical = 1268 ; free virtual = 7077
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3417.961 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7072
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3417.961 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7072
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1267 ; free virtual = 7065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a75tcsg324-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1267 ; free virtual = 7065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1267 ; free virtual = 7065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1260 ; free virtual = 7069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design top has an empty top module
WARNING: [Synth 8-3917] design top has port o driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1253 ; free virtual = 7069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1248 ; free virtual = 7051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1248 ; free virtual = 7051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1238 ; free virtual = 7051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1246 ; free virtual = 7053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1246 ; free virtual = 7053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1246 ; free virtual = 7053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1246 ; free virtual = 7053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1246 ; free virtual = 7053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1246 ; free virtual = 7053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1246 ; free virtual = 7053
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3417.961 ; gain = 468.578 ; free physical = 1238 ; free virtual = 7055
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3417.961 ; gain = 538.547 ; free physical = 1238 ; free virtual = 7055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3417.961 ; gain = 0.000 ; free physical = 1238 ; free virtual = 7055
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/grant/Documents/bitstream_generator/template/srcs/proj.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.ENCRYPTION.STARTIV0' because the property does not exist. [/home/grant/Documents/bitstream_generator/template/srcs/proj.xdc:3]
Resolution: Create this property using create_property command before setting it.
Finished Parsing XDC File [/home/grant/Documents/bitstream_generator/template/srcs/proj.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3417.961 ; gain = 0.000 ; free physical = 1518 ; free virtual = 7335
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4be0e33f
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 3417.961 ; gain = 538.551 ; free physical = 1517 ; free virtual = 7334
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3184.172; main = 2905.555; forked = 423.953
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4364.027; main = 3385.949; forked = 978.078
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a75t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3425.965 ; gain = 0.000 ; free physical = 1518 ; free virtual = 7331
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 52d5c80f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3425.965 ; gain = 0.000 ; free physical = 1518 ; free virtual = 7331
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3449.977 ; gain = 0.000 ; free physical = 1497 ; free virtual = 7302

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 91969560

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3538.020 ; gain = 112.055 ; free physical = 1488 ; free virtual = 7301

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e3f491fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3538.020 ; gain = 112.055 ; free physical = 1488 ; free virtual = 7301

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e3f491fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3538.020 ; gain = 112.055 ; free physical = 1488 ; free virtual = 7301
Phase 1 Placer Initialization | Checksum: e3f491fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3538.020 ; gain = 112.055 ; free physical = 1488 ; free virtual = 7301

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3538.020 ; gain = 0.000 ; free physical = 1488 ; free virtual = 7301

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3538.020 ; gain = 112.055 ; free physical = 1488 ; free virtual = 7301
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 91969560

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3538.020 ; gain = 112.055 ; free physical = 1488 ; free virtual = 7301
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3538.020 ; gain = 120.059 ; free physical = 1488 ; free virtual = 7301
# set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}];
# set_property IS_ENABLED 0 [get_drc_checks {UCIO-1}];
# set_property IS_ENABLED 0 [get_drc_checks {CFGBVS-1}];
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a75t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3ec0cd51 ConstDB: 0 ShapeSum: 52d5c80f RouteDB: 0
Post Restoration Checksum: NetGraph: 39de1ab5 | NumContArr: 86d0faf8 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: d9b96b5a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 3607.848 ; gain = 69.828 ; free physical = 1362 ; free virtual = 7168

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d9b96b5a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 3640.848 ; gain = 102.828 ; free physical = 1321 ; free virtual = 7136

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d9b96b5a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 3640.848 ; gain = 102.828 ; free physical = 1320 ; free virtual = 7136
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1322898ff

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1304 ; free virtual = 7120

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1322898ff

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1304 ; free virtual = 7120
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1322898ff

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1307 ; free virtual = 7121

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1322898ff

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1307 ; free virtual = 7121
Phase 4 Rip-up And Reroute | Checksum: 1322898ff

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1307 ; free virtual = 7121

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1322898ff

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1307 ; free virtual = 7121

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1322898ff

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1307 ; free virtual = 7121
Phase 6 Post Hold Fix | Checksum: 1322898ff

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1307 ; free virtual = 7121

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1322898ff

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1305 ; free virtual = 7121

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1322898ff

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1305 ; free virtual = 7120

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1322898ff

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1305 ; free virtual = 7120
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 91969560

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1305 ; free virtual = 7120

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1305 ; free virtual = 7120

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 3660.160 ; gain = 122.141 ; free physical = 1305 ; free virtual = 7120
# source autogen/bitgen.tcl
## write_bitstream -force ../outputs/xa7a75tcsg324-1Q_enc.bit
Command: write_bitstream -force ../outputs/xa7a75tcsg324-1Q_enc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xa7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a75t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: CFGBVS-1, NSTD-1, UCIO-1
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 20-2255] HMAC-256 based authentication is being used to provide data integrity for encrypted bitstreams.
Creating bitmap...
INFO: [Designutils 20-1851] write_bitstream will cancel execution.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
INFO: [Common 17-344] 'write_bitstream' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 09:52:49 2023...
