# single-port-ram-using-verilog