INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 17:51:07 HKT 2021
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_part_info done; 1.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.59 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.12 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.26 seconds. CPU system time: 0.31 seconds. Elapsed time: 1.12 seconds; current allocated memory: 223.135 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 223.306 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:26:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:26:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.26 seconds; current allocated memory: 224.993 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.51 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.51 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.93 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.93 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO: [HLS 214-178] Inlining function 'sobel_kernel(short (*) [3])' into 'sobel(short*, short*, int, int)' (sobel.cpp:27:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.76 seconds; current allocated memory: 226.262 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.263 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.686 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.856 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_2' (sobel.cpp:36) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_3' (sobel.cpp:36) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_4' (sobel.cpp:36) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_5' (sobel.cpp:36) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_11_1' (sobel.cpp:11) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_2' (sobel.cpp:9) in function 'sobel' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_kernel'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_kernel'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_kernel'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'y_kernel'  in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:29) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'sobel' (sobel.cpp:26)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 247.462 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (sobel.cpp:36:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:45:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:47:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 240.261 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.23 sec.
Command     elaborate done; 4.25 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 240.864 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.451 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 242.323 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=0
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 251.239 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.96 MHz
Command     autosyn done; 1.59 sec.
Command   csynth_design done; 5.85 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.38 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.85 seconds; current allocated memory: 251.362 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.73 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 27.57 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 34.54 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 34.16 seconds. CPU system time: 1.83 seconds. Elapsed time: 34.54 seconds; current allocated memory: 254.467 MB.
Command ap_source done; 43.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 17:54:27 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.36 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.56 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.83 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.198 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:30:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:30:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.728 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.6 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.6 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.91 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.91 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.82 seconds; current allocated memory: 227.026 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.027 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.600 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_2' (sobel.cpp:40) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_3' (sobel.cpp:40) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_4' (sobel.cpp:40) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_54_5' (sobel.cpp:40) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:33) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.202 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (sobel.cpp:40:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:49:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:51:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 250.533 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.25 sec.
Command     elaborate done; 4.29 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model sobel_kernel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel_kernel sobel
INFO-FLOW: Configuring Module : sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       apply_spec_resource_limit sobel_kernel 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel_kernel sobel
INFO-FLOW: Preprocessing Module: sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       cdfg_preprocess -model sobel_kernel 
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_kernel 
Execute       schedule -model sobel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobel_kernel'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'sobel_kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 250.895 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_kernel.
Execute       set_default_model sobel_kernel 
Execute       bind -model sobel_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 251.184 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.bind.adb -f 
INFO-FLOW: Finish binding sobel_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 251.496 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 251.917 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel_kernel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_kernel -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 252.291 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel_sobel_kernel 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel_sobel_kernel 
Execute       syn_report -csynth -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sobel_kernel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.adb 
Execute       gen_tb_info sobel_kernel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 253.845 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel_kernel sobel
INFO-FLOW: Handling components in module [sobel_kernel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel_kernel
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_kernel sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_kernel
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 262.091 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 220.02 MHz
Command     autosyn done; 1.79 sec.
Command   csynth_design done; 6.08 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.62 seconds. CPU system time: 0.47 seconds. Elapsed time: 6.08 seconds; current allocated memory: 262.309 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.8 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.7 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.7 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.4 seconds. CPU system time: 1.71 seconds. Elapsed time: 33.7 seconds; current allocated memory: 265.506 MB.
Command ap_source done; 42.47 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 17:55:47 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 223.993 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top sobel_kernel -name=sobel_kernel 
INFO-FLOW: Setting directive 'TOP' name=sobel_kernel 
INFO-FLOW: Setting directive 'TOP' name=sobel_kernel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel_kernel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:30:68
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:30:78
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.33 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.35 seconds; current allocated memory: 225.042 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.48 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.48 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel_kernel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel_kernel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.9 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.9 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel_kernel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel_kernel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.57 seconds; current allocated memory: 226.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.095 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.101 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-62] sobel.cpp:12: warning: out of bound array access on variable 'window'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 226.492 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 246.632 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 238.606 MB.
INFO-FLOW: Finish building internal data model.
Command     elaborate done; 4.02 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel_kernel' ...
Execute       ap_set_top_model sobel_kernel 
Execute       get_model_list sobel_kernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel_kernel 
Execute       get_model_list sobel_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel_kernel
INFO-FLOW: Configuring Module : sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       apply_spec_resource_limit sobel_kernel 
INFO-FLOW: Model list for preprocess: sobel_kernel
INFO-FLOW: Preprocessing Module: sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       cdfg_preprocess -model sobel_kernel 
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Model list for synthesis: sobel_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_kernel 
Execute       schedule -model sobel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobel_kernel'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('window_load_2', sobel.cpp:12) on array 'window' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'window'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, function 'sobel_kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 239.029 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_kernel.
Execute       set_default_model sobel_kernel 
Execute       bind -model sobel_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 239.345 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.bind.adb -f 
INFO-FLOW: Finish binding sobel_kernel.
Execute       get_model_list sobel_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Model list for RTL generation: sobel_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_kernel -top_prefix  -sub_prefix sobel_kernel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_kernel/window' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 239.935 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_kernel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel_kernel 
Execute       gen_rtl sobel_kernel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel_kernel 
Execute       syn_report -csynth -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sobel_kernel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.adb 
Execute       gen_tb_info sobel_kernel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.constraint.tcl 
Execute       syn_report -designview -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.design.xml 
Execute       syn_report -csynthDesign -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel_kernel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel_kernel 
INFO-FLOW: Model list for RTL component generation: sobel_kernel
INFO-FLOW: Handling components in module [sobel_kernel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: Append model sobel_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_kernel
INFO-FLOW: To file: write model sobel_kernel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel_kernel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel_kernel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.constraint.tcl 
Execute       sc_get_clocks sobel_kernel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 247.249 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_kernel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel_kernel -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 268.67 MHz
Command     autosyn done; 1.13 sec.
Command   csynth_design done; 5.15 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.85 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.15 seconds; current allocated memory: 247.392 MB.
Command ap_source done; 6.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 17:56:38 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.33 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.53 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.65 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.86 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.89 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.86 seconds; current allocated memory: 224.026 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.200 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:30:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:30:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.745 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.63 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.63 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.81 seconds; current allocated memory: 226.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.981 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.364 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.590 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_2' (sobel.cpp:40) in function 'sobel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sobel_kernel' (sobel.cpp:3).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_3' (sobel.cpp:40) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_4' (sobel.cpp:40) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_54_5' (sobel.cpp:40) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (sobel.cpp:15) in function 'sobel_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_16_2' (sobel.cpp:10) in function 'sobel_kernel' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_kernel'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_kernel'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_kernel'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'y_kernel'  in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:33) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'sobel_kernel' (sobel.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 248.191 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (sobel.cpp:40:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:49:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:51:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.562 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.27 sec.
Command     elaborate done; 4.29 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model sobel_kernel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel_kernel sobel
INFO-FLOW: Configuring Module : sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       apply_spec_resource_limit sobel_kernel 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel_kernel sobel
INFO-FLOW: Preprocessing Module: sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       cdfg_preprocess -model sobel_kernel 
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_kernel 
Execute       schedule -model sobel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobel_kernel'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'sobel_kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.931 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_kernel.
Execute       set_default_model sobel_kernel 
Execute       bind -model sobel_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 251.211 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.bind.adb -f 
INFO-FLOW: Finish binding sobel_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 251.523 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 251.944 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel_kernel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_kernel -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 252.329 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel_sobel_kernel 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel_sobel_kernel 
Execute       syn_report -csynth -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sobel_kernel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.adb 
Execute       gen_tb_info sobel_kernel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 253.905 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel_kernel sobel
INFO-FLOW: Handling components in module [sobel_kernel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel_kernel
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_kernel sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_kernel
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 262.257 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 166.25 MHz
Command     autosyn done; 1.75 sec.
Command   csynth_design done; 6.05 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.61 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.05 seconds; current allocated memory: 262.444 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.37 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.79 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 27.77 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 34.77 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 34.55 seconds. CPU system time: 1.65 seconds. Elapsed time: 34.77 seconds; current allocated memory: 265.626 MB.
Command ap_source done; 43.5 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 17:58:04 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 223.993 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top sobel_kernel -name=sobel_kernel 
INFO-FLOW: Setting directive 'TOP' name=sobel_kernel 
INFO-FLOW: Setting directive 'TOP' name=sobel_kernel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel_kernel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:30:68
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:30:78
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.34 seconds; current allocated memory: 225.042 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.46 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.46 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel_kernel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel_kernel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel_kernel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel_kernel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.54 seconds; current allocated memory: 226.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.095 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.101 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-62] sobel.cpp:12: warning: out of bound array access on variable 'window'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.492 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 246.633 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 238.606 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.11 sec.
Command     elaborate done; 3.99 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel_kernel' ...
Execute       ap_set_top_model sobel_kernel 
Execute       get_model_list sobel_kernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel_kernel 
Execute       get_model_list sobel_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel_kernel
INFO-FLOW: Configuring Module : sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       apply_spec_resource_limit sobel_kernel 
INFO-FLOW: Model list for preprocess: sobel_kernel
INFO-FLOW: Preprocessing Module: sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       cdfg_preprocess -model sobel_kernel 
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Model list for synthesis: sobel_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_kernel 
Execute       schedule -model sobel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobel_kernel'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('window_load_2', sobel.cpp:12) on array 'window' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'window'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, function 'sobel_kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 239.028 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_kernel.
Execute       set_default_model sobel_kernel 
Execute       bind -model sobel_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 239.345 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.bind.adb -f 
INFO-FLOW: Finish binding sobel_kernel.
Execute       get_model_list sobel_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Model list for RTL generation: sobel_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_kernel -top_prefix  -sub_prefix sobel_kernel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_kernel/window' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 239.935 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_kernel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel_kernel 
Execute       gen_rtl sobel_kernel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel_kernel 
Execute       syn_report -csynth -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sobel_kernel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.adb 
Execute       gen_tb_info sobel_kernel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.constraint.tcl 
Execute       syn_report -designview -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.design.xml 
Execute       syn_report -csynthDesign -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel_kernel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel_kernel 
INFO-FLOW: Model list for RTL component generation: sobel_kernel
INFO-FLOW: Handling components in module [sobel_kernel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: Append model sobel_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_kernel
INFO-FLOW: To file: write model sobel_kernel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel_kernel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel_kernel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.constraint.tcl 
Execute       sc_get_clocks sobel_kernel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 247.249 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_kernel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel_kernel -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 268.67 MHz
Command     autosyn done; 1.16 sec.
Command   csynth_design done; 5.16 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.82 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.16 seconds; current allocated memory: 247.392 MB.
Command ap_source done; 6.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 17:59:04 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.68 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.57 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.86 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.86 seconds; current allocated memory: 224.026 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.200 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:30:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:30:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.730 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.49 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.49 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.67 seconds; current allocated memory: 227.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.028 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.353 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.601 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_2' (sobel.cpp:40) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_3' (sobel.cpp:40) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_4' (sobel.cpp:40) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_54_5' (sobel.cpp:40) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:33) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.203 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (sobel.cpp:40:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:49:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:51:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.534 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.24 sec.
Command     elaborate done; 4.12 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model sobel_kernel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel_kernel sobel
INFO-FLOW: Configuring Module : sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       apply_spec_resource_limit sobel_kernel 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel_kernel sobel
INFO-FLOW: Preprocessing Module: sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       cdfg_preprocess -model sobel_kernel 
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_kernel 
Execute       schedule -model sobel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobel_kernel'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'sobel_kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.897 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_kernel.
Execute       set_default_model sobel_kernel 
Execute       bind -model sobel_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 251.185 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.bind.adb -f 
INFO-FLOW: Finish binding sobel_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 251.497 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 251.918 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel_kernel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_kernel -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 252.292 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel_sobel_kernel 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel_sobel_kernel 
Execute       syn_report -csynth -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sobel_kernel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.adb 
Execute       gen_tb_info sobel_kernel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 253.846 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel_kernel sobel
INFO-FLOW: Handling components in module [sobel_kernel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel_kernel
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_kernel sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_kernel
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 262.108 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 220.02 MHz
Command     autosyn done; 1.72 sec.
Command   csynth_design done; 5.84 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.37 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.84 seconds; current allocated memory: 262.325 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.77 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.62 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.59 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.39 seconds. CPU system time: 1.6 seconds. Elapsed time: 33.59 seconds; current allocated memory: 265.492 MB.
Command ap_source done; 42.14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:01:36 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.41 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.61 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.76 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.57 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.86 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.86 seconds; current allocated memory: 240.020 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 240.193 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:32:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:32:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.25 seconds; current allocated memory: 241.723 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.5 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.5 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.91 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.91 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.74 seconds; current allocated memory: 243.021 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 243.022 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 244.348 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.599 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_2' (sobel.cpp:42) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_3' (sobel.cpp:42) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_4' (sobel.cpp:42) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_56_5' (sobel.cpp:42) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:35) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:35) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 264.201 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (sobel.cpp:42:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:51:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:53:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 266.494 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.25 sec.
Command     elaborate done; 4.24 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model sobel_kernel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel_kernel sobel
INFO-FLOW: Configuring Module : sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       apply_spec_resource_limit sobel_kernel 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel_kernel sobel
INFO-FLOW: Preprocessing Module: sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       cdfg_preprocess -model sobel_kernel 
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_kernel 
Execute       schedule -model sobel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobel_kernel'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'sobel_kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 266.847 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_kernel.
Execute       set_default_model sobel_kernel 
Execute       bind -model sobel_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 267.124 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.bind.adb -f 
INFO-FLOW: Finish binding sobel_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 267.437 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 267.858 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel_kernel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_kernel -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 268.213 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel_sobel_kernel 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel_sobel_kernel 
Execute       syn_report -csynth -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sobel_kernel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.adb 
Execute       gen_tb_info sobel_kernel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 269.682 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel_kernel sobel
INFO-FLOW: Handling components in module [sobel_kernel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel_kernel
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_kernel sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_kernel
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 277.973 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 220.02 MHz
Command     autosyn done; 1.71 sec.
Command   csynth_design done; 5.95 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.47 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.95 seconds; current allocated memory: 278.161 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.88 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.64 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.76 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.41 seconds. CPU system time: 1.79 seconds. Elapsed time: 33.76 seconds; current allocated memory: 281.343 MB.
Command ap_source done; 42.51 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:02:38 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.34 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.66 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.82 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:32:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:32:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.729 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.48 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.48 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.87 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.87 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.65 seconds; current allocated memory: 227.026 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.027 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.354 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.604 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_2' (sobel.cpp:42) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_3' (sobel.cpp:42) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_4' (sobel.cpp:42) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_56_5' (sobel.cpp:42) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:35) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:35) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.206 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (sobel.cpp:42:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:51:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:53:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.529 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.24 sec.
Command     elaborate done; 4.1 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model sobel_kernel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel_kernel sobel
INFO-FLOW: Configuring Module : sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       apply_spec_resource_limit sobel_kernel 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel_kernel sobel
INFO-FLOW: Preprocessing Module: sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       cdfg_preprocess -model sobel_kernel 
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_kernel 
Execute       schedule -model sobel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobel_kernel'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'sobel_kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.885 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_kernel.
Execute       set_default_model sobel_kernel 
Execute       bind -model sobel_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 251.165 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.bind.adb -f 
INFO-FLOW: Finish binding sobel_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 251.477 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 251.899 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel_kernel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_kernel -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 252.259 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel_sobel_kernel 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel_sobel_kernel 
Execute       syn_report -csynth -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sobel_kernel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.adb 
Execute       gen_tb_info sobel_kernel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 253.730 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel_kernel sobel
INFO-FLOW: Handling components in module [sobel_kernel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel_kernel
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_kernel sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_kernel
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 262.035 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 191.20 MHz
Command     autosyn done; 1.69 sec.
Command   csynth_design done; 5.79 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.39 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.79 seconds; current allocated memory: 262.193 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.37 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.7 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.79 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.66 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.32 seconds. CPU system time: 1.75 seconds. Elapsed time: 33.66 seconds; current allocated memory: 265.420 MB.
Command ap_source done; 42.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:08:30 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.36 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.56 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.83 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:32:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:32:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.697 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.6 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.6 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.9 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.91 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.8 seconds; current allocated memory: 227.011 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.012 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.337 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.585 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_2' (sobel.cpp:42) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_3' (sobel.cpp:42) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_4' (sobel.cpp:42) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_56_5' (sobel.cpp:42) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:35) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:35) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.186 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (sobel.cpp:42:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:51:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:53:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.478 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.24 sec.
Command     elaborate done; 4.29 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model sobel_kernel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel_kernel sobel
INFO-FLOW: Configuring Module : sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       apply_spec_resource_limit sobel_kernel 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel_kernel sobel
INFO-FLOW: Preprocessing Module: sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       cdfg_preprocess -model sobel_kernel 
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_kernel 
Execute       schedule -model sobel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobel_kernel'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'sobel_kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.847 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_kernel.
Execute       set_default_model sobel_kernel 
Execute       bind -model sobel_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 251.108 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.bind.adb -f 
INFO-FLOW: Finish binding sobel_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 251.421 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 251.842 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel_kernel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_kernel -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 252.197 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel_sobel_kernel 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel_sobel_kernel 
Execute       syn_report -csynth -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sobel_kernel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.adb 
Execute       gen_tb_info sobel_kernel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 253.682 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel_kernel sobel
INFO-FLOW: Handling components in module [sobel_kernel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel_kernel
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_kernel sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_kernel
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 261.988 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 220.02 MHz
Command     autosyn done; 1.74 sec.
Command   csynth_design done; 6.03 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.57 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.03 seconds; current allocated memory: 262.177 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.73 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.09 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.05 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.74 seconds. CPU system time: 1.72 seconds. Elapsed time: 33.05 seconds; current allocated memory: 265.343 MB.
Command ap_source done; 41.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:11:25 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.41 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.6 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.73 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.57 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.94 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.09 seconds. CPU system time: 0.38 seconds. Elapsed time: 0.94 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:34:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:34:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.697 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.51 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.51 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.92 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.92 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.74 seconds; current allocated memory: 227.011 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.012 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.593 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_2' (sobel.cpp:44) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_52_3' (sobel.cpp:44) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_4' (sobel.cpp:44) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_5' (sobel.cpp:44) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:37) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:37) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:37) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:37) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.201 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_1' (sobel.cpp:44:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:53:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:55:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 250.486 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.25 sec.
Command     elaborate done; 4.23 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model sobel_kernel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel_kernel sobel
INFO-FLOW: Configuring Module : sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       apply_spec_resource_limit sobel_kernel 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel_kernel sobel
INFO-FLOW: Preprocessing Module: sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       cdfg_preprocess -model sobel_kernel 
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_kernel 
Execute       schedule -model sobel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobel_kernel'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'sobel_kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.852 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_kernel.
Execute       set_default_model sobel_kernel 
Execute       bind -model sobel_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 251.111 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.bind.adb -f 
INFO-FLOW: Finish binding sobel_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 251.424 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 251.845 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel_kernel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_kernel -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 252.193 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel_sobel_kernel 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel_sobel_kernel 
Execute       syn_report -csynth -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sobel_kernel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.adb 
Execute       gen_tb_info sobel_kernel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 253.646 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel_kernel sobel
INFO-FLOW: Handling components in module [sobel_kernel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel_kernel
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_kernel sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_kernel
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 261.950 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 191.20 MHz
Command     autosyn done; 1.69 sec.
Command   csynth_design done; 5.92 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.47 seconds. CPU system time: 0.44 seconds. Elapsed time: 5.92 seconds; current allocated memory: 262.138 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.81 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.61 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.61 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.32 seconds. CPU system time: 1.71 seconds. Elapsed time: 33.61 seconds; current allocated memory: 265.336 MB.
Command ap_source done; 42.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:13:11 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.84 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.84 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.84 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.729 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.5 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.5 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.9 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.9 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.71 seconds; current allocated memory: 227.026 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.027 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.356 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.609 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_48_2' (sobel.cpp:45) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_3' (sobel.cpp:45) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_4' (sobel.cpp:45) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_5' (sobel.cpp:45) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:38) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.216 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (sobel.cpp:45:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:54:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:56:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.497 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.24 sec.
Command     elaborate done; 4.18 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model sobel_kernel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel_kernel sobel
INFO-FLOW: Configuring Module : sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       apply_spec_resource_limit sobel_kernel 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel_kernel sobel
INFO-FLOW: Preprocessing Module: sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       cdfg_preprocess -model sobel_kernel 
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_kernel 
Execute       schedule -model sobel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobel_kernel'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'sobel_kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.842 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_kernel.
Execute       set_default_model sobel_kernel 
Execute       bind -model sobel_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 251.110 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.bind.adb -f 
INFO-FLOW: Finish binding sobel_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 251.422 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 251.843 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel_kernel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_kernel -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 252.182 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel_sobel_kernel 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel_sobel_kernel 
Execute       syn_report -csynth -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sobel_kernel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.adb 
Execute       gen_tb_info sobel_kernel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 253.614 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel_kernel sobel
INFO-FLOW: Handling components in module [sobel_kernel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel_kernel
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_kernel sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_kernel
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 261.920 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 191.20 MHz
Command     autosyn done; 1.68 sec.
Command   csynth_design done; 5.86 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.43 seconds. CPU system time: 0.42 seconds. Elapsed time: 5.86 seconds; current allocated memory: 262.108 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.89 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.18 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.29 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.02 seconds. CPU system time: 1.7 seconds. Elapsed time: 33.29 seconds; current allocated memory: 265.304 MB.
Command ap_source done; 41.83 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:14:16 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.36 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.84 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.84 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.729 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.58 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.58 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.94 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.94 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.83 seconds; current allocated memory: 227.026 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.027 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.353 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.601 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_48_2' (sobel.cpp:45) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_3' (sobel.cpp:45) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_4' (sobel.cpp:45) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_5' (sobel.cpp:45) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:38) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.202 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (sobel.cpp:45:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:54:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:56:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 250.496 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.25 sec.
Command     elaborate done; 4.3 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model sobel_kernel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel_kernel sobel
INFO-FLOW: Configuring Module : sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       apply_spec_resource_limit sobel_kernel 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel_kernel sobel
INFO-FLOW: Preprocessing Module: sobel_kernel ...
Execute       set_default_model sobel_kernel 
Execute       cdfg_preprocess -model sobel_kernel 
Execute       rtl_gen_preprocess sobel_kernel 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_kernel 
Execute       schedule -model sobel_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobel_kernel'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'sobel_kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.848 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_kernel.
Execute       set_default_model sobel_kernel 
Execute       bind -model sobel_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 251.125 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.bind.adb -f 
INFO-FLOW: Finish binding sobel_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 251.438 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 251.859 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel_kernel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel_kernel sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_kernel -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 252.214 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel_sobel_kernel 
Execute       gen_rtl sobel_kernel -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel_sobel_kernel 
Execute       syn_report -csynth -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel_kernel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sobel_kernel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.adb 
Execute       gen_tb_info sobel_kernel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 253.683 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel_kernel sobel
INFO-FLOW: Handling components in module [sobel_kernel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel_kernel
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_kernel sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_kernel
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_kernel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 261.974 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 220.02 MHz
Command     autosyn done; 1.73 sec.
Command   csynth_design done; 6.04 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.56 seconds. CPU system time: 0.48 seconds. Elapsed time: 6.04 seconds; current allocated memory: 262.162 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.42 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.78 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.06 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.08 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.66 seconds. CPU system time: 1.84 seconds. Elapsed time: 33.08 seconds; current allocated memory: 265.344 MB.
Command ap_source done; 41.82 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:17:58 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.36 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.56 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.84 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.83 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.729 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.57 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.57 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.77 seconds; current allocated memory: 227.011 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.012 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.571 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:40) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 248.172 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:58:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 240.878 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.21 sec.
Command     elaborate done; 4.2 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.499 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 242.085 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 242.967 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 251.822 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 224.97 MHz
Command     autosyn done; 1.58 sec.
Command   csynth_design done; 5.78 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.3 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.78 seconds; current allocated memory: 251.945 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.37 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.75 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.11 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.03 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.81 seconds. CPU system time: 1.66 seconds. Elapsed time: 33.03 seconds; current allocated memory: 255.091 MB.
Command ap_source done; 41.5 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:19:13 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.36 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.84 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.84 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.84 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.697 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.64 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.64 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.92 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.92 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_50_2' (sobel.cpp:50:20) in function 'sobel' partially with a factor of 2 (sobel.cpp:50:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.01 seconds; current allocated memory: 227.281 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.282 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.808 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.935 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_56_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:40) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 248.711 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:57:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:59:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.832 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.28 sec.
Command     elaborate done; 4.52 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('buffer_1_addr_write_ln57', sobel.cpp:57) of variable 'window[1][2]', sobel.cpp:57 on array 'buffer[1]', sobel.cpp:44 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 242.604 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 243.413 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 244.641 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 254.860 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 220.02 MHz
Command     autosyn done; 2.11 sec.
Command   csynth_design done; 6.63 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.2 seconds. CPU system time: 0.44 seconds. Elapsed time: 6.63 seconds; current allocated memory: 255.058 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.86 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 33.25 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 40.32 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 40 seconds. CPU system time: 1.72 seconds. Elapsed time: 40.32 seconds; current allocated memory: 258.011 MB.
Command ap_source done; 49.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:22:58 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.66 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.82 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.729 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.49 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.49 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.87 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.87 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.68 seconds; current allocated memory: 227.011 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.012 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.570 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:40) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.177 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:58:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 240.879 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.22 sec.
Command     elaborate done; 4.13 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.500 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 242.084 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 242.964 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 251.819 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 224.97 MHz
Command     autosyn done; 1.6 sec.
Command   csynth_design done; 5.74 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.27 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.74 seconds; current allocated memory: 251.942 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.37 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.73 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.73 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 32.66 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.28 seconds. CPU system time: 1.78 seconds. Elapsed time: 32.66 seconds; current allocated memory: 255.104 MB.
Command ap_source done; 41.06 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:23:50 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.37 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.57 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.69 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.85 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.87 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.85 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.729 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.48 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.48 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.86 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.87 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.64 seconds; current allocated memory: 227.011 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.012 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.571 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:40) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 248.172 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:58:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 240.878 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.21 sec.
Command     elaborate done; 4.08 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.499 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 242.084 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 242.966 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 251.821 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 224.97 MHz
Command     autosyn done; 1.58 sec.
Command   csynth_design done; 5.66 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.26 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.66 seconds; current allocated memory: 251.944 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.37 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.84 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.57 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.62 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.31 seconds. CPU system time: 1.71 seconds. Elapsed time: 33.62 seconds; current allocated memory: 255.090 MB.
Command ap_source done; 42 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:30:58 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.82 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.82 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.2 seconds; current allocated memory: 225.697 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.48 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.48 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (sobel.cpp:60:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:60:21)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.69 seconds; current allocated memory: 227.097 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.098 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.664 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:40) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.271 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:58:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 240.977 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.22 sec.
Command     elaborate done; 4.11 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 241.536 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 242.121 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 242.972 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 251.821 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 224.97 MHz
Command     autosyn done; 1.57 sec.
Command   csynth_design done; 5.69 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.29 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.69 seconds; current allocated memory: 251.945 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.84 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.72 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 32.78 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.52 seconds. CPU system time: 1.67 seconds. Elapsed time: 32.78 seconds; current allocated memory: 255.092 MB.
Command ap_source done; 41.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 18:32:04 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.65 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.82 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.82 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.729 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.6 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.6 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.89 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.89 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.8 seconds; current allocated memory: 227.011 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.012 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.571 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sobel' (sobel.cpp:35).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_50_1' (sobel.cpp:48) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_51_2' (sobel.cpp:48) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_51_2' (sobel.cpp:48) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_1' (sobel.cpp:48) in function 'sobel' completely with a factor of 720.
ERROR: [HLS 200-1471] Stop unrolling loop 'VITIS_LOOP_50_1' (sobel.cpp:48) in function 'sobel' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.\

Command         transform done; error code: 1; 
INFO-FLOW: Error in Presyn 1: transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename   -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify  -resource-proc  -clib-intrinsic-prepare -dce  -func-buffer -dce -pag -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce  -deadargelim -dce -instcombine  -ptrArgReplace -mem2reg -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -function-uniquify -directive-preproc -mem2reg -dse -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -cfgopt -instcombine  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -clean-region  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce  -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse  -duplicate-dataflow-processes -globaldce -instcombine  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -dce -global-constprop -deadargelim -mem2reg  -simplifycfg -dce   -merge-param -deadargelim   -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-internalize -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -dce -norm-name  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge  -function-inline -complex-op-raise -inst-simplify -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -check-dataflow-syntax  -legalize-stream-variable -legalize-global  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc  -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete -norm-name  /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f:
command 'transform' returned error code
ERROR: [HLS 200-70] Pre-synthesis failed.
Command       opt_and_import_c done; error code: 2; 
Command     elaborate done; error code: 2; 4.12 sec.
Command   csynth_design done; error code: 2; 4.13 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.72 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.13 seconds; current allocated memory: 229.984 MB.
Command ap_source done; error code: 1; 6.78 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 19:25:19 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id WARNING @200-1504@%s vivado 
WARNING: [HLS 200-1504] Ignoring flow_target 'vivado' from previously saved solution
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     get_config_interface -m_axi_offset 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_offset=slave 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.81 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.81 seconds; current allocated memory: 224.163 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.322 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.2 seconds; current allocated memory: 225.823 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.45 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.45 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml -> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.62 seconds; current allocated memory: 227.165 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.165 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.562 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 227.762 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:40) in dimension 1 completely.
Command         transform done; 0.11 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 248.413 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:58:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.358 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.33 sec.
Command     elaborate done; 4.16 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' (sobel.cpp:53) within the first cycle (II = 1).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' (sobel.cpp:78) within the last cycle (II = 1).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 142, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 242.358 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 243.806 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dst', 'rows', 'cols' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'sobel' is 7634 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_12ns_13s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 247.587 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mac_muladd_10ns_12ns_13s_20_4_1.
INFO-FLOW: Append model sobel_mac_muladd_10ns_12ns_13s_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Found component sobel_control_s_axi.
INFO-FLOW: Append model sobel_control_s_axi
INFO-FLOW: Found component sobel_gmem_m_axi.
INFO-FLOW: Append model sobel_gmem_m_axi
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mac_muladd_10ns_12ns_13s_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_control_s_axi sobel_gmem_m_axi sobel
INFO-FLOW: To file: write model sobel_mac_muladd_10ns_12ns_13s_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_control_s_axi
INFO-FLOW: To file: write model sobel_gmem_m_axi
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml srclang=c top=sobel
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name sobel vlnv xilinx.com:hls:sobel:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml srclang=c top=sobel
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name sobel vlnv xilinx.com:hls:sobel:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=0
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.7 seconds; current allocated memory: 258.923 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 2.95 sec.
Command   csynth_design done; 7.11 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.68 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.11 seconds; current allocated memory: 259.365 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.37 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'src' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'dst' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.7 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 206.6 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 214.65 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 214.46 seconds. CPU system time: 1.85 seconds. Elapsed time: 214.65 seconds; current allocated memory: 263.403 MB.
Command ap_source done; 224.42 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 21:28:04 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.39 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.59 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id WARNING @200-1504@%s vitis 
WARNING: [HLS 200-1504] Ignoring flow_target 'vitis' from previously saved solution
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_interface -m_axi_offset 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_offset=off 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_offset=off
Execute     config_interface -m_axi_offset=off 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute     config_rtl -register_reset_num=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=slave 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.71 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.79 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.75 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.79 seconds; current allocated memory: 224.274 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.449 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.932 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.6 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.6 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.92 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.92 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: generated raw kernel.xml: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.83 seconds; current allocated memory: 227.329 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.330 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.692 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.888 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:40) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 248.490 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:58:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 241.196 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.21 sec.
Command     elaborate done; 4.27 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.816 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 242.387 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 243.242 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 252.252 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 224.97 MHz
Command     autosyn done; 1.59 sec.
Command   csynth_design done; 5.86 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.4 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.86 seconds; current allocated memory: 252.404 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.84 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.91 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 32.98 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.65 seconds. CPU system time: 1.75 seconds. Elapsed time: 32.98 seconds; current allocated memory: 255.534 MB.
Command ap_source done; 41.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 21:59:32 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.34 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.53 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id WARNING @200-1504@%s vivado 
WARNING: [HLS 200-1504] Ignoring flow_target 'vivado' from previously saved solution
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=slave 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.65 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.8 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.78 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.8 seconds; current allocated memory: 224.226 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.356 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.2 seconds; current allocated memory: 225.824 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.47 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.47 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.86 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.86 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml -> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.64 seconds; current allocated memory: 227.212 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.213 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.610 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 227.810 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:40) in dimension 1 completely.
Command         transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 248.461 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:58:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.406 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.32 sec.
Command     elaborate done; 4.16 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' (sobel.cpp:53) within the first cycle (II = 1).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' (sobel.cpp:78) within the last cycle (II = 1).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 142, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 242.436 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 243.855 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dst', 'rows', 'cols' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'sobel' is 7634 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_12ns_13s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 247.666 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.11 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mac_muladd_10ns_12ns_13s_20_4_1.
INFO-FLOW: Append model sobel_mac_muladd_10ns_12ns_13s_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Found component sobel_control_s_axi.
INFO-FLOW: Append model sobel_control_s_axi
INFO-FLOW: Found component sobel_gmem_m_axi.
INFO-FLOW: Append model sobel_gmem_m_axi
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mac_muladd_10ns_12ns_13s_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_control_s_axi sobel_gmem_m_axi sobel
INFO-FLOW: To file: write model sobel_mac_muladd_10ns_12ns_13s_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_control_s_axi
INFO-FLOW: To file: write model sobel_gmem_m_axi
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml srclang=c top=sobel
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name sobel vlnv xilinx.com:hls:sobel:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml srclang=c top=sobel
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name sobel vlnv xilinx.com:hls:sobel:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=0
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 258.941 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 2.94 sec.
Command   csynth_design done; 7.1 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.62 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.1 seconds; current allocated memory: 259.384 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.37 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'src' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'dst' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.75 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 209.39 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 217.62 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 217.57 seconds. CPU system time: 1.74 seconds. Elapsed time: 217.62 seconds; current allocated memory: 263.421 MB.
Command ap_source done; 227.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 22:24:52 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.33 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.53 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=slave 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.64 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.82 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.82 seconds; current allocated memory: 224.195 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.357 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.856 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.46 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.46 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.86 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.86 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml -> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.6 seconds; current allocated memory: 227.183 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.184 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.591 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 227.779 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:40) in dimension 1 completely.
Command         transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 248.434 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:58:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.403 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.32 sec.
Command     elaborate done; 4.13 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' (sobel.cpp:53) within the first cycle (II = 1).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' (sobel.cpp:78) within the last cycle (II = 1).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 142, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 242.425 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.32 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 243.958 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dst', 'rows', 'cols' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'sobel' is 7634 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_12ns_13s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 247.816 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.11 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mac_muladd_10ns_12ns_13s_20_4_1.
INFO-FLOW: Append model sobel_mac_muladd_10ns_12ns_13s_20_4_1
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Found component sobel_control_s_axi.
INFO-FLOW: Append model sobel_control_s_axi
INFO-FLOW: Found component sobel_gmem_m_axi.
INFO-FLOW: Append model sobel_gmem_m_axi
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mac_muladd_10ns_12ns_13s_20_4_1 sobel_buffer_1 sobel_buffer_2 sobel_control_s_axi sobel_gmem_m_axi sobel
INFO-FLOW: To file: write model sobel_mac_muladd_10ns_12ns_13s_20_4_1
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_control_s_axi
INFO-FLOW: To file: write model sobel_gmem_m_axi
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml srclang=c top=sobel
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name sobel vlnv xilinx.com:hls:sobel:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml srclang=c top=sobel
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name sobel vlnv xilinx.com:hls:sobel:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=0
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.71 seconds; current allocated memory: 259.205 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 2.99 sec.
Command   csynth_design done; 7.12 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.64 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.12 seconds; current allocated memory: 259.648 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'src' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'dst' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.73 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 210.4 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 218.54 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 218.44 seconds. CPU system time: 1.79 seconds. Elapsed time: 218.54 seconds; current allocated memory: 263.685 MB.
Command ap_source done; 228.3 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon May 31 22:34:42 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=slave 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.81 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.83 seconds; current allocated memory: 224.231 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.422 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.25 seconds; current allocated memory: 225.860 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.49 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.49 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.89 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.89 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml -> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.68 seconds; current allocated memory: 227.217 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.218 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.670 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.816 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:40) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 248.466 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:58:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.380 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.28 sec.
Command     elaborate done; 4.22 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' (sobel.cpp:53) within the first cycle (II = 1).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' (sobel.cpp:78) within the last cycle (II = 1).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 142, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 242.324 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 243.896 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dst', 'rows', 'cols' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'sobel' is 7698 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 247.695 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Found component sobel_control_s_axi.
INFO-FLOW: Append model sobel_control_s_axi
INFO-FLOW: Found component sobel_gmem_m_axi.
INFO-FLOW: Append model sobel_gmem_m_axi
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_buffer_1 sobel_buffer_2 sobel_control_s_axi sobel_gmem_m_axi sobel
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_control_s_axi
INFO-FLOW: To file: write model sobel_gmem_m_axi
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml srclang=c top=sobel
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name sobel vlnv xilinx.com:hls:sobel:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml srclang=c top=sobel
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name sobel vlnv xilinx.com:hls:sobel:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=0
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 258.894 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 2.9 sec.
Command   csynth_design done; 7.12 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.59 seconds. CPU system time: 0.52 seconds. Elapsed time: 7.12 seconds; current allocated memory: 259.366 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'src' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'dst' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.73 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 212.54 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 220.68 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 220.75 seconds. CPU system time: 1.7 seconds. Elapsed time: 220.68 seconds; current allocated memory: 263.435 MB.
Command ap_source done; 230.48 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1 opened at Mon Jun 07 18:17:43 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.44 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.63 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=slave 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.79 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.84 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.79 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.84 seconds; current allocated memory: 224.231 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.422 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:35:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:35:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.860 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.62 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.62 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.91 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.91 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml -> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.84 seconds; current allocated memory: 227.217 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.218 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.675 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 227.822 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_56_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (sobel.cpp:40) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 248.476 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[1]' (sobel.cpp:57:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer[2]' (sobel.cpp:59:37)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.427 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.3 sec.
Command     elaborate done; 4.36 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region '0' (sobel.cpp:85). Please consider relaxing the latency upper bound of 2.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' (sobel.cpp:54) within the first cycle (II = 1).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' (sobel.cpp:79) within the last cycle (II = 1).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 142, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 242.397 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 243.978 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dst', 'rows', 'cols' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'sobel' is 7698 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 247.778 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_buffer_1.
INFO-FLOW: Append model sobel_buffer_1
INFO-FLOW: Found component sobel_buffer_2.
INFO-FLOW: Append model sobel_buffer_2
INFO-FLOW: Found component sobel_control_s_axi.
INFO-FLOW: Append model sobel_control_s_axi
INFO-FLOW: Found component sobel_gmem_m_axi.
INFO-FLOW: Append model sobel_gmem_m_axi
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_buffer_1 sobel_buffer_2 sobel_control_s_axi sobel_gmem_m_axi sobel
INFO-FLOW: To file: write model sobel_buffer_1
INFO-FLOW: To file: write model sobel_buffer_2
INFO-FLOW: To file: write model sobel_control_s_axi
INFO-FLOW: To file: write model sobel_gmem_m_axi
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml srclang=c top=sobel
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name sobel vlnv xilinx.com:hls:sobel:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute       get_solution -flow_target 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/kernel.internal.xml srclang=c top=sobel
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name sobel vlnv xilinx.com:hls:sobel:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=0
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 259.009 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 2.96 sec.
Command   csynth_design done; 7.32 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.89 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.32 seconds; current allocated memory: 259.451 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'src' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'dst' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.77 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel3/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 211.43 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 219.62 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 219.5 seconds. CPU system time: 1.81 seconds. Elapsed time: 219.62 seconds; current allocated memory: 263.550 MB.
Command ap_source done; 229.75 sec.
Execute cleanup_all 
