*******************************************************************

  Device    [devARAM16X1DQ]

  Author    [clwang]

  Abstract  [RAM16X1DQ USEED A PART OF CLMS]

  Revision History:

********************************************************************************/
gate
device devARAM16X1DQ : device CLMS
{

    parameter
    (
        config bit INITA[31:0]     = 32'h0000_0000,      
        config string FGA_MODE     = "LUT5",              // "LUT5" "ROM" "WMUX" "ARITH"
        config string RAM_LUT_SEL := "RAM",               // "RAM"  "LUT"
        config string GRS_EN       = "FALSE",             // "TRUE" "FALSE"
        config string LRS_EN       = "FALSE",             // "TRUE" "FALSE"
        config string Y0MUX_SEL   := "FG",                // "FFAB" "FG" "CY" 
        config string Q0MUX_SEL    = "Y0"  ,              // "Y0" "SHIFTIN" "M0"        
        config string CEMUX_SEL    = "CE",                // "CE" "CEIN" 
        config string RSMUX_SEL    = "RS",                // "RS" "RSIN"
        config bit    CLK_POS      = 1'b0,                // 1'b0: "CLK"; 1'b1: "CLK_B"  
        config string CLK_SEL      = "SCLK",              // "SCLK" "ACLK"
        config bit    CE_POS       = 1'b0,                // 1'b0: "CE";  1'b1: "CE_B"
        config bit    RS_POS       = 1'b0,                // 1'b0: "RS"   1'b1:  "RS_B"              
        config string SYNC_MODE    = "SYNC",              // "SYNC" "ASYNC"
        config string FF0_SET      = "RESET"              // "RESET" "SET"    
    );
    port
    (   
        // These are the ports of FGA.
        input    A0, A1, A2, A3, AD,
        output   Y0, Q0,


        // These are the ports of RAM.
        // Here are the ports of RAM write adress( WA[3:0] ), and shared with ROM. 
        input    M1, M3, 
        input    M0, M2,

        // Here are the ports of CLMS for controlling.
        input    RS, CE, CLK, ACLK,
     
        // These are the Ports for Global Controlling, such as Global Reset.
        input    RSIN,
        output   RSOUT,

        input    CEIN,
        output   CEOUT

    );

}// end of device devARAM16X1DQ

/*******************************************************************************

  Device    [devARAM16X1DQ]

  Author    [clwang]

  Abstract  [The structure netlist of devARAM16X1DQ is described in the similar fashion 
             as in HDL. In unit instantiation statement, the formal pin may be 
             connected to net which is declared explicitly. 
             
             In Valence, the connection can also be made from formal pin to other 
             pin or port, in which case Valence compiler shall create the net to 
             fulfil the connection. The built-in naming convention is kicked in 
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of devARAM16X1DQ
{
    // Wires for input ports
    wire ntA0, ntA1, ntA2, ntA3, ntAD; 
    wire ntM1, ntM3;
    wire ntM0, ntM2;
    wire ntRS, ntCE, ntCLK, ntACLK;
    wire ntRSIN;
    wire ntCEIN;

    // Wires connecting to output ports
    wire ntY0MUX,ntFF0_Q;
    wire ntRSMUX;
    wire ntCEMUX;

    // Internal wires
    wire ntFGA_Z;
    wire ntQ0MUX;
    wire ntRSPOLMUX, ntCEPOLMUX, ntCLKPOLMUX, ntRAMCLKMUX;
    //
    // Connection to ports
    //
 
    ntA0      <= A0;
    ntA1      <= A1;
    ntA2      <= A2;
    ntA3      <= A3;
    ntAD      <= AD; 

    ntM1      <= M1;
    ntM3      <= M3;
    ntM0      <= M0;
    ntM2      <= M2;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;
    ntACLK    <= ACLK;
    ntRSIN    <= RSIN;
    ntCEIN    <= CEIN;

    Y0        <= ntY0MUX;
    Q0        <= ntFF0_Q;
    RSOUT     <= ntRSMUX;
    CEOUT     <= ntCEMUX;   

    //
    // Instances. FGA section
    //

    device FGS FGA 
        parameter map
        (
            INIT        => INITA,
            MODE        => FGA_MODE,
            RAM_LUT_SEL => RAM_LUT_SEL
        )
        port map 
        (
            A0   => ntA0, A1  => ntA1, A2  => ntA2, A3  => ntA3,
            WD   => ntAD,             
            // SOME PORTS HAVE NOT BEEN FIXED. FIXED ME
            WA0  => ntM0, WA1 => ntM1, WA2 => ntM2, WA3 => ntM3, 
            WCK  => ntRAMCLKMUX,
            WE   => ntRSPOLMUX,
            Z    => ntFGA_Z 
        );

    device Y0MUX Y0MUX
        parameter map
        (
            CFG  => Y0MUX_SEL
        ) 
        port map
        (
            FG  => ntFGA_Z, 
            Z   => ntY0MUX
        );
    
    device Q0MUX Q0MUX
        parameter map
        (
            CFG  => Q0MUX_SEL
        ) 
        port map
        (
            Y0  => ntY0MUX, M0 => ntM0,
            Z   => ntQ0MUX
        );
    
    device FF FF0
        parameter map
        (
            GRS_EN => GRS_EN,
            LRS_EN => LRS_EN,        
            SET  => FF0_SET,
            SYNC => SYNC_MODE
        )
        port map
        (
            D  => ntQ0MUX,
            RS => ntRSMUX, CE => ntCEMUX, CK => ntCLKPOLMUX,
            Q  => ntFF0_Q
        );

    device RSMUX RSMUX
        parameter map
        (
            CFG  => RSMUX_SEL
        )     
        port map
        (
            RS  => ntRSPOLMUX, RSIN => ntRSIN,
            Y   => ntRSMUX
        );

    device CEMUX CEMUX
        parameter map
        (
            CFG  => CEMUX_SEL
        )     
        port map
        (
            CE  => ntCEPOLMUX, CEIN => ntCEIN,
            Y   => ntCEMUX
        );


    device RSPOLMUX RSPOLMUX
        parameter map
        (
            CFG  => RS_POS
        )     
        port map
        (
            RS  => ntRS, RS_B => ntRS,
            Y   => ntRSPOLMUX
        );

    device CEPOLMUX CEPOLMUX
        parameter map
        (
            CFG  => CE_POS
        )     
        port map
        (
            CE  => ntCE, CE_B => ntCE,
            Y   => ntCEPOLMUX
        );

    device CLKPOLMUX CLKPOLMUX
        parameter map
        (
            CFG  => CLK_POS
        )      
        port map
        (
            CLK => ntCLK, CLK_B => ntCLK,
            Y   => ntCLKPOLMUX
        );
    device RAMCLKMUX RAMCLKMUX
        parameter map
        (
            CFG  => CLK_SEL
        )      
        port map
        (
            SCLK => ntCLKPOLMUX, ACLK => ntACLK,
            Z   => ntRAMCLKMUX
        );        

}; // end of structure netlist of devARAM16X1DQ

timing tnl of devARAM16X1DQ
{ 
    wire ntCLK;
    wire ntRS;
    wire ntCE; 
    wire ntRAM;
    
    Y0 <= ntRAM;
    
    operator V_BUF V_CEMUX
        parameter map
        (
            SECTION => (CEMUX_SEL == "CE")? "CE" : "CEIN"
        )
        port map 
        (
            I => (CEMUX_SEL == "CE") ? ((CE_POS == 1'b1) ? ntCE : CE) : CEIN,
            Z => CEOUT
        );      
    
    operator V_BUF V_RSMUX
        parameter map
        (
            SECTION => (RSMUX_SEL == "RS") ? "RS" : "RSIN"
        )
        port map 
        (
             I => (RSMUX_SEL == "RS") ? ((RS_POS == 1'b1) ? ntRS : RS ) : RSIN,
             Z => RSOUT
        );    
           
    if (CLK_POS == 1'b1)
    {
        operator V_INV V_CLKPOLMUX
            parameter map
            (
                SECTION => "CLK_INV_DUMY"
            )
            port map 
            (
                 I => CLK,
                 Z => ntCLK
            );    
    }
     
    if (RS_POS == 1'b1)
    {
        operator V_INV V_RSPOLMUX
            parameter map
            (
                SECTION => "RS_INV_DUMY"
            )
            port map 
            (
                 I => RS,
                 Z => ntRS
            );    
    }
    
    if (CE_POS == 1'b1)
    {
        operator V_INV V_CEPOLMUX
            parameter map
            (
                SECTION => "CE_INV_DUMY"
            )
            port map 
            (
                 I => CE,
                 Z => ntCE
            );    
    } 
        
   operator V_RAM16X1 V_FGA
       parameter map 
       (
           INIT => INITA[15:0],
           SECTION  => "A"
       )
       port map 
       (
          RDO   => ntRAM,       
          WDI   => AD,       
          RADDR => {A3, A2, A1, A0},
          WADDR => {M3, M2, M1, M0},
          WCLK  => (CLK_SEL == "ACLK") ? ACLK : (CLK_POS == 1'b1) ? ntCLK : CLK ,        
          WE    => (RS_POS == 1'b1) ? ntRS : RS      
       ); 

    if ( SYNC_MODE == "SYNC" )
    {
        operator V_FFSYN FF0_FF
            parameter map 
            (
                GRS_EN    => GRS_EN,
                LRS_EN    => LRS_EN,
                SET_RESET => FF0_SET,
                SECTION  => "A"
            )
            port map 
            (
                Q  => Q0,
                D  => ntRAM,
                SR => (LRS_EN == "TRUE") ?(( RSMUX_SEL == "RS") ? (RS_POS == 1'b1 ? ntRS : RS) : RSIN) : 1'b0,
                CK => (CLK_POS == 1'b1) ? ntCLK : CLK,
                CE => ( CEMUX_SEL == "CE") ? ((CE_POS == 1'b1) ? ntCE : CE) : CEIN
            );

    } else if ( SYNC_MODE == "ASYNC" ) {

        operator V_FFASYN FF0_FF
            parameter map 
            (
                GRS_EN    => GRS_EN,
                LRS_EN    => LRS_EN,
                SET_RESET => FF0_SET,
                SECTION  => "A"
            )
            port map 
            (
                Q  => Q0,
                D  => ntRAM,
                SR => (LRS_EN == "TRUE") ?(( RSMUX_SEL == "RS") ? (RS_POS == 1'b1 ? ntRS : RS) : RSIN) : 1'b0,
                CK => (CLK_POS == 1'b1) ? ntCLK : CLK,
                CE => ( CEMUX_SEL == "CE") ? ((CE_POS == 1'b1) ? ntCE : CE) : CEIN
            );

    }   

}



