\hypertarget{group___t_i_m___exported___functions___group8}{}\doxysection{TIM Peripheral Control functions}
\label{group___t_i_m___exported___functions___group8}\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}}


Peripheral Control functions.  


\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga6e22dfc93b7569da087a115348c3182f}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Config\+Channel}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gac14a4959f65f51a54e8ff511242e2131}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Config\+Channel}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga34805dabaf748c6eb823275dad2f19f5}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Config\+Channel}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gaefb1913440053c45a4f9a50a8c05c6be}{HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Config\+Channel}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Output\+Channel, uint32\+\_\+t Input\+Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga0b960485369b4ebb1e5d41e5e9e49770}{HAL\+\_\+\+TIM\+\_\+\+Config\+OCref\+Clear}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} $\ast$s\+Clear\+Input\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga43403d13849f71285ea1da3f3cb1381f}{HAL\+\_\+\+TIM\+\_\+\+Config\+Clock\+Source}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} $\ast$s\+Clock\+Source\+Config)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga7dfab2adafd2f2e315a9531f1150c201}{HAL\+\_\+\+TIM\+\_\+\+Config\+TI1\+Input}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t TI1\+\_\+\+Selection)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga807bb9a9888b0939f6060b06c624df1b}{HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchro}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} $\ast$s\+Slave\+Config)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gaceeb45044aea466d267537e7f35d9e3d}{HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchro\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} $\ast$s\+Slave\+Config)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga8d1a48bb07dcf9030de10b9c6918087c}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga957966339aa258a36b4bae550ad854cb}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Multi\+Write\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length, uint32\+\_\+t Data\+Length)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga8f5649baaf219f2559bbe9e8e2c3658e}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Stop}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga39c612c473747448615e2e3cb2668224}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga741807469bb3349d9a63fb492d277b41}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Multi\+Read\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length, uint32\+\_\+t Data\+Length)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga41cfa290ee87229cba1962e78e2a9d01}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Stop}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gab4a60fe7cbb64a321bdce2ee1b9c8730}{HAL\+\_\+\+TIM\+\_\+\+Generate\+Event}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Event\+Source)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga6528480e73e4e51d5ce8aaca00d64d13}{HAL\+\_\+\+TIM\+\_\+\+Read\+Captured\+Value}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Peripheral Control functions. 



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga43403d13849f71285ea1da3f3cb1381f}\label{group___t_i_m___exported___functions___group8_ga43403d13849f71285ea1da3f3cb1381f}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_ConfigClockSource@{HAL\_TIM\_ConfigClockSource}}
\index{HAL\_TIM\_ConfigClockSource@{HAL\_TIM\_ConfigClockSource}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_ConfigClockSource()}{HAL\_TIM\_ConfigClockSource()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Config\+Clock\+Source (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} $\ast$}]{s\+Clock\+Source\+Config }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga0b960485369b4ebb1e5d41e5e9e49770}\label{group___t_i_m___exported___functions___group8_ga0b960485369b4ebb1e5d41e5e9e49770}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_ConfigOCrefClear@{HAL\_TIM\_ConfigOCrefClear}}
\index{HAL\_TIM\_ConfigOCrefClear@{HAL\_TIM\_ConfigOCrefClear}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_ConfigOCrefClear()}{HAL\_TIM\_ConfigOCrefClear()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Config\+OCref\+Clear (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} $\ast$}]{s\+Clear\+Input\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga7dfab2adafd2f2e315a9531f1150c201}\label{group___t_i_m___exported___functions___group8_ga7dfab2adafd2f2e315a9531f1150c201}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_ConfigTI1Input@{HAL\_TIM\_ConfigTI1Input}}
\index{HAL\_TIM\_ConfigTI1Input@{HAL\_TIM\_ConfigTI1Input}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_ConfigTI1Input()}{HAL\_TIM\_ConfigTI1Input()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Config\+TI1\+Input (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{TI1\+\_\+\+Selection }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga741807469bb3349d9a63fb492d277b41}\label{group___t_i_m___exported___functions___group8_ga741807469bb3349d9a63fb492d277b41}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_MultiReadStart@{HAL\_TIM\_DMABurst\_MultiReadStart}}
\index{HAL\_TIM\_DMABurst\_MultiReadStart@{HAL\_TIM\_DMABurst\_MultiReadStart}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMABurst\_MultiReadStart()}{HAL\_TIM\_DMABurst\_MultiReadStart()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Multi\+Read\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Base\+Address,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src,  }\item[{uint32\+\_\+t $\ast$}]{Burst\+Buffer,  }\item[{uint32\+\_\+t}]{Burst\+Length,  }\item[{uint32\+\_\+t}]{Data\+Length }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga957966339aa258a36b4bae550ad854cb}\label{group___t_i_m___exported___functions___group8_ga957966339aa258a36b4bae550ad854cb}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_MultiWriteStart@{HAL\_TIM\_DMABurst\_MultiWriteStart}}
\index{HAL\_TIM\_DMABurst\_MultiWriteStart@{HAL\_TIM\_DMABurst\_MultiWriteStart}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMABurst\_MultiWriteStart()}{HAL\_TIM\_DMABurst\_MultiWriteStart()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Multi\+Write\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Base\+Address,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src,  }\item[{uint32\+\_\+t $\ast$}]{Burst\+Buffer,  }\item[{uint32\+\_\+t}]{Burst\+Length,  }\item[{uint32\+\_\+t}]{Data\+Length }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga39c612c473747448615e2e3cb2668224}\label{group___t_i_m___exported___functions___group8_ga39c612c473747448615e2e3cb2668224}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_ReadStart@{HAL\_TIM\_DMABurst\_ReadStart}}
\index{HAL\_TIM\_DMABurst\_ReadStart@{HAL\_TIM\_DMABurst\_ReadStart}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMABurst\_ReadStart()}{HAL\_TIM\_DMABurst\_ReadStart()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Base\+Address,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src,  }\item[{uint32\+\_\+t $\ast$}]{Burst\+Buffer,  }\item[{uint32\+\_\+t}]{Burst\+Length }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga41cfa290ee87229cba1962e78e2a9d01}\label{group___t_i_m___exported___functions___group8_ga41cfa290ee87229cba1962e78e2a9d01}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_ReadStop@{HAL\_TIM\_DMABurst\_ReadStop}}
\index{HAL\_TIM\_DMABurst\_ReadStop@{HAL\_TIM\_DMABurst\_ReadStop}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMABurst\_ReadStop()}{HAL\_TIM\_DMABurst\_ReadStop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Stop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga8d1a48bb07dcf9030de10b9c6918087c}\label{group___t_i_m___exported___functions___group8_ga8d1a48bb07dcf9030de10b9c6918087c}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_WriteStart@{HAL\_TIM\_DMABurst\_WriteStart}}
\index{HAL\_TIM\_DMABurst\_WriteStart@{HAL\_TIM\_DMABurst\_WriteStart}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMABurst\_WriteStart()}{HAL\_TIM\_DMABurst\_WriteStart()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Base\+Address,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src,  }\item[{uint32\+\_\+t $\ast$}]{Burst\+Buffer,  }\item[{uint32\+\_\+t}]{Burst\+Length }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga8f5649baaf219f2559bbe9e8e2c3658e}\label{group___t_i_m___exported___functions___group8_ga8f5649baaf219f2559bbe9e8e2c3658e}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_DMABurst\_WriteStop@{HAL\_TIM\_DMABurst\_WriteStop}}
\index{HAL\_TIM\_DMABurst\_WriteStop@{HAL\_TIM\_DMABurst\_WriteStop}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMABurst\_WriteStop()}{HAL\_TIM\_DMABurst\_WriteStop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Stop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_gab4a60fe7cbb64a321bdce2ee1b9c8730}\label{group___t_i_m___exported___functions___group8_gab4a60fe7cbb64a321bdce2ee1b9c8730}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_GenerateEvent@{HAL\_TIM\_GenerateEvent}}
\index{HAL\_TIM\_GenerateEvent@{HAL\_TIM\_GenerateEvent}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_GenerateEvent()}{HAL\_TIM\_GenerateEvent()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Generate\+Event (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Event\+Source }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga34805dabaf748c6eb823275dad2f19f5}\label{group___t_i_m___exported___functions___group8_ga34805dabaf748c6eb823275dad2f19f5}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_IC\_ConfigChannel@{HAL\_TIM\_IC\_ConfigChannel}}
\index{HAL\_TIM\_IC\_ConfigChannel@{HAL\_TIM\_IC\_ConfigChannel}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_ConfigChannel()}{HAL\_TIM\_IC\_ConfigChannel()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga6e22dfc93b7569da087a115348c3182f}\label{group___t_i_m___exported___functions___group8_ga6e22dfc93b7569da087a115348c3182f}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_OC\_ConfigChannel@{HAL\_TIM\_OC\_ConfigChannel}}
\index{HAL\_TIM\_OC\_ConfigChannel@{HAL\_TIM\_OC\_ConfigChannel}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_ConfigChannel()}{HAL\_TIM\_OC\_ConfigChannel()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_gaefb1913440053c45a4f9a50a8c05c6be}\label{group___t_i_m___exported___functions___group8_gaefb1913440053c45a4f9a50a8c05c6be}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_OnePulse\_ConfigChannel@{HAL\_TIM\_OnePulse\_ConfigChannel}}
\index{HAL\_TIM\_OnePulse\_ConfigChannel@{HAL\_TIM\_OnePulse\_ConfigChannel}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OnePulse\_ConfigChannel()}{HAL\_TIM\_OnePulse\_ConfigChannel()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Output\+Channel,  }\item[{uint32\+\_\+t}]{Input\+Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_gac14a4959f65f51a54e8ff511242e2131}\label{group___t_i_m___exported___functions___group8_gac14a4959f65f51a54e8ff511242e2131}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_PWM\_ConfigChannel@{HAL\_TIM\_PWM\_ConfigChannel}}
\index{HAL\_TIM\_PWM\_ConfigChannel@{HAL\_TIM\_PWM\_ConfigChannel}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_ConfigChannel()}{HAL\_TIM\_PWM\_ConfigChannel()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga6528480e73e4e51d5ce8aaca00d64d13}\label{group___t_i_m___exported___functions___group8_ga6528480e73e4e51d5ce8aaca00d64d13}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_ReadCapturedValue@{HAL\_TIM\_ReadCapturedValue}}
\index{HAL\_TIM\_ReadCapturedValue@{HAL\_TIM\_ReadCapturedValue}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_ReadCapturedValue()}{HAL\_TIM\_ReadCapturedValue()}}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+TIM\+\_\+\+Read\+Captured\+Value (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_ga807bb9a9888b0939f6060b06c624df1b}\label{group___t_i_m___exported___functions___group8_ga807bb9a9888b0939f6060b06c624df1b}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_SlaveConfigSynchro@{HAL\_TIM\_SlaveConfigSynchro}}
\index{HAL\_TIM\_SlaveConfigSynchro@{HAL\_TIM\_SlaveConfigSynchro}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_SlaveConfigSynchro()}{HAL\_TIM\_SlaveConfigSynchro()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchro (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} $\ast$}]{s\+Slave\+Config }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___t_i_m___exported___functions___group8_gaceeb45044aea466d267537e7f35d9e3d}\label{group___t_i_m___exported___functions___group8_gaceeb45044aea466d267537e7f35d9e3d}} 
\index{TIM Peripheral Control functions@{TIM Peripheral Control functions}!HAL\_TIM\_SlaveConfigSynchro\_IT@{HAL\_TIM\_SlaveConfigSynchro\_IT}}
\index{HAL\_TIM\_SlaveConfigSynchro\_IT@{HAL\_TIM\_SlaveConfigSynchro\_IT}!TIM Peripheral Control functions@{TIM Peripheral Control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_SlaveConfigSynchro\_IT()}{HAL\_TIM\_SlaveConfigSynchro\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchro\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} $\ast$}]{s\+Slave\+Config }\end{DoxyParamCaption})}

