$date
	Mon Jun 29 01:03:02 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tester $end
$var wire 10 ! iAddresReadNWrite [9:0] $end
$var wire 8 " iAluDataEX [7:0] $end
$var wire 3 # iControlAcum_EX [2:0] $end
$var wire 8 $ iDataWriteValue [7:0] $end
$var wire 2 % iOutMemSelect [1:0] $end
$var wire 3 & oControlAcum_MEM [2:0] $end
$var wire 8 ' oDataToWB [7:0] $end
$scope module test $end
$var wire 3 ( oControlAcum_MEM [2:0] $end
$var wire 8 ) oDataToWB [7:0] $end
$var reg 10 * iAddresReadNWrite [9:0] $end
$var reg 8 + iAluDataEX [7:0] $end
$var reg 3 , iControlAcum_EX [2:0] $end
$var reg 8 - iDataWriteValue [7:0] $end
$var reg 2 . iOutMemSelect [1:0] $end
$upscope $end
$scope module etapaMem $end
$var wire 10 / iAddresReadNWrite [9:0] $end
$var wire 8 0 iAluDataEX [7:0] $end
$var wire 3 1 iControlAcum_EX [2:0] $end
$var wire 8 2 iDataWriteValue [7:0] $end
$var wire 2 3 iOutMemSelect [1:0] $end
$var wire 3 4 oControlAcum_MEM [2:0] $end
$var wire 8 5 oDataRamRead [7:0] $end
$var wire 8 6 oDataToWB [7:0] $end
$scope module DATA_MEM $end
$var wire 8 7 iDataMemIn [7:0] $end
$var wire 10 8 iReadDataAddress [9:0] $end
$var wire 10 9 iWriteDataAddress [9:0] $end
$var wire 1 : iWriteDataEnable $end
$var wire 1 ; memEnable $end
$var reg 8 < oDataMemOut [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx <
1;
1:
b1 9
b1 8
b1100 7
bx 6
bx 5
bx 4
b11 3
b1100 2
bx 1
b1111 0
b1 /
b11 .
b1100 -
bx ,
b1111 +
b1 *
bx )
bx (
bx '
bx &
b11 %
b1100 $
bx #
b1111 "
b1 !
$end
#20000
b1100 '
b1100 )
b1100 6
b1100 <
b1100 5
0:
b0 -
b0 $
b0 2
b0 7
b1 .
b1 %
b1 3
b10100 +
b10100 "
b10100 0
#40000
