{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 10:05:17 2019 " "Info: Processing started: Sat Sep 21 10:05:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game -c game " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "XIHAO.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file XIHAO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XIHAO-BEHAV " "Info: Found design unit 1: XIHAO-BEHAV" {  } { { "XIHAO.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/XIHAO.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 XIHAO " "Info: Found entity 1: XIHAO" {  } { { "XIHAO.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/XIHAO.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file VGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-ONE " "Info: Found design unit 1: VGA-ONE" {  } { { "VGA.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/VGA.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Info: Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/VGA.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game-one " "Info: Found design unit 1: game-one" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 game " "Info: Found entity 1: game" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file over.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 over-SYN " "Info: Found design unit 1: over-SYN" {  } { { "over.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/over.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 over " "Info: Found entity 1: over" {  } { { "over.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/over.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-behavioral " "Info: Found design unit 1: receiver-behavioral" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Info: Found entity 1: receiver" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640480.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga640480-ONE " "Info: Found design unit 1: vga640480-ONE" {  } { { "vga640480.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/vga640480.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 vga640480 " "Info: Found entity 1: vga640480" {  } { { "vga640480.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/vga640480.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mid.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mid-one " "Info: Found design unit 1: mid-one" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mid " "Info: Found entity 1: mid" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timg-SYN " "Info: Found design unit 1: timg-SYN" {  } { { "timg.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/timg.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 timg " "Info: Found entity 1: timg" {  } { { "timg.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/timg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "game " "Info: Elaborating entity \"game\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overaddr game.vhd(113) " "Warning (10541): VHDL Signal Declaration warning at game.vhd(113): used implicit default value for signal \"overaddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 game.vhd(171) " "Warning (10492): VHDL Process Statement warning at game.vhd(171): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g0 game.vhd(172) " "Warning (10492): VHDL Process Statement warning at game.vhd(172): signal \"g0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b0 game.vhd(173) " "Warning (10492): VHDL Process Statement warning at game.vhd(173): signal \"b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs0 game.vhd(174) " "Warning (10492): VHDL Process Statement warning at game.vhd(174): signal \"hs0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vs0 game.vhd(175) " "Warning (10492): VHDL Process Statement warning at game.vhd(175): signal \"vs0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameover game.vhd(177) " "Warning (10492): VHDL Process Statement warning at game.vhd(177): signal \"gameover\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 game.vhd(178) " "Warning (10492): VHDL Process Statement warning at game.vhd(178): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g1 game.vhd(179) " "Warning (10492): VHDL Process Statement warning at game.vhd(179): signal \"g1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b1 game.vhd(180) " "Warning (10492): VHDL Process Statement warning at game.vhd(180): signal \"b1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgbover game.vhd(182) " "Warning (10492): VHDL Process Statement warning at game.vhd(182): signal \"rgbover\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgbover game.vhd(183) " "Warning (10492): VHDL Process Statement warning at game.vhd(183): signal \"rgbover\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgbover game.vhd(184) " "Warning (10492): VHDL Process Statement warning at game.vhd(184): signal \"rgbover\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs1 game.vhd(186) " "Warning (10492): VHDL Process Statement warning at game.vhd(186): signal \"hs1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vs1 game.vhd(187) " "Warning (10492): VHDL Process Statement warning at game.vhd(187): signal \"vs1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 14 game.vhd(239) " "Error (10344): VHDL expression error at game.vhd(239): expression has 16 elements, but must have 14 elements" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 239 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 0}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Error: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 21 10:05:18 2019 " "Error: Processing ended: Sat Sep 21 10:05:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 15 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
