

================================================================
== Vitis HLS Report for 'mp_mul_152'
================================================================
* Date:           Tue May 20 14:35:11 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      212|      310|  2.120 us|  3.100 us|  212|  310|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_152_Pipeline_VITIS_LOOP_144_2_fu_112  |mp_mul_152_Pipeline_VITIS_LOOP_144_2  |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_152_Pipeline_VITIS_LOOP_157_4_fu_127  |mp_mul_152_Pipeline_VITIS_LOOP_157_4  |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1  |      112|      168|   14 ~ 21|          -|          -|     8|        no|
        |- VITIS_LOOP_156_3  |       98|      140|   14 ~ 20|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    3019|   3019|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    389|    -|
|Register         |        -|    -|     312|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    3331|   3486|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_mp_mul_152_Pipeline_VITIS_LOOP_144_2_fu_112  |mp_mul_152_Pipeline_VITIS_LOOP_144_2  |        0|   0|  1178|  1413|    0|
    |grp_mp_mul_152_Pipeline_VITIS_LOOP_157_4_fu_127  |mp_mul_152_Pipeline_VITIS_LOOP_157_4  |        0|   0|  1181|  1406|    0|
    |mul_32ns_32ns_64_2_1_U277                        |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U278                        |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U279                        |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U280                        |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|  16|  3019|  3019|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln143_12_fu_220_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln143_fu_181_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln156_12_fu_275_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln156_fu_248_p2     |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_175_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln156_fu_242_p2    |      icmp|   0|  0|  13|           4|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  78|          24|          11|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |a_address0          |  14|          3|    3|          9|
    |a_ce0               |  14|          3|    1|          3|
    |ap_NS_fsm           |  53|         10|    1|         10|
    |b_address0          |  14|          3|    3|          9|
    |b_ce0               |  14|          3|    1|          3|
    |c_address0_local    |  20|          4|    4|         16|
    |c_d0_local          |  20|          4|   64|        256|
    |grp_fu_431_ce       |  14|          3|    1|          3|
    |grp_fu_431_p0       |  14|          3|   32|         96|
    |grp_fu_431_p1       |  14|          3|   32|         96|
    |grp_fu_435_ce       |  14|          3|    1|          3|
    |grp_fu_435_p0       |  14|          3|   32|         96|
    |grp_fu_435_p1       |  14|          3|   32|         96|
    |grp_fu_439_ce       |  14|          3|    1|          3|
    |grp_fu_439_p0       |  14|          3|   32|         96|
    |grp_fu_439_p1       |  14|          3|   32|         96|
    |grp_fu_443_ce       |  14|          3|    1|          3|
    |grp_fu_443_p0       |  14|          3|   32|         96|
    |grp_fu_443_p1       |  14|          3|   32|         96|
    |i_24_fu_78          |   9|          2|    4|          8|
    |i_fu_42             |   9|          2|    4|          8|
    |indvars_iv31_fu_38  |   9|          2|    4|          8|
    |indvars_iv_fu_74    |   9|          2|    4|          8|
    |u_016_fu_46         |   9|          2|    4|          8|
    |u_29_fu_66          |   9|          2|    4|          8|
    |v_017_fu_50         |   9|          2|   64|        128|
    |v_fu_70             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 389|         82|  489|       1390|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   9|   0|    9|          0|
    |grp_mp_mul_152_Pipeline_VITIS_LOOP_144_2_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_152_Pipeline_VITIS_LOOP_157_4_fu_127_ap_start_reg  |   1|   0|    1|          0|
    |i_24_fu_78                                                    |   4|   0|    4|          0|
    |i_56_reg_404                                                  |   4|   0|    4|          0|
    |i_fu_42                                                       |   4|   0|    4|          0|
    |indvars_iv31_fu_38                                            |   4|   0|    4|          0|
    |indvars_iv31_load_reg_399                                     |   4|   0|    4|          0|
    |indvars_iv_fu_74                                              |   4|   0|    4|          0|
    |trunc_ln143_reg_365                                           |   3|   0|    3|          0|
    |trunc_ln156_3_reg_426                                         |   3|   0|    3|          0|
    |trunc_ln156_reg_421                                           |   3|   0|    3|          0|
    |u_016_fu_46                                                   |   4|   0|    4|          0|
    |u_29_fu_66                                                    |   4|   0|    4|          0|
    |u_reg_352                                                     |   4|   0|    4|          0|
    |v_017_fu_50                                                   |  64|   0|   64|          0|
    |v_162_reg_357                                                 |  64|   0|   64|          0|
    |v_fu_70                                                       |  64|   0|   64|          0|
    |v_load_reg_413                                                |  64|   0|   64|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 312|   0|  312|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    mp_mul.152|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    mp_mul.152|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    mp_mul.152|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    mp_mul.152|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    mp_mul.152|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    mp_mul.152|  return value|
|a_address0  |  out|    3|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   64|   ap_memory|             a|         array|
|b_address0  |  out|    3|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   64|   ap_memory|             b|         array|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   64|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

