// Seed: 2447557405
module module_0 #(
    parameter id_24 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_0,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output uwire id_14;
  assign module_1.id_15 = 0;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_23;
  assign {id_21, id_6 != -1'h0} = -1 ? -1 : 1;
  assign id_14 = 1'b0;
  wire _id_24;
  tri0 [-1 : -1] id_25, id_26, id_27, id_28;
  wire [1 : id_24] id_29;
  assign id_26 = 1;
  assign id_19 = id_28;
  assign id_20 = id_21;
endmodule
module module_1 #(
    parameter id_6 = 32'd11
) (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output wand id_3,
    input wor id_4,
    output supply0 id_5,
    input wand _id_6,
    input wor id_7,
    output wand id_8,
    output tri1 id_9,
    input wor id_10,
    output uwire id_11,
    output supply1 id_12,
    output tri id_13
    , id_19,
    input wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    output tri id_17
);
  wire [-1 : id_6] id_20;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_20,
      id_20,
      id_20,
      id_19,
      id_19,
      id_19,
      id_20,
      id_19,
      id_19,
      id_19,
      id_20,
      id_19,
      id_20,
      id_19,
      id_20,
      id_19,
      id_19,
      id_20,
      id_19
  );
  logic [-1 : -1 'h0] id_21;
  ;
endmodule
