{
  "commonParameters": {
    "hardwaresimulation": {
      "name": "gem5",
      "programPath": "D:/outputStats/program/fibonacci.c",
      "binaryPath": "D:/outputStats/program/fibonacci",
      "statsOutputPath": "D:/outputStats"
    },
    "cache_hierarchy": {
      "l1d_size": "32KiB",
      "l1d_assoc": 8,
      "l1i_size": "32KiB",
      "l1i_assoc": 8,
      "l2_size": "256KiB",
      "l2_assoc": 16
    },
    "board": {
      "frequency": "3GHz"
    }
  },
  "gem5": {
    "memory": {
      "size": "3GiB"
    },
    "processor": {
      "starting_core_type": "TIMING",
      "switch_core_type": "O3",
      "isa": "X86"
    }
  },
  "sniper": {
    "perf_model/core": {
      "logical_cpus": 2,
      "type": "interval"
    },
    "perf_model/core/interval_timer": {
      "dispatch_width": 2,
      "window_size": 32,
      "num_outstanding_loadstores": 10
    },
    "perf_model/sync": {
      "reschedule_cost": 1000
    },
    "perf_model/itlb": {
      "size": 48,
      "associativity": 48
    },
    "perf_model/dtlb": {
      "size": 48,
      "associativity": 48
    },
    "perf_model/stlb": {
      "size": 128,
      "associativity": 4
    },
    "perf_model/l1_icache": {
      "perfect": false,
      "address_hash": "mask",
      "replacement_policy": "lru",
      "data_access_time": 4,
      "tags_access_time": 1,
      "perf_model_type": "parallel",
      "writethrough": 0,
      "shared_cores": 1
    },
    "perf_model/l1_dcache": {
      "perfect": false,
      "address_hash": "mask",
      "replacement_policy": "lru",
      "data_access_time": 4,
      "tags_access_time": 1,
      "perf_model_type": "parallel",
      "writethrough": 0,
      "shared_cores": 1
    },
    "perf_model/l2_cache": {
      "address_hash": "mask",
      "replacement_policy": "lru",
      "data_access_time": 12,
      "tags_access_time": 3,
      "writeback_time": 50,
      "perf_model_type": "parallel",
      "writethrough": 0,
      "shared_cores": 2,
      "dvfs_domain": "global",
      "prefetcher": "none"
    },
    "perf_model/dram_directory": {
      "total_entries": 1048576,
      "associativity": 16,
      "directory_type": "full_map"
    },
    "perf_model/dram": {
      "controllers_interleaving": 4,
      "latency": 45,
      "per_controller_bandwidth": 12.8,
      "chips_per_dimm": 8,
      "dimms_per_controller": 4
    },
    "dvfs": {
      "transition_latency": 2000
    },
    "dvfs/simple": {
      "cores_per_socket": 1
    }
  },
  "zsim": {
    "lineSize": 64,
    "caches": {
      "l1d": {
        "latency": 4
      },
      "l1i": {
        "latency": 3
      },
      "l2": {
        "mshrs": 10,
        "latency": 4
      }
    },
    "mem": {
      "splitAddrs": false,
      "closedPage": true,
      "controllerLatency": 40,
      "controllers": 6
    }
  }
}