<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v</a>
defines: 
time_elapsed: 1.616s
ram usage: 39828 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpx2lk1520/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpx2lk1520/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpx2lk1520/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpx2lk1520/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v</a>, line:1, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:9
       |vpiFullName:work@test
       |vpiStmt:
       \_for_stmt: , line:10
         |vpiFullName:work@test
         |vpiCondition:
         \_operation: , line:10
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:10
             |vpiName:i
             |vpiFullName:work@test.i
           |vpiOperand:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:16
             |vpiSize:32
             |INT:16
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:10
             |vpiFullName:work@test
         |vpiForIncStmt:
         \_operation: , line:10
           |vpiOpType:62
           |vpiOperand:
           \_ref_obj: (i), line:10
             |vpiName:i
         |vpiStmt:
         \_begin: , line:10
           |vpiFullName:work@test
           |vpiStmt:
           \_assignment: , line:11
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_bit_select: (array), line:11
               |vpiName:array
               |vpiFullName:work@test.array
               |vpiIndex:
               \_ref_obj: (i), line:11
                 |vpiName:i
             |vpiRhs:
             \_ref_obj: (i), line:11
               |vpiName:i
               |vpiFullName:work@test.i
       |vpiStmt:
       \_for_stmt: , line:13
         |vpiFullName:work@test
         |vpiCondition:
         \_operation: , line:13
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:13
             |vpiName:i
             |vpiFullName:work@test.i
           |vpiOperand:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:16
             |vpiSize:32
             |INT:16
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:13
             |vpiFullName:work@test
         |vpiForIncStmt:
         \_operation: , line:13
           |vpiOpType:62
           |vpiOperand:
           \_ref_obj: (i), line:13
             |vpiName:i
         |vpiStmt:
         \_begin: , line:13
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:14
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:14
               |vpiConstType:6
               |vpiDecompile:&#34;%b&#34;
               |vpiSize:4
               |STRING:&#34;%b&#34;
             |vpiArgument:
             \_bit_select: (array), line:14
               |vpiName:array
               |vpiIndex:
               \_ref_obj: (i), line:14
                 |vpiName:i
           |vpiStmt:
           \_if_stmt: , line:15
             |vpiCondition:
             \_operation: , line:15
               |vpiOpType:15
               |vpiOperand:
               \_bit_select: (array), line:15
                 |vpiName:array
                 |vpiFullName:work@test.array
                 |vpiIndex:
                 \_ref_obj: (i), line:15
                   |vpiName:i
               |vpiOperand:
               \_ref_obj: (i), line:15
                 |vpiName:i
                 |vpiFullName:work@test.i
             |vpiStmt:
             \_assignment: , line:15
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (failed), line:15
                 |vpiName:failed
                 |vpiFullName:work@test.failed
               |vpiRhs:
               \_constant: , line:15
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
       |vpiStmt:
       \_if_else: , line:17
         |vpiCondition:
         \_ref_obj: (failed), line:17
           |vpiName:failed
           |vpiFullName:work@test.failed
         |vpiStmt:
         \_sys_func_call: ($display), line:18
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:18
             |vpiConstType:6
             |vpiDecompile:&#34;FAILED&#34;
             |vpiSize:8
             |STRING:&#34;FAILED&#34;
         |vpiElseStmt:
         \_sys_func_call: ($display), line:20
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:20
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (array), line:3
     |vpiName:array
     |vpiFullName:work@test.array
   |vpiNet:
   \_logic_net: (failed), line:5
     |vpiName:failed
     |vpiFullName:work@test.failed
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (i), line:7
     |vpiName:i
     |vpiFullName:work@test.i
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v</a>, line:1
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (failed), line:5, parent:work@test
     |vpiName:failed
     |vpiFullName:work@test.failed
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (i), line:7, parent:work@test
     |vpiName:i
     |vpiFullName:work@test.i
   |vpiArrayNet:
   \_array_net: (array), line:3, parent:work@test
     |vpiName:array
     |vpiFullName:work@test.array
     |vpiSize:16
     |vpiNet:
     \_logic_net: , parent:array
       |vpiFullName:work@test.array
       |vpiRange:
       \_range: , line:3
         |vpiLeftRange:
         \_constant: , line:3
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:3
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:3
       |vpiLeftRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:15
         |vpiSize:32
         |INT:15
       |vpiRightRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \failed of type 36
Object: \i of type 36
Object: \array of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \i of type 608
Object:  of type 7
Object:  of type 39
Object: \i of type 608
Object:  of type 4
Object:  of type 3
Object: \array of type 106
Object: \i of type 608
Object: \i of type 608
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \i of type 608
Object:  of type 7
Object:  of type 39
Object: \i of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \array of type 106
Object: \i of type 608
Object:  of type 22
Object:  of type 39
Object: \array of type 106
Object: \i of type 608
Object: \i of type 608
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 23
Object: \failed of type 608
Object: \$display of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \array of type 36
Object: \failed of type 36
Object: \i of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2199cf0] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:5</a>.0-5.0&gt; [0x2199f80] str=&#39;\failed&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:7</a>.0-7.0&gt; [0x219b280] str=&#39;\i&#39;
      AST_MEMORY &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219b410] str=&#39;\array&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219b640]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219bb60] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219bd40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219b9a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219c060] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219c2f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219c4a0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:9</a>.0-9.0&gt; [0x219c5c0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x219c730]
            AST_FOR &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219c8a0]
              AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219cb70]
                AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x219cfb0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21ae480] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21ae360]
                AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ae5a0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21ae6c0] str=&#39;\i&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21ae970] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
              AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21ae830]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21aeb20] str=&#39;\i&#39;
                AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21aee00]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21aece0] str=&#39;\i&#39;
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aef20] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b0040]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21af0e0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:11</a>.0-11.0&gt; [0x21af200]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:11</a>.0-11.0&gt; [0x21af4d0] str=&#39;\array&#39;
                      AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:11</a>.0-11.0&gt; [0x21afd40]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:11</a>.0-11.0&gt; [0x21af9b0] str=&#39;\i&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:11</a>.0-11.0&gt; [0x21afed0] str=&#39;\i&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0160]
            AST_FOR &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b0280]
              AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b03a0]
                AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b04e0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0800] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b06c0]
                AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b09b0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0ad0] str=&#39;\i&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0dd0] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
              AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0c90]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0f80] str=&#39;\i&#39;
                AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b1260]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b1140] str=&#39;\i&#39;
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b1380] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b3720]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b1540]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:14</a>.0-14.0&gt; [0x21b1660] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:14</a>.0-14.0&gt; [0x21b19c0] str=&#39;&#34;%b&#34;&#39; bits=&#39;00100010001001010110001000100010&#39;(32) range=[31:0] int=572875298
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:14</a>.0-14.0&gt; [0x21b1b30] str=&#39;\array&#39;
                      AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:14</a>.0-14.0&gt; [0x21b1d70]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:14</a>.0-14.0&gt; [0x21b1c50] str=&#39;\i&#39;
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b1f00]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b2020]
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b2140]
                        AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b22b0]
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b23d0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b2550] str=&#39;\array&#39;
                              AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b2bb0]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b27f0] str=&#39;\i&#39;
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b2d40] str=&#39;\i&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b2eb0]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b2fd0] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b3430]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b30f0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b3250] str=&#39;\failed&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b3570] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:17</a>.0-17.0&gt; [0x21b3840]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b3960]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:17</a>.0-17.0&gt; [0x21b3a80] str=&#39;\failed&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b3c40]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b3d60] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b4310]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:18</a>.0-18.0&gt; [0x21b3e80] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:18</a>.0-18.0&gt; [0x21b41a0] str=&#39;&#34;FAILED&#34;&#39; bits=&#39;0010001001000110010000010100100101001100010001010100010000100010&#39;(64) range=[63:0] int=1279607842
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b4430]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b4550]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b4790]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:20</a>.0-20.0&gt; [0x21b4670] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:20</a>.0-20.0&gt; [0x21b4900] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
verilog-ast&gt; AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2199cf0] str=&#39;\work_test&#39;
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:5</a>.0-5.0&gt; [0x2199f80] str=&#39;\failed&#39; reg basic_prep range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:7</a>.0-7.0&gt; [0x219b280] str=&#39;\i&#39; basic_prep range=[0:0]
verilog-ast&gt;   AST_MEMORY &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219b410] str=&#39;\array&#39; basic_prep
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219b640] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219bb60] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219bd40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219b9a0] basic_prep range=[15:0]
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219c060] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:3</a>.0-3.0&gt; [0x219c2f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219c4a0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:9</a>.0-9.0&gt; [0x219c5c0]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x219c730]
verilog-ast&gt;         AST_FOR &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219c8a0]
verilog-ast&gt;           AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219cb70]
verilog-ast&gt;             AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x219cfb0] basic_prep range=[0:0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21ae480] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;           AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21ae360]
verilog-ast&gt;             AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ae5a0]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21ae6c0] str=&#39;\i&#39;
verilog-ast&gt;               AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21ae970] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
verilog-ast&gt;           AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21ae830]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21aeb20] str=&#39;\i&#39;
verilog-ast&gt;             AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21aee00]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21aece0] str=&#39;\i&#39;
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aef20] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
verilog-ast&gt;           AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b0040]
verilog-ast&gt;             AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>.0-10.0&gt; [0x21af0e0]
verilog-ast&gt;               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:11</a>.0-11.0&gt; [0x21af200]
verilog-ast&gt;                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:11</a>.0-11.0&gt; [0x21af4d0] str=&#39;\array&#39;
verilog-ast&gt;                   AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:11</a>.0-11.0&gt; [0x21afd40]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:11</a>.0-11.0&gt; [0x21af9b0] str=&#39;\i&#39;
verilog-ast&gt;                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:11</a>.0-11.0&gt; [0x21afed0] str=&#39;\i&#39;
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0160]
verilog-ast&gt;         AST_FOR &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b0280]
verilog-ast&gt;           AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b03a0]
verilog-ast&gt;             AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b04e0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0800] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;           AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b06c0]
verilog-ast&gt;             AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b09b0]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0ad0] str=&#39;\i&#39;
verilog-ast&gt;               AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0dd0] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
verilog-ast&gt;           AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0c90]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b0f80] str=&#39;\i&#39;
verilog-ast&gt;             AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b1260]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b1140] str=&#39;\i&#39;
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b1380] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
verilog-ast&gt;           AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b3720]
verilog-ast&gt;             AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:13</a>.0-13.0&gt; [0x21b1540]
verilog-ast&gt;               AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:14</a>.0-14.0&gt; [0x21b1660] str=&#39;$display&#39;
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:14</a>.0-14.0&gt; [0x21b19c0] str=&#39;&#34;%b&#34;&#39; bits=&#39;00100010001001010110001000100010&#39;(32) range=[31:0] int=572875298
verilog-ast&gt;                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:14</a>.0-14.0&gt; [0x21b1b30] str=&#39;\array&#39;
verilog-ast&gt;                   AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:14</a>.0-14.0&gt; [0x21b1d70]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:14</a>.0-14.0&gt; [0x21b1c50] str=&#39;\i&#39;
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b1f00]
verilog-ast&gt;                 AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b2020]
verilog-ast&gt;                   AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b2140]
verilog-ast&gt;                     AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b22b0]
verilog-ast&gt;                       AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b23d0]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b2550] str=&#39;\array&#39;
verilog-ast&gt;                           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b2bb0]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b27f0] str=&#39;\i&#39;
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b2d40] str=&#39;\i&#39;
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b2eb0]
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b2fd0] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b3430]
verilog-ast&gt;                       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b30f0]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b3250] str=&#39;\failed&#39;
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:15</a>.0-15.0&gt; [0x21b3570] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:17</a>.0-17.0&gt; [0x21b3840]
verilog-ast&gt;         AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b3960]
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:17</a>.0-17.0&gt; [0x21b3a80] str=&#39;\failed&#39;
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b3c40]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b3d60] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b4310]
verilog-ast&gt;               AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:18</a>.0-18.0&gt; [0x21b3e80] str=&#39;$display&#39;
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:18</a>.0-18.0&gt; [0x21b41a0] str=&#39;&#34;FAILED&#34;&#39; bits=&#39;0010001001000110010000010100100101001100010001010100010000100010&#39;(64) range=[63:0] int=1279607842
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b4430]
verilog-ast&gt;             AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b4550]
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b4790]
verilog-ast&gt;               AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:20</a>.0-20.0&gt; [0x21b4670] str=&#39;$display&#39;
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:20</a>.0-20.0&gt; [0x21b4900] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
<a href="../../../../third_party/tests/ivtest/ivltests/br_gh243.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/br_gh243.v:10</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>