// Seed: 3739862321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_19;
  wire id_20;
  wire id_21;
  assign id_16 = id_17;
  id_22(
      id_8++, id_13 - 1, id_11
  );
  assign id_6 = 1 ==? id_8;
  assign id_14[1 : 1] = id_11;
  wire id_23;
  logic [7:0] id_24;
  supply1 id_25 = 1'h0;
  wire id_26;
  assign id_7 = id_24[1];
  tri  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  =  1  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  =  1  ,  id_52  =  1  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  =  1  ,  id_64  =  1  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  =  id_48  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  =  1  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  module_0(
      id_4,
      id_9,
      id_1,
      id_9,
      id_4,
      id_4,
      id_7,
      id_7,
      id_4,
      id_1,
      id_9,
      id_1,
      id_6,
      id_2,
      id_4,
      id_1,
      id_7,
      id_9
  );
  assign id_2[1] = 1;
  assign id_7 = 1;
endmodule
