#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 05:56:51 2025
# Process ID: 55839
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.141 ; gain = 114.023 ; free physical = 245326 ; free virtual = 373218
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55851
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2826.598 ; gain = 394.555 ; free physical = 247548 ; free virtual = 375440
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3422.402 ; gain = 990.359 ; free physical = 247118 ; free virtual = 375018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3422.402 ; gain = 990.359 ; free physical = 245003 ; free virtual = 372903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3430.406 ; gain = 998.363 ; free physical = 244878 ; free virtual = 372778
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 4032.047 ; gain = 1600.004 ; free physical = 244655 ; free virtual = 372563
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               12 Bit    Registers := 190   
	                8 Bit    Registers := 1730  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2820  
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1728  
	   2 Input    7 Bit        Muxes := 2624  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i_i_reg_89900_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90030_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91435_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[3]' (FDE) to 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91435_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91435_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91435_reg[6]' (FDE) to 'agg_tmp_i_i22_i_i_i_i_1_reg_91435_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[6]' (FDE) to 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91435_reg[7]' (FDE) to 'agg_tmp_i_i22_i_i_i_i_1_reg_91435_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[7]' (FDE) to 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91435_reg[8]' (FDE) to 'agg_tmp_i_i22_i_i_i_i_1_reg_91435_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[8]' (FDE) to 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91435_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91435_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91445_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_reg_91440_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_reg_91430_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[7]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[8]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i302_i_i_i_reg_91360_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_reg_91350_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_90935_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90945_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90945_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_90935_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_90935_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90945_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90945_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_90935_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_90935_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90945_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90945_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_90935_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90945_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_90935_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90945_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_90935_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90945_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_90935_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90945_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_90935_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_1_reg_90945_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i_reg_90940_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_reg_90930_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_90885_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_90885_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90895_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_90885_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90895_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90895_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_90885_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90895_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_90885_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90895_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_90885_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90895_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_90885_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90895_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_90885_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90895_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_90885_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_90895_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_reg_90890_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_reg_90880_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_reg_90870_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[4]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[7]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[8]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[8]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[10]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[10]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_1_reg_90815_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_1_reg_90825_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_90820_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i225_i_i_reg_90810_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_90755_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_90765_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_90765_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_90775_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i387_i_i_1_reg_90785_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i387_i_i_1_reg_90785_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_90755_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_90765_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_90775_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_90775_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i387_i_i_1_reg_90785_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i387_i_i_1_reg_90785_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_90755_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_90755_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_90765_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_90765_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_90775_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_90775_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i387_i_i_1_reg_90785_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i387_i_i_1_reg_90785_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i459_i459_i_i_1_reg_90755_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_90765_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_1_reg_90775_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_90750_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i71_i71_i_i_i_reg_90210_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i301_i301_i_i_i_reg_90160_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i146_i_i_i_reg_91390_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31840_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i300_i_i_reg_91270_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31880_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i861_i861_i_i_reg_90660_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31800_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90715_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i30_i_i_i_i_reg_91470_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i_i_i_reg_91110_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31714_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_18086_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_18082_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_18078_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_18074_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_18070_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_18066_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_18062_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_18058_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_18054_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_18050_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31780_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i1249_i_i_i_reg_89920_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31820_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:45 . Memory (MB): peak = 4109.074 ; gain = 1677.031 ; free physical = 226543 ; free virtual = 354513
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:56 . Memory (MB): peak = 4111.090 ; gain = 1679.047 ; free physical = 233462 ; free virtual = 361490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:02:02 . Memory (MB): peak = 4139.031 ; gain = 1706.988 ; free physical = 232972 ; free virtual = 361006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:02:13 . Memory (MB): peak = 4139.031 ; gain = 1706.988 ; free physical = 232948 ; free virtual = 361020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:02:13 . Memory (MB): peak = 4139.031 ; gain = 1706.988 ; free physical = 232944 ; free virtual = 361015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:02:15 . Memory (MB): peak = 4139.031 ; gain = 1706.988 ; free physical = 232868 ; free virtual = 360940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:02:15 . Memory (MB): peak = 4139.031 ; gain = 1706.988 ; free physical = 232948 ; free virtual = 361020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:44 . Memory (MB): peak = 4139.031 ; gain = 1706.988 ; free physical = 229491 ; free virtual = 357563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:45 . Memory (MB): peak = 4139.031 ; gain = 1706.988 ; free physical = 233057 ; free virtual = 361128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    11|
|3     |LUT2  |  1912|
|4     |LUT3  |  2725|
|5     |LUT4  |  6537|
|6     |LUT5  | 16470|
|7     |LUT6  | 12078|
|8     |MUXF7 |    13|
|9     |FDRE  | 14540|
|10    |FDSE  |    31|
|11    |IBUF  | 12004|
|12    |OBUF  |    93|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                   |Cells |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                         | 66415|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |    70|
|3     |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S                                                   |    32|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_17                                       |    21|
|5     |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_0                                                 |    33|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_16                                       |    21|
|7     |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_1                                                 |    32|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_15                                       |    21|
|9     |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_2                                                 |    34|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_14                                       |    21|
|11    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_3                                                 |    34|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_13                                       |    21|
|13    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_4                                                 |    33|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_12                                       |    21|
|15    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_5                                                 |    31|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_11                                       |    21|
|17    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_6                                                 |    33|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_10                                       |    21|
|19    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_7                                                 |    32|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_9                                        |    21|
|21    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_8                                                 |    35|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |    21|
|23    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_10_4 | 53908|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:45 . Memory (MB): peak = 4139.031 ; gain = 1706.988 ; free physical = 233048 ; free virtual = 361120
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:06 ; elapsed = 00:02:47 . Memory (MB): peak = 4139.031 ; gain = 1706.988 ; free physical = 242612 ; free virtual = 370684
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:47 . Memory (MB): peak = 4139.031 ; gain = 1706.988 ; free physical = 242603 ; free virtual = 370663
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4149.047 ; gain = 0.000 ; free physical = 246753 ; free virtual = 374813
INFO: [Netlist 29-17] Analyzing 12018 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_10_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4347.719 ; gain = 0.000 ; free physical = 245716 ; free virtual = 373776
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 12004 instances

Synth Design complete | Checksum: 50f29904
INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:03:03 . Memory (MB): peak = 4347.719 ; gain = 1939.578 ; free physical = 244103 ; free virtual = 372164
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17084.729; main = 3627.203; forked = 13832.501
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22112.301; main = 4347.723; forked = 17977.188
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4411.750 ; gain = 64.031 ; free physical = 246544 ; free virtual = 374605

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12ca2dcf8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4495.141 ; gain = 83.391 ; free physical = 243765 ; free virtual = 371826

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16ea339d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4667.953 ; gain = 0.000 ; free physical = 246460 ; free virtual = 374520
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16ea339d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4667.953 ; gain = 0.000 ; free physical = 246378 ; free virtual = 374439
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1010787cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4667.953 ; gain = 0.000 ; free physical = 246266 ; free virtual = 374326
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 7d93815f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4667.953 ; gain = 0.000 ; free physical = 246245 ; free virtual = 374306
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1464fb51f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4667.953 ; gain = 0.000 ; free physical = 246244 ; free virtual = 374304
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: af6fa71b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4667.953 ; gain = 0.000 ; free physical = 246243 ; free virtual = 374303

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: af6fa71b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4667.953 ; gain = 0.000 ; free physical = 246239 ; free virtual = 374300

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: af6fa71b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4667.953 ; gain = 0.000 ; free physical = 246239 ; free virtual = 374300

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4667.953 ; gain = 0.000 ; free physical = 246240 ; free virtual = 374300
Ending Netlist Obfuscation Task | Checksum: af6fa71b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4667.953 ; gain = 0.000 ; free physical = 246240 ; free virtual = 374300
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4667.953 ; gain = 320.234 ; free physical = 246239 ; free virtual = 374300
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 06:00:25 2025...
