// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Thu Nov 24 22:53:28 2022
// Host        : DESKTOP-J3OH9BI running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               G:/Workspaces/2022F/vivado/cod22-fuzx20/thinpad_top.srcs/sources_1/ip/ila_0/ila_0_stub.v
// Design      : ila_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tfgg676-2L
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2019.2" *)
module ila_0(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27, probe28, 
  probe29, probe30, probe31, probe32, probe33, probe34, probe35, probe36, probe37, probe38, probe39, 
  probe40, probe41, probe42, probe43, probe44, probe45, probe46, probe47, probe48, probe49, probe50, 
  probe51, probe52)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[1:0],probe1[63:0],probe2[63:0],probe3[0:0],probe4[31:0],probe5[31:0],probe6[31:0],probe7[31:0],probe8[31:0],probe9[31:0],probe10[31:0],probe11[31:0],probe12[0:0],probe13[0:0],probe14[0:0],probe15[31:0],probe16[31:0],probe17[31:0],probe18[3:0],probe19[0:0],probe20[31:0],probe21[31:0],probe22[31:0],probe23[31:0],probe24[31:0],probe25[31:0],probe26[0:0],probe27[1:0],probe28[2:0],probe29[31:0],probe30[3:0],probe31[0:0],probe32[31:0],probe33[1:0],probe34[2:0],probe35[31:0],probe36[3:0],probe37[0:0],probe38[31:0],probe39[1:0],probe40[0:0],probe41[21:0],probe42[0:0],probe43[31:0],probe44[19:0],probe45[31:0],probe46[31:0],probe47[31:0],probe48[0:0],probe49[31:0],probe50[4:0],probe51[0:0],probe52[31:0]" */;
  input clk;
  input [1:0]probe0;
  input [63:0]probe1;
  input [63:0]probe2;
  input [0:0]probe3;
  input [31:0]probe4;
  input [31:0]probe5;
  input [31:0]probe6;
  input [31:0]probe7;
  input [31:0]probe8;
  input [31:0]probe9;
  input [31:0]probe10;
  input [31:0]probe11;
  input [0:0]probe12;
  input [0:0]probe13;
  input [0:0]probe14;
  input [31:0]probe15;
  input [31:0]probe16;
  input [31:0]probe17;
  input [3:0]probe18;
  input [0:0]probe19;
  input [31:0]probe20;
  input [31:0]probe21;
  input [31:0]probe22;
  input [31:0]probe23;
  input [31:0]probe24;
  input [31:0]probe25;
  input [0:0]probe26;
  input [1:0]probe27;
  input [2:0]probe28;
  input [31:0]probe29;
  input [3:0]probe30;
  input [0:0]probe31;
  input [31:0]probe32;
  input [1:0]probe33;
  input [2:0]probe34;
  input [31:0]probe35;
  input [3:0]probe36;
  input [0:0]probe37;
  input [31:0]probe38;
  input [1:0]probe39;
  input [0:0]probe40;
  input [21:0]probe41;
  input [0:0]probe42;
  input [31:0]probe43;
  input [19:0]probe44;
  input [31:0]probe45;
  input [31:0]probe46;
  input [31:0]probe47;
  input [0:0]probe48;
  input [31:0]probe49;
  input [4:0]probe50;
  input [0:0]probe51;
  input [31:0]probe52;
endmodule
