// Seed: 1549286932
module module_0 (
    input  tri0 id_0,
    output wand id_1,
    output tri1 id_2,
    output tri0 id_3,
    output tri0 id_4
);
  assign id_1 = (id_0 && 1);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output tri0 id_2,
    input tri id_3,
    input wire id_4,
    input tri0 id_5
    , id_34,
    input tri1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    output tri0 id_13,
    output wand id_14
    , id_35,
    input tri0 id_15,
    output wire id_16,
    output wand id_17,
    input tri id_18,
    output tri id_19,
    output wire id_20,
    input uwire id_21,
    output wor id_22,
    output wor id_23,
    output tri id_24,
    input uwire id_25,
    input tri0 id_26,
    input wor id_27,
    input tri1 id_28,
    output supply1 id_29,
    output uwire id_30,
    output wor id_31,
    input wor id_32
);
  assign id_34 = 1;
  wire id_36, id_37;
  wire id_38;
  assign id_22 = id_5;
  assign id_24 = {id_8, id_35};
  assign id_35 = 1'd0;
  wire id_39, id_40;
  wire id_41;
  wire id_42;
  module_0(
      id_35, id_23, id_2, id_22, id_22
  );
endmodule
