Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 43804c036ce74f7bb9c0b24f8b3bee09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_divider_structral_tb_behav xil_defaultlib.clk_divider_structral_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_f_f
Compiling module xil_defaultlib.clk_divider_structural
Compiling module xil_defaultlib.clk_divider_structral_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_divider_structral_tb_behav
