Index,MC,TYPE,SubChannel,Partition,Nibble,FieldName,Register,Field,Name,Name_Index,combined_string
0,M0,CC,A,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M0_A_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_0,&---M0---CC---A---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M0_A_0_x_SaVocIdacVctrl
1,M0,CC,A,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M0_A_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_1,&---M0---CC---A---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M0_A_1_x_SaVocIdacVctrl
2,M0,CC,A,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M0_A_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_2,&---M0---CC---A---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M0_A_2_x_SaVocIdacVctrl
3,M0,CC,A,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M0_A_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_3,&---M0---CC---A---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M0_A_3_x_SaVocIdacVctrl
4,M0,CC,A,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M0_A_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_4,&---M0---CC---A---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M0_A_4_x_SaVocIdacVctrl
5,M0,CC,A,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M0_A_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_5,&---M0---CC---A---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M0_A_5_x_SaVocIdacVctrl
6,M0,CC,A,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M0_A_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_6,&---M0---CC---A---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M0_A_6_x_SaVocIdacVctrl
7,M0,CC,A,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M0_A_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_7,&---M0---CC---A---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M0_A_7_x_SaVocIdacVctrl
8,M0,CC,A,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M0_A_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_8,&---M0---CC---A---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M0_A_8_x_SaVocIdacVctrl
9,M0,CC,A,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M0_A_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_9,&---M0---CC---A---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M0_A_9_x_SaVocIdacVctrl
10,M0,CC,A,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M0_A_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_10,&---M0---CC---A---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M0_A_10_x_SaVocIdacVctrl
11,M0,CC,A,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M0_A_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_11,&---M0---CC---A---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M0_A_11_x_SaVocIdacVctrl
12,M0,CC,B,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M0_B_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_12,&---M0---CC---B---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M0_B_0_x_SaVocIdacVctrl
13,M0,CC,B,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M0_B_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_13,&---M0---CC---B---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M0_B_1_x_SaVocIdacVctrl
14,M0,CC,B,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M0_B_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_14,&---M0---CC---B---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M0_B_2_x_SaVocIdacVctrl
15,M0,CC,B,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M0_B_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_15,&---M0---CC---B---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M0_B_3_x_SaVocIdacVctrl
16,M0,CC,B,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M0_B_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_16,&---M0---CC---B---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M0_B_4_x_SaVocIdacVctrl
17,M0,CC,B,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M0_B_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_17,&---M0---CC---B---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M0_B_5_x_SaVocIdacVctrl
18,M0,CC,B,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M0_B_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_18,&---M0---CC---B---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M0_B_6_x_SaVocIdacVctrl
19,M0,CC,B,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M0_B_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_19,&---M0---CC---B---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M0_B_7_x_SaVocIdacVctrl
20,M0,CC,B,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M0_B_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_20,&---M0---CC---B---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M0_B_8_x_SaVocIdacVctrl
21,M0,CC,B,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M0_B_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_21,&---M0---CC---B---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M0_B_9_x_SaVocIdacVctrl
22,M0,CC,B,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M0_B_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_22,&---M0---CC---B---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M0_B_10_x_SaVocIdacVctrl
23,M0,CC,B,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M0_B_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_23,&---M0---CC---B---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M0_B_11_x_SaVocIdacVctrl
24,M1,CC,A,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M1_A_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_24,&---M1---CC---A---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M1_A_0_x_SaVocIdacVctrl
25,M1,CC,A,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M1_A_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_25,&---M1---CC---A---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M1_A_1_x_SaVocIdacVctrl
26,M1,CC,A,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M1_A_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_26,&---M1---CC---A---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M1_A_2_x_SaVocIdacVctrl
27,M1,CC,A,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M1_A_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_27,&---M1---CC---A---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M1_A_3_x_SaVocIdacVctrl
28,M1,CC,A,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M1_A_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_28,&---M1---CC---A---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M1_A_4_x_SaVocIdacVctrl
29,M1,CC,A,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M1_A_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_29,&---M1---CC---A---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M1_A_5_x_SaVocIdacVctrl
30,M1,CC,A,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M1_A_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_30,&---M1---CC---A---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M1_A_6_x_SaVocIdacVctrl
31,M1,CC,A,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M1_A_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_31,&---M1---CC---A---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M1_A_7_x_SaVocIdacVctrl
32,M1,CC,A,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M1_A_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_32,&---M1---CC---A---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M1_A_8_x_SaVocIdacVctrl
33,M1,CC,A,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M1_A_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_33,&---M1---CC---A---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M1_A_9_x_SaVocIdacVctrl
34,M1,CC,A,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M1_A_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_34,&---M1---CC---A---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M1_A_10_x_SaVocIdacVctrl
35,M1,CC,A,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M1_A_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_35,&---M1---CC---A---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M1_A_11_x_SaVocIdacVctrl
36,M1,CC,B,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M1_B_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_36,&---M1---CC---B---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M1_B_0_x_SaVocIdacVctrl
37,M1,CC,B,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M1_B_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_37,&---M1---CC---B---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M1_B_1_x_SaVocIdacVctrl
38,M1,CC,B,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M1_B_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_38,&---M1---CC---B---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M1_B_2_x_SaVocIdacVctrl
39,M1,CC,B,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M1_B_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_39,&---M1---CC---B---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M1_B_3_x_SaVocIdacVctrl
40,M1,CC,B,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M1_B_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_40,&---M1---CC---B---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M1_B_4_x_SaVocIdacVctrl
41,M1,CC,B,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M1_B_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_41,&---M1---CC---B---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M1_B_5_x_SaVocIdacVctrl
42,M1,CC,B,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M1_B_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_42,&---M1---CC---B---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M1_B_6_x_SaVocIdacVctrl
43,M1,CC,B,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M1_B_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_43,&---M1---CC---B---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M1_B_7_x_SaVocIdacVctrl
44,M1,CC,B,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M1_B_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_44,&---M1---CC---B---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M1_B_8_x_SaVocIdacVctrl
45,M1,CC,B,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M1_B_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_45,&---M1---CC---B---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M1_B_9_x_SaVocIdacVctrl
46,M1,CC,B,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M1_B_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_46,&---M1---CC---B---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M1_B_10_x_SaVocIdacVctrl
47,M1,CC,B,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M1_B_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_47,&---M1---CC---B---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M1_B_11_x_SaVocIdacVctrl
48,M2,CC,A,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M2_A_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_48,&---M2---CC---A---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M2_A_0_x_SaVocIdacVctrl
49,M2,CC,A,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M2_A_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_49,&---M2---CC---A---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M2_A_1_x_SaVocIdacVctrl
50,M2,CC,A,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M2_A_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_50,&---M2---CC---A---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M2_A_2_x_SaVocIdacVctrl
51,M2,CC,A,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M2_A_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_51,&---M2---CC---A---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M2_A_3_x_SaVocIdacVctrl
52,M2,CC,A,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M2_A_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_52,&---M2---CC---A---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M2_A_4_x_SaVocIdacVctrl
53,M2,CC,A,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M2_A_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_53,&---M2---CC---A---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M2_A_5_x_SaVocIdacVctrl
54,M2,CC,A,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M2_A_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_54,&---M2---CC---A---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M2_A_6_x_SaVocIdacVctrl
55,M2,CC,A,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M2_A_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_55,&---M2---CC---A---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M2_A_7_x_SaVocIdacVctrl
56,M2,CC,A,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M2_A_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_56,&---M2---CC---A---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M2_A_8_x_SaVocIdacVctrl
57,M2,CC,A,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M2_A_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_57,&---M2---CC---A---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M2_A_9_x_SaVocIdacVctrl
58,M2,CC,A,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M2_A_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_58,&---M2---CC---A---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M2_A_10_x_SaVocIdacVctrl
59,M2,CC,A,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M2_A_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_59,&---M2---CC---A---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M2_A_11_x_SaVocIdacVctrl
60,M2,CC,B,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M2_B_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_60,&---M2---CC---B---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M2_B_0_x_SaVocIdacVctrl
61,M2,CC,B,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M2_B_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_61,&---M2---CC---B---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M2_B_1_x_SaVocIdacVctrl
62,M2,CC,B,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M2_B_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_62,&---M2---CC---B---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M2_B_2_x_SaVocIdacVctrl
63,M2,CC,B,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M2_B_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_63,&---M2---CC---B---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M2_B_3_x_SaVocIdacVctrl
64,M2,CC,B,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M2_B_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_64,&---M2---CC---B---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M2_B_4_x_SaVocIdacVctrl
65,M2,CC,B,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M2_B_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_65,&---M2---CC---B---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M2_B_5_x_SaVocIdacVctrl
66,M2,CC,B,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M2_B_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_66,&---M2---CC---B---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M2_B_6_x_SaVocIdacVctrl
67,M2,CC,B,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M2_B_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_67,&---M2---CC---B---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M2_B_7_x_SaVocIdacVctrl
68,M2,CC,B,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M2_B_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_68,&---M2---CC---B---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M2_B_8_x_SaVocIdacVctrl
69,M2,CC,B,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M2_B_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_69,&---M2---CC---B---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M2_B_9_x_SaVocIdacVctrl
70,M2,CC,B,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M2_B_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_70,&---M2---CC---B---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M2_B_10_x_SaVocIdacVctrl
71,M2,CC,B,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M2_B_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_71,&---M2---CC---B---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M2_B_11_x_SaVocIdacVctrl
72,M3,CC,A,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M3_A_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_72,&---M3---CC---A---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M3_A_0_x_SaVocIdacVctrl
73,M3,CC,A,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M3_A_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_73,&---M3---CC---A---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M3_A_1_x_SaVocIdacVctrl
74,M3,CC,A,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M3_A_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_74,&---M3---CC---A---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M3_A_2_x_SaVocIdacVctrl
75,M3,CC,A,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M3_A_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_75,&---M3---CC---A---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M3_A_3_x_SaVocIdacVctrl
76,M3,CC,A,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M3_A_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_76,&---M3---CC---A---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M3_A_4_x_SaVocIdacVctrl
77,M3,CC,A,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M3_A_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_77,&---M3---CC---A---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M3_A_5_x_SaVocIdacVctrl
78,M3,CC,A,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M3_A_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_78,&---M3---CC---A---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M3_A_6_x_SaVocIdacVctrl
79,M3,CC,A,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M3_A_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_79,&---M3---CC---A---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M3_A_7_x_SaVocIdacVctrl
80,M3,CC,A,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M3_A_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_80,&---M3---CC---A---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M3_A_8_x_SaVocIdacVctrl
81,M3,CC,A,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M3_A_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_81,&---M3---CC---A---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M3_A_9_x_SaVocIdacVctrl
82,M3,CC,A,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M3_A_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_82,&---M3---CC---A---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M3_A_10_x_SaVocIdacVctrl
83,M3,CC,A,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M3_A_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_83,&---M3---CC---A---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M3_A_11_x_SaVocIdacVctrl
84,M3,CC,B,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M3_B_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_84,&---M3---CC---B---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M3_B_0_x_SaVocIdacVctrl
85,M3,CC,B,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M3_B_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_85,&---M3---CC---B---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M3_B_1_x_SaVocIdacVctrl
86,M3,CC,B,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M3_B_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_86,&---M3---CC---B---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M3_B_2_x_SaVocIdacVctrl
87,M3,CC,B,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M3_B_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_87,&---M3---CC---B---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M3_B_3_x_SaVocIdacVctrl
88,M3,CC,B,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M3_B_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_88,&---M3---CC---B---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M3_B_4_x_SaVocIdacVctrl
89,M3,CC,B,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M3_B_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_89,&---M3---CC---B---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M3_B_5_x_SaVocIdacVctrl
90,M3,CC,B,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M3_B_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_90,&---M3---CC---B---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M3_B_6_x_SaVocIdacVctrl
91,M3,CC,B,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M3_B_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_91,&---M3---CC---B---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M3_B_7_x_SaVocIdacVctrl
92,M3,CC,B,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M3_B_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_92,&---M3---CC---B---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M3_B_8_x_SaVocIdacVctrl
93,M3,CC,B,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M3_B_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_93,&---M3---CC---B---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M3_B_9_x_SaVocIdacVctrl
94,M3,CC,B,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M3_B_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_94,&---M3---CC---B---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M3_B_10_x_SaVocIdacVctrl
95,M3,CC,B,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M3_B_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_95,&---M3---CC---B---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M3_B_11_x_SaVocIdacVctrl
96,M4,CC,A,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M4_A_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_96,&---M4---CC---A---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M4_A_0_x_SaVocIdacVctrl
97,M4,CC,A,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M4_A_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_97,&---M4---CC---A---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M4_A_1_x_SaVocIdacVctrl
98,M4,CC,A,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M4_A_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_98,&---M4---CC---A---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M4_A_2_x_SaVocIdacVctrl
99,M4,CC,A,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M4_A_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_99,&---M4---CC---A---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M4_A_3_x_SaVocIdacVctrl
100,M4,CC,A,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M4_A_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_100,&---M4---CC---A---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M4_A_4_x_SaVocIdacVctrl
101,M4,CC,A,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M4_A_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_101,&---M4---CC---A---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M4_A_5_x_SaVocIdacVctrl
102,M4,CC,A,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M4_A_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_102,&---M4---CC---A---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M4_A_6_x_SaVocIdacVctrl
103,M4,CC,A,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M4_A_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_103,&---M4---CC---A---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M4_A_7_x_SaVocIdacVctrl
104,M4,CC,A,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M4_A_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_104,&---M4---CC---A---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M4_A_8_x_SaVocIdacVctrl
105,M4,CC,A,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M4_A_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_105,&---M4---CC---A---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M4_A_9_x_SaVocIdacVctrl
106,M4,CC,A,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M4_A_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_106,&---M4---CC---A---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M4_A_10_x_SaVocIdacVctrl
107,M4,CC,A,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M4_A_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_107,&---M4---CC---A---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M4_A_11_x_SaVocIdacVctrl
108,M4,CC,B,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M4_B_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_108,&---M4---CC---B---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M4_B_0_x_SaVocIdacVctrl
109,M4,CC,B,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M4_B_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_109,&---M4---CC---B---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M4_B_1_x_SaVocIdacVctrl
110,M4,CC,B,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M4_B_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_110,&---M4---CC---B---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M4_B_2_x_SaVocIdacVctrl
111,M4,CC,B,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M4_B_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_111,&---M4---CC---B---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M4_B_3_x_SaVocIdacVctrl
112,M4,CC,B,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M4_B_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_112,&---M4---CC---B---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M4_B_4_x_SaVocIdacVctrl
113,M4,CC,B,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M4_B_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_113,&---M4---CC---B---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M4_B_5_x_SaVocIdacVctrl
114,M4,CC,B,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M4_B_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_114,&---M4---CC---B---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M4_B_6_x_SaVocIdacVctrl
115,M4,CC,B,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M4_B_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_115,&---M4---CC---B---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M4_B_7_x_SaVocIdacVctrl
116,M4,CC,B,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M4_B_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_116,&---M4---CC---B---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M4_B_8_x_SaVocIdacVctrl
117,M4,CC,B,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M4_B_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_117,&---M4---CC---B---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M4_B_9_x_SaVocIdacVctrl
118,M4,CC,B,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M4_B_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_118,&---M4---CC---B---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M4_B_10_x_SaVocIdacVctrl
119,M4,CC,B,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M4_B_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_119,&---M4---CC---B---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M4_B_11_x_SaVocIdacVctrl
120,M5,CC,A,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M5_A_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_120,&---M5---CC---A---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M5_A_0_x_SaVocIdacVctrl
121,M5,CC,A,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M5_A_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_121,&---M5---CC---A---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M5_A_1_x_SaVocIdacVctrl
122,M5,CC,A,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M5_A_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_122,&---M5---CC---A---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M5_A_2_x_SaVocIdacVctrl
123,M5,CC,A,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M5_A_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_123,&---M5---CC---A---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M5_A_3_x_SaVocIdacVctrl
124,M5,CC,A,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M5_A_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_124,&---M5---CC---A---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M5_A_4_x_SaVocIdacVctrl
125,M5,CC,A,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M5_A_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_125,&---M5---CC---A---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M5_A_5_x_SaVocIdacVctrl
126,M5,CC,A,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M5_A_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_126,&---M5---CC---A---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M5_A_6_x_SaVocIdacVctrl
127,M5,CC,A,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M5_A_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_127,&---M5---CC---A---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M5_A_7_x_SaVocIdacVctrl
128,M5,CC,A,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M5_A_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_128,&---M5---CC---A---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M5_A_8_x_SaVocIdacVctrl
129,M5,CC,A,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M5_A_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_129,&---M5---CC---A---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M5_A_9_x_SaVocIdacVctrl
130,M5,CC,A,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M5_A_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_130,&---M5---CC---A---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M5_A_10_x_SaVocIdacVctrl
131,M5,CC,A,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M5_A_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_131,&---M5---CC---A---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M5_A_11_x_SaVocIdacVctrl
132,M5,CC,B,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M5_B_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_132,&---M5---CC---B---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M5_B_0_x_SaVocIdacVctrl
133,M5,CC,B,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M5_B_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_133,&---M5---CC---B---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M5_B_1_x_SaVocIdacVctrl
134,M5,CC,B,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M5_B_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_134,&---M5---CC---B---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M5_B_2_x_SaVocIdacVctrl
135,M5,CC,B,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M5_B_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_135,&---M5---CC---B---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M5_B_3_x_SaVocIdacVctrl
136,M5,CC,B,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M5_B_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_136,&---M5---CC---B---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M5_B_4_x_SaVocIdacVctrl
137,M5,CC,B,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M5_B_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_137,&---M5---CC---B---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M5_B_5_x_SaVocIdacVctrl
138,M5,CC,B,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M5_B_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_138,&---M5---CC---B---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M5_B_6_x_SaVocIdacVctrl
139,M5,CC,B,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M5_B_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_139,&---M5---CC---B---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M5_B_7_x_SaVocIdacVctrl
140,M5,CC,B,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M5_B_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_140,&---M5---CC---B---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M5_B_8_x_SaVocIdacVctrl
141,M5,CC,B,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M5_B_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_141,&---M5---CC---B---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M5_B_9_x_SaVocIdacVctrl
142,M5,CC,B,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M5_B_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_142,&---M5---CC---B---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M5_B_10_x_SaVocIdacVctrl
143,M5,CC,B,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M5_B_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_143,&---M5---CC---B---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M5_B_11_x_SaVocIdacVctrl
144,M6,CC,A,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M6_A_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_144,&---M6---CC---A---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M6_A_0_x_SaVocIdacVctrl
145,M6,CC,A,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M6_A_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_145,&---M6---CC---A---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M6_A_1_x_SaVocIdacVctrl
146,M6,CC,A,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M6_A_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_146,&---M6---CC---A---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M6_A_2_x_SaVocIdacVctrl
147,M6,CC,A,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M6_A_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_147,&---M6---CC---A---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M6_A_3_x_SaVocIdacVctrl
148,M6,CC,A,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M6_A_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_148,&---M6---CC---A---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M6_A_4_x_SaVocIdacVctrl
149,M6,CC,A,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M6_A_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_149,&---M6---CC---A---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M6_A_5_x_SaVocIdacVctrl
150,M6,CC,A,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M6_A_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_150,&---M6---CC---A---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M6_A_6_x_SaVocIdacVctrl
151,M6,CC,A,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M6_A_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_151,&---M6---CC---A---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M6_A_7_x_SaVocIdacVctrl
152,M6,CC,A,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M6_A_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_152,&---M6---CC---A---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M6_A_8_x_SaVocIdacVctrl
153,M6,CC,A,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M6_A_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_153,&---M6---CC---A---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M6_A_9_x_SaVocIdacVctrl
154,M6,CC,A,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M6_A_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_154,&---M6---CC---A---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M6_A_10_x_SaVocIdacVctrl
155,M6,CC,A,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M6_A_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_155,&---M6---CC---A---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M6_A_11_x_SaVocIdacVctrl
156,M6,CC,B,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M6_B_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_156,&---M6---CC---B---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M6_B_0_x_SaVocIdacVctrl
157,M6,CC,B,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M6_B_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_157,&---M6---CC---B---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M6_B_1_x_SaVocIdacVctrl
158,M6,CC,B,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M6_B_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_158,&---M6---CC---B---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M6_B_2_x_SaVocIdacVctrl
159,M6,CC,B,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M6_B_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_159,&---M6---CC---B---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M6_B_3_x_SaVocIdacVctrl
160,M6,CC,B,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M6_B_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_160,&---M6---CC---B---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M6_B_4_x_SaVocIdacVctrl
161,M6,CC,B,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M6_B_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_161,&---M6---CC---B---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M6_B_5_x_SaVocIdacVctrl
162,M6,CC,B,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M6_B_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_162,&---M6---CC---B---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M6_B_6_x_SaVocIdacVctrl
163,M6,CC,B,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M6_B_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_163,&---M6---CC---B---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M6_B_7_x_SaVocIdacVctrl
164,M6,CC,B,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M6_B_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_164,&---M6---CC---B---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M6_B_8_x_SaVocIdacVctrl
165,M6,CC,B,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M6_B_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_165,&---M6---CC---B---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M6_B_9_x_SaVocIdacVctrl
166,M6,CC,B,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M6_B_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_166,&---M6---CC---B---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M6_B_10_x_SaVocIdacVctrl
167,M6,CC,B,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M6_B_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_167,&---M6---CC---B---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M6_B_11_x_SaVocIdacVctrl
168,M7,CC,A,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M7_A_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_168,&---M7---CC---A---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M7_A_0_x_SaVocIdacVctrl
169,M7,CC,A,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M7_A_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_169,&---M7---CC---A---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M7_A_1_x_SaVocIdacVctrl
170,M7,CC,A,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M7_A_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_170,&---M7---CC---A---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M7_A_2_x_SaVocIdacVctrl
171,M7,CC,A,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M7_A_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_171,&---M7---CC---A---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M7_A_3_x_SaVocIdacVctrl
172,M7,CC,A,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M7_A_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_172,&---M7---CC---A---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M7_A_4_x_SaVocIdacVctrl
173,M7,CC,A,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M7_A_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_173,&---M7---CC---A---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M7_A_5_x_SaVocIdacVctrl
174,M7,CC,A,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M7_A_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_174,&---M7---CC---A---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M7_A_6_x_SaVocIdacVctrl
175,M7,CC,A,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M7_A_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_175,&---M7---CC---A---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M7_A_7_x_SaVocIdacVctrl
176,M7,CC,A,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M7_A_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_176,&---M7---CC---A---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M7_A_8_x_SaVocIdacVctrl
177,M7,CC,A,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M7_A_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_177,&---M7---CC---A---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M7_A_9_x_SaVocIdacVctrl
178,M7,CC,A,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M7_A_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_178,&---M7---CC---A---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M7_A_10_x_SaVocIdacVctrl
179,M7,CC,A,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M7_A_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_179,&---M7---CC---A---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M7_A_11_x_SaVocIdacVctrl
180,M7,CC,B,0,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[0],M7_B_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_180,&---M7---CC---B---0---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[0]---M7_B_0_x_SaVocIdacVctrl
181,M7,CC,B,1,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[1],M7_B_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_181,&---M7---CC---B---1---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[1]---M7_B_1_x_SaVocIdacVctrl
182,M7,CC,B,2,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[2],M7_B_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_182,&---M7---CC---B---2---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[2]---M7_B_2_x_SaVocIdacVctrl
183,M7,CC,B,3,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[3],M7_B_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_183,&---M7---CC---B---3---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[3]---M7_B_3_x_SaVocIdacVctrl
184,M7,CC,B,4,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[4],M7_B_4_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_184,&---M7---CC---B---4---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[4]---M7_B_4_x_SaVocIdacVctrl
185,M7,CC,B,5,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[5],M7_B_5_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_185,&---M7---CC---B---5---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[5]---M7_B_5_x_SaVocIdacVctrl
186,M7,CC,B,6,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[6],M7_B_6_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_186,&---M7---CC---B---6---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[6]---M7_B_6_x_SaVocIdacVctrl
187,M7,CC,B,7,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[7],M7_B_7_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_187,&---M7---CC---B---7---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[7]---M7_B_7_x_SaVocIdacVctrl
188,M7,CC,B,8,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[8],M7_B_8_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_188,&---M7---CC---B---8---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[8]---M7_B_8_x_SaVocIdacVctrl
189,M7,CC,B,9,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[9],M7_B_9_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_189,&---M7---CC---B---9---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[9]---M7_B_9_x_SaVocIdacVctrl
190,M7,CC,B,10,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[10],M7_B_10_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_190,&---M7---CC---B---10---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[10]---M7_B_10_x_SaVocIdacVctrl
191,M7,CC,B,11,x,sa_voc_idac_vctrl,ddrcc_ctl1_bit[11],M7_B_11_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CC_191,&---M7---CC---B---11---x---sa_voc_idac_vctrl---ddrcc_ctl1_bit[11]---M7_B_11_x_SaVocIdacVctrl
0,M0,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[0],M0_x_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_0,&---M0---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[0]---M0_x_0_x_SaVocIdacVctrl
1,M0,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[1],M0_x_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_1,&---M0---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[1]---M0_x_1_x_SaVocIdacVctrl
2,M0,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[2],M0_x_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_2,&---M0---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[2]---M0_x_2_x_SaVocIdacVctrl
3,M0,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[3],M0_x_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_3,&---M0---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[3]---M0_x_3_x_SaVocIdacVctrl
4,M1,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[0],M1_x_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_4,&---M1---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[0]---M1_x_0_x_SaVocIdacVctrl
5,M1,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[1],M1_x_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_5,&---M1---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[1]---M1_x_1_x_SaVocIdacVctrl
6,M1,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[2],M1_x_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_6,&---M1---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[2]---M1_x_2_x_SaVocIdacVctrl
7,M1,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[3],M1_x_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_7,&---M1---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[3]---M1_x_3_x_SaVocIdacVctrl
8,M2,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[0],M2_x_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_8,&---M2---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[0]---M2_x_0_x_SaVocIdacVctrl
9,M2,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[1],M2_x_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_9,&---M2---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[1]---M2_x_1_x_SaVocIdacVctrl
10,M2,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[2],M2_x_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_10,&---M2---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[2]---M2_x_2_x_SaVocIdacVctrl
11,M2,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[3],M2_x_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_11,&---M2---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[3]---M2_x_3_x_SaVocIdacVctrl
12,M3,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[0],M3_x_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_12,&---M3---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[0]---M3_x_0_x_SaVocIdacVctrl
13,M3,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[1],M3_x_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_13,&---M3---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[1]---M3_x_1_x_SaVocIdacVctrl
14,M3,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[2],M3_x_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_14,&---M3---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[2]---M3_x_2_x_SaVocIdacVctrl
15,M3,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[3],M3_x_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_15,&---M3---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[3]---M3_x_3_x_SaVocIdacVctrl
16,M4,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[0],M4_x_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_16,&---M4---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[0]---M4_x_0_x_SaVocIdacVctrl
17,M4,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[1],M4_x_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_17,&---M4---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[1]---M4_x_1_x_SaVocIdacVctrl
18,M4,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[2],M4_x_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_18,&---M4---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[2]---M4_x_2_x_SaVocIdacVctrl
19,M4,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[3],M4_x_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_19,&---M4---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[3]---M4_x_3_x_SaVocIdacVctrl
20,M5,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[0],M5_x_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_20,&---M5---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[0]---M5_x_0_x_SaVocIdacVctrl
21,M5,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[1],M5_x_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_21,&---M5---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[1]---M5_x_1_x_SaVocIdacVctrl
22,M5,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[2],M5_x_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_22,&---M5---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[2]---M5_x_2_x_SaVocIdacVctrl
23,M5,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[3],M5_x_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_23,&---M5---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[3]---M5_x_3_x_SaVocIdacVctrl
24,M6,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[0],M6_x_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_24,&---M6---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[0]---M6_x_0_x_SaVocIdacVctrl
25,M6,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[1],M6_x_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_25,&---M6---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[1]---M6_x_1_x_SaVocIdacVctrl
26,M6,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[2],M6_x_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_26,&---M6---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[2]---M6_x_2_x_SaVocIdacVctrl
27,M6,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[3],M6_x_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_27,&---M6---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[3]---M6_x_3_x_SaVocIdacVctrl
28,M7,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[0],M7_x_0_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_28,&---M7---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[0]---M7_x_0_x_SaVocIdacVctrl
29,M7,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[1],M7_x_1_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_29,&---M7---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[1]---M7_x_1_x_SaVocIdacVctrl
30,M7,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[2],M7_x_2_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_30,&---M7---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[2]---M7_x_2_x_SaVocIdacVctrl
31,M7,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_ctl0_bit[3],M7_x_3_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_31,&---M7---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_ctl0_bit[3]---M7_x_3_x_SaVocIdacVctrl
32,M0,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[0],M0_x_0_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_32,&---M0---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[0]---M0_x_0_x_ClkCCSaVocIdacVctrl
33,M0,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[1],M0_x_1_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_33,&---M0---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[1]---M0_x_1_x_ClkCCSaVocIdacVctrl
34,M0,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[2],M0_x_2_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_34,&---M0---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[2]---M0_x_2_x_ClkCCSaVocIdacVctrl
35,M0,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[3],M0_x_3_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_35,&---M0---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[3]---M0_x_3_x_ClkCCSaVocIdacVctrl
36,M0,CLK,x,4,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[4],M0_x_4_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_36,&---M0---CLK---x---4---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[4]---M0_x_4_x_ClkCCSaVocIdacVctrl
37,M1,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[0],M1_x_0_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_37,&---M1---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[0]---M1_x_0_x_ClkCCSaVocIdacVctrl
38,M1,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[1],M1_x_1_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_38,&---M1---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[1]---M1_x_1_x_ClkCCSaVocIdacVctrl
39,M1,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[2],M1_x_2_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_39,&---M1---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[2]---M1_x_2_x_ClkCCSaVocIdacVctrl
40,M1,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[3],M1_x_3_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_40,&---M1---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[3]---M1_x_3_x_ClkCCSaVocIdacVctrl
41,M1,CLK,x,4,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[4],M1_x_4_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_41,&---M1---CLK---x---4---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[4]---M1_x_4_x_ClkCCSaVocIdacVctrl
42,M2,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[0],M2_x_0_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_42,&---M2---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[0]---M2_x_0_x_ClkCCSaVocIdacVctrl
43,M2,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[1],M2_x_1_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_43,&---M2---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[1]---M2_x_1_x_ClkCCSaVocIdacVctrl
44,M2,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[2],M2_x_2_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_44,&---M2---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[2]---M2_x_2_x_ClkCCSaVocIdacVctrl
45,M2,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[3],M2_x_3_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_45,&---M2---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[3]---M2_x_3_x_ClkCCSaVocIdacVctrl
46,M2,CLK,x,4,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[4],M2_x_4_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_46,&---M2---CLK---x---4---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[4]---M2_x_4_x_ClkCCSaVocIdacVctrl
47,M3,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[0],M3_x_0_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_47,&---M3---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[0]---M3_x_0_x_ClkCCSaVocIdacVctrl
48,M3,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[1],M3_x_1_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_48,&---M3---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[1]---M3_x_1_x_ClkCCSaVocIdacVctrl
49,M3,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[2],M3_x_2_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_49,&---M3---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[2]---M3_x_2_x_ClkCCSaVocIdacVctrl
50,M3,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[3],M3_x_3_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_50,&---M3---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[3]---M3_x_3_x_ClkCCSaVocIdacVctrl
51,M3,CLK,x,4,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[4],M3_x_4_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_51,&---M3---CLK---x---4---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[4]---M3_x_4_x_ClkCCSaVocIdacVctrl
52,M4,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[0],M4_x_0_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_52,&---M4---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[0]---M4_x_0_x_ClkCCSaVocIdacVctrl
53,M4,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[1],M4_x_1_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_53,&---M4---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[1]---M4_x_1_x_ClkCCSaVocIdacVctrl
54,M4,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[2],M4_x_2_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_54,&---M4---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[2]---M4_x_2_x_ClkCCSaVocIdacVctrl
55,M4,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[3],M4_x_3_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_55,&---M4---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[3]---M4_x_3_x_ClkCCSaVocIdacVctrl
56,M4,CLK,x,4,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[4],M4_x_4_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_56,&---M4---CLK---x---4---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[4]---M4_x_4_x_ClkCCSaVocIdacVctrl
57,M5,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[0],M5_x_0_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_57,&---M5---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[0]---M5_x_0_x_ClkCCSaVocIdacVctrl
58,M5,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[1],M5_x_1_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_58,&---M5---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[1]---M5_x_1_x_ClkCCSaVocIdacVctrl
59,M5,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[2],M5_x_2_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_59,&---M5---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[2]---M5_x_2_x_ClkCCSaVocIdacVctrl
60,M5,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[3],M5_x_3_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_60,&---M5---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[3]---M5_x_3_x_ClkCCSaVocIdacVctrl
61,M5,CLK,x,4,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[4],M5_x_4_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_61,&---M5---CLK---x---4---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[4]---M5_x_4_x_ClkCCSaVocIdacVctrl
62,M6,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[0],M6_x_0_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_62,&---M6---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[0]---M6_x_0_x_ClkCCSaVocIdacVctrl
63,M6,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[1],M6_x_1_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_63,&---M6---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[1]---M6_x_1_x_ClkCCSaVocIdacVctrl
64,M6,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[2],M6_x_2_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_64,&---M6---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[2]---M6_x_2_x_ClkCCSaVocIdacVctrl
65,M6,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[3],M6_x_3_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_65,&---M6---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[3]---M6_x_3_x_ClkCCSaVocIdacVctrl
66,M6,CLK,x,4,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[4],M6_x_4_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_66,&---M6---CLK---x---4---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[4]---M6_x_4_x_ClkCCSaVocIdacVctrl
67,M7,CLK,x,0,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[0],M7_x_0_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_67,&---M7---CLK---x---0---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[0]---M7_x_0_x_ClkCCSaVocIdacVctrl
68,M7,CLK,x,1,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[1],M7_x_1_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_68,&---M7---CLK---x---1---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[1]---M7_x_1_x_ClkCCSaVocIdacVctrl
69,M7,CLK,x,2,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[2],M7_x_2_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_69,&---M7---CLK---x---2---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[2]---M7_x_2_x_ClkCCSaVocIdacVctrl
70,M7,CLK,x,3,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[3],M7_x_3_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_70,&---M7---CLK---x---3---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[3]---M7_x_3_x_ClkCCSaVocIdacVctrl
71,M7,CLK,x,4,x,sa_voc_idac_vctrl,ddrclk_cc_ctl1_bit[4],M7_x_4_x_ClkCCSaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_CLK_71,&---M7---CLK---x---4---x---sa_voc_idac_vctrl---ddrclk_cc_ctl1_bit[4]---M7_x_4_x_ClkCCSaVocIdacVctrl
0,M0,COMP,x,x,x,sa_voc_idac_vctrl,ddrcomp_rx_ctl1,M0_x_x_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP_0,&---M0---COMP---x---x---x---sa_voc_idac_vctrl---ddrcomp_rx_ctl1---M0_x_x_x_SaVocIdacVctrl
1,M1,COMP,x,x,x,sa_voc_idac_vctrl,ddrcomp_rx_ctl1,M1_x_x_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP_1,&---M1---COMP---x---x---x---sa_voc_idac_vctrl---ddrcomp_rx_ctl1---M1_x_x_x_SaVocIdacVctrl
2,M2,COMP,x,x,x,sa_voc_idac_vctrl,ddrcomp_rx_ctl1,M2_x_x_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP_2,&---M2---COMP---x---x---x---sa_voc_idac_vctrl---ddrcomp_rx_ctl1---M2_x_x_x_SaVocIdacVctrl
3,M3,COMP,x,x,x,sa_voc_idac_vctrl,ddrcomp_rx_ctl1,M3_x_x_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP_3,&---M3---COMP---x---x---x---sa_voc_idac_vctrl---ddrcomp_rx_ctl1---M3_x_x_x_SaVocIdacVctrl
4,M4,COMP,x,x,x,sa_voc_idac_vctrl,ddrcomp_rx_ctl1,M4_x_x_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP_4,&---M4---COMP---x---x---x---sa_voc_idac_vctrl---ddrcomp_rx_ctl1---M4_x_x_x_SaVocIdacVctrl
5,M5,COMP,x,x,x,sa_voc_idac_vctrl,ddrcomp_rx_ctl1,M5_x_x_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP_5,&---M5---COMP---x---x---x---sa_voc_idac_vctrl---ddrcomp_rx_ctl1---M5_x_x_x_SaVocIdacVctrl
6,M6,COMP,x,x,x,sa_voc_idac_vctrl,ddrcomp_rx_ctl1,M6_x_x_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP_6,&---M6---COMP---x---x---x---sa_voc_idac_vctrl---ddrcomp_rx_ctl1---M6_x_x_x_SaVocIdacVctrl
7,M7,COMP,x,x,x,sa_voc_idac_vctrl,ddrcomp_rx_ctl1,M7_x_x_x_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_COMP_7,&---M7---COMP---x---x---x---sa_voc_idac_vctrl---ddrcomp_rx_ctl1---M7_x_x_x_SaVocIdacVctrl
0,M0,DATA,A,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M0_A_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_0,&---M0---DATA---A---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M0_A_0_0_SaVocIdacVctrl
1,M0,DATA,A,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M0_A_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_1,&---M0---DATA---A---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M0_A_0_1_SaVocIdacVctrl
2,M0,DATA,A,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M0_A_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_2,&---M0---DATA---A---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M0_A_1_0_SaVocIdacVctrl
3,M0,DATA,A,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M0_A_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_3,&---M0---DATA---A---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M0_A_1_1_SaVocIdacVctrl
4,M0,DATA,A,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M0_A_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_4,&---M0---DATA---A---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M0_A_2_0_SaVocIdacVctrl
5,M0,DATA,A,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M0_A_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_5,&---M0---DATA---A---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M0_A_2_1_SaVocIdacVctrl
6,M0,DATA,A,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M0_A_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_6,&---M0---DATA---A---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M0_A_3_0_SaVocIdacVctrl
7,M0,DATA,A,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M0_A_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_7,&---M0---DATA---A---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M0_A_3_1_SaVocIdacVctrl
8,M0,DATA,A,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M0_A_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_8,&---M0---DATA---A---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M0_A_4_0_SaVocIdacVctrl
9,M0,DATA,A,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M0_A_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_9,&---M0---DATA---A---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M0_A_4_1_SaVocIdacVctrl
10,M0,DATA,B,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M0_B_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_10,&---M0---DATA---B---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M0_B_0_0_SaVocIdacVctrl
11,M0,DATA,B,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M0_B_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_11,&---M0---DATA---B---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M0_B_0_1_SaVocIdacVctrl
12,M0,DATA,B,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M0_B_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_12,&---M0---DATA---B---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M0_B_1_0_SaVocIdacVctrl
13,M0,DATA,B,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M0_B_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_13,&---M0---DATA---B---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M0_B_1_1_SaVocIdacVctrl
14,M0,DATA,B,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M0_B_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_14,&---M0---DATA---B---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M0_B_2_0_SaVocIdacVctrl
15,M0,DATA,B,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M0_B_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_15,&---M0---DATA---B---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M0_B_2_1_SaVocIdacVctrl
16,M0,DATA,B,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M0_B_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_16,&---M0---DATA---B---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M0_B_3_0_SaVocIdacVctrl
17,M0,DATA,B,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M0_B_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_17,&---M0---DATA---B---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M0_B_3_1_SaVocIdacVctrl
18,M0,DATA,B,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M0_B_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_18,&---M0---DATA---B---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M0_B_4_0_SaVocIdacVctrl
19,M0,DATA,B,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M0_B_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_19,&---M0---DATA---B---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M0_B_4_1_SaVocIdacVctrl
20,M1,DATA,A,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M1_A_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_20,&---M1---DATA---A---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M1_A_0_0_SaVocIdacVctrl
21,M1,DATA,A,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M1_A_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_21,&---M1---DATA---A---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M1_A_0_1_SaVocIdacVctrl
22,M1,DATA,A,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M1_A_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_22,&---M1---DATA---A---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M1_A_1_0_SaVocIdacVctrl
23,M1,DATA,A,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M1_A_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_23,&---M1---DATA---A---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M1_A_1_1_SaVocIdacVctrl
24,M1,DATA,A,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M1_A_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_24,&---M1---DATA---A---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M1_A_2_0_SaVocIdacVctrl
25,M1,DATA,A,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M1_A_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_25,&---M1---DATA---A---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M1_A_2_1_SaVocIdacVctrl
26,M1,DATA,A,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M1_A_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_26,&---M1---DATA---A---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M1_A_3_0_SaVocIdacVctrl
27,M1,DATA,A,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M1_A_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_27,&---M1---DATA---A---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M1_A_3_1_SaVocIdacVctrl
28,M1,DATA,A,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M1_A_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_28,&---M1---DATA---A---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M1_A_4_0_SaVocIdacVctrl
29,M1,DATA,A,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M1_A_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_29,&---M1---DATA---A---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M1_A_4_1_SaVocIdacVctrl
30,M1,DATA,B,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M1_B_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_30,&---M1---DATA---B---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M1_B_0_0_SaVocIdacVctrl
31,M1,DATA,B,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M1_B_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_31,&---M1---DATA---B---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M1_B_0_1_SaVocIdacVctrl
32,M1,DATA,B,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M1_B_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_32,&---M1---DATA---B---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M1_B_1_0_SaVocIdacVctrl
33,M1,DATA,B,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M1_B_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_33,&---M1---DATA---B---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M1_B_1_1_SaVocIdacVctrl
34,M1,DATA,B,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M1_B_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_34,&---M1---DATA---B---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M1_B_2_0_SaVocIdacVctrl
35,M1,DATA,B,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M1_B_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_35,&---M1---DATA---B---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M1_B_2_1_SaVocIdacVctrl
36,M1,DATA,B,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M1_B_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_36,&---M1---DATA---B---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M1_B_3_0_SaVocIdacVctrl
37,M1,DATA,B,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M1_B_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_37,&---M1---DATA---B---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M1_B_3_1_SaVocIdacVctrl
38,M1,DATA,B,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M1_B_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_38,&---M1---DATA---B---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M1_B_4_0_SaVocIdacVctrl
39,M1,DATA,B,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M1_B_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_39,&---M1---DATA---B---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M1_B_4_1_SaVocIdacVctrl
40,M2,DATA,A,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M2_A_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_40,&---M2---DATA---A---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M2_A_0_0_SaVocIdacVctrl
41,M2,DATA,A,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M2_A_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_41,&---M2---DATA---A---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M2_A_0_1_SaVocIdacVctrl
42,M2,DATA,A,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M2_A_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_42,&---M2---DATA---A---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M2_A_1_0_SaVocIdacVctrl
43,M2,DATA,A,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M2_A_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_43,&---M2---DATA---A---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M2_A_1_1_SaVocIdacVctrl
44,M2,DATA,A,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M2_A_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_44,&---M2---DATA---A---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M2_A_2_0_SaVocIdacVctrl
45,M2,DATA,A,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M2_A_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_45,&---M2---DATA---A---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M2_A_2_1_SaVocIdacVctrl
46,M2,DATA,A,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M2_A_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_46,&---M2---DATA---A---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M2_A_3_0_SaVocIdacVctrl
47,M2,DATA,A,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M2_A_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_47,&---M2---DATA---A---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M2_A_3_1_SaVocIdacVctrl
48,M2,DATA,A,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M2_A_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_48,&---M2---DATA---A---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M2_A_4_0_SaVocIdacVctrl
49,M2,DATA,A,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M2_A_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_49,&---M2---DATA---A---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M2_A_4_1_SaVocIdacVctrl
50,M2,DATA,B,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M2_B_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_50,&---M2---DATA---B---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M2_B_0_0_SaVocIdacVctrl
51,M2,DATA,B,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M2_B_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_51,&---M2---DATA---B---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M2_B_0_1_SaVocIdacVctrl
52,M2,DATA,B,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M2_B_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_52,&---M2---DATA---B---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M2_B_1_0_SaVocIdacVctrl
53,M2,DATA,B,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M2_B_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_53,&---M2---DATA---B---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M2_B_1_1_SaVocIdacVctrl
54,M2,DATA,B,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M2_B_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_54,&---M2---DATA---B---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M2_B_2_0_SaVocIdacVctrl
55,M2,DATA,B,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M2_B_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_55,&---M2---DATA---B---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M2_B_2_1_SaVocIdacVctrl
56,M2,DATA,B,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M2_B_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_56,&---M2---DATA---B---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M2_B_3_0_SaVocIdacVctrl
57,M2,DATA,B,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M2_B_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_57,&---M2---DATA---B---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M2_B_3_1_SaVocIdacVctrl
58,M2,DATA,B,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M2_B_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_58,&---M2---DATA---B---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M2_B_4_0_SaVocIdacVctrl
59,M2,DATA,B,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M2_B_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_59,&---M2---DATA---B---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M2_B_4_1_SaVocIdacVctrl
60,M3,DATA,A,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M3_A_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_60,&---M3---DATA---A---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M3_A_0_0_SaVocIdacVctrl
61,M3,DATA,A,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M3_A_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_61,&---M3---DATA---A---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M3_A_0_1_SaVocIdacVctrl
62,M3,DATA,A,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M3_A_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_62,&---M3---DATA---A---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M3_A_1_0_SaVocIdacVctrl
63,M3,DATA,A,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M3_A_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_63,&---M3---DATA---A---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M3_A_1_1_SaVocIdacVctrl
64,M3,DATA,A,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M3_A_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_64,&---M3---DATA---A---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M3_A_2_0_SaVocIdacVctrl
65,M3,DATA,A,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M3_A_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_65,&---M3---DATA---A---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M3_A_2_1_SaVocIdacVctrl
66,M3,DATA,A,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M3_A_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_66,&---M3---DATA---A---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M3_A_3_0_SaVocIdacVctrl
67,M3,DATA,A,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M3_A_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_67,&---M3---DATA---A---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M3_A_3_1_SaVocIdacVctrl
68,M3,DATA,A,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M3_A_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_68,&---M3---DATA---A---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M3_A_4_0_SaVocIdacVctrl
69,M3,DATA,A,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M3_A_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_69,&---M3---DATA---A---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M3_A_4_1_SaVocIdacVctrl
70,M3,DATA,B,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M3_B_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_70,&---M3---DATA---B---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M3_B_0_0_SaVocIdacVctrl
71,M3,DATA,B,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M3_B_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_71,&---M3---DATA---B---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M3_B_0_1_SaVocIdacVctrl
72,M3,DATA,B,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M3_B_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_72,&---M3---DATA---B---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M3_B_1_0_SaVocIdacVctrl
73,M3,DATA,B,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M3_B_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_73,&---M3---DATA---B---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M3_B_1_1_SaVocIdacVctrl
74,M3,DATA,B,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M3_B_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_74,&---M3---DATA---B---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M3_B_2_0_SaVocIdacVctrl
75,M3,DATA,B,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M3_B_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_75,&---M3---DATA---B---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M3_B_2_1_SaVocIdacVctrl
76,M3,DATA,B,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M3_B_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_76,&---M3---DATA---B---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M3_B_3_0_SaVocIdacVctrl
77,M3,DATA,B,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M3_B_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_77,&---M3---DATA---B---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M3_B_3_1_SaVocIdacVctrl
78,M3,DATA,B,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M3_B_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_78,&---M3---DATA---B---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M3_B_4_0_SaVocIdacVctrl
79,M3,DATA,B,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M3_B_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_79,&---M3---DATA---B---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M3_B_4_1_SaVocIdacVctrl
80,M4,DATA,A,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M4_A_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_80,&---M4---DATA---A---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M4_A_0_0_SaVocIdacVctrl
81,M4,DATA,A,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M4_A_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_81,&---M4---DATA---A---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M4_A_0_1_SaVocIdacVctrl
82,M4,DATA,A,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M4_A_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_82,&---M4---DATA---A---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M4_A_1_0_SaVocIdacVctrl
83,M4,DATA,A,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M4_A_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_83,&---M4---DATA---A---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M4_A_1_1_SaVocIdacVctrl
84,M4,DATA,A,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M4_A_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_84,&---M4---DATA---A---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M4_A_2_0_SaVocIdacVctrl
85,M4,DATA,A,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M4_A_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_85,&---M4---DATA---A---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M4_A_2_1_SaVocIdacVctrl
86,M4,DATA,A,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M4_A_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_86,&---M4---DATA---A---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M4_A_3_0_SaVocIdacVctrl
87,M4,DATA,A,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M4_A_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_87,&---M4---DATA---A---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M4_A_3_1_SaVocIdacVctrl
88,M4,DATA,A,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M4_A_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_88,&---M4---DATA---A---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M4_A_4_0_SaVocIdacVctrl
89,M4,DATA,A,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M4_A_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_89,&---M4---DATA---A---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M4_A_4_1_SaVocIdacVctrl
90,M4,DATA,B,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M4_B_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_90,&---M4---DATA---B---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M4_B_0_0_SaVocIdacVctrl
91,M4,DATA,B,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M4_B_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_91,&---M4---DATA---B---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M4_B_0_1_SaVocIdacVctrl
92,M4,DATA,B,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M4_B_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_92,&---M4---DATA---B---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M4_B_1_0_SaVocIdacVctrl
93,M4,DATA,B,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M4_B_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_93,&---M4---DATA---B---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M4_B_1_1_SaVocIdacVctrl
94,M4,DATA,B,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M4_B_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_94,&---M4---DATA---B---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M4_B_2_0_SaVocIdacVctrl
95,M4,DATA,B,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M4_B_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_95,&---M4---DATA---B---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M4_B_2_1_SaVocIdacVctrl
96,M4,DATA,B,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M4_B_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_96,&---M4---DATA---B---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M4_B_3_0_SaVocIdacVctrl
97,M4,DATA,B,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M4_B_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_97,&---M4---DATA---B---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M4_B_3_1_SaVocIdacVctrl
98,M4,DATA,B,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M4_B_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_98,&---M4---DATA---B---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M4_B_4_0_SaVocIdacVctrl
99,M4,DATA,B,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M4_B_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_99,&---M4---DATA---B---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M4_B_4_1_SaVocIdacVctrl
100,M5,DATA,A,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M5_A_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_100,&---M5---DATA---A---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M5_A_0_0_SaVocIdacVctrl
101,M5,DATA,A,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M5_A_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_101,&---M5---DATA---A---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M5_A_0_1_SaVocIdacVctrl
102,M5,DATA,A,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M5_A_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_102,&---M5---DATA---A---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M5_A_1_0_SaVocIdacVctrl
103,M5,DATA,A,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M5_A_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_103,&---M5---DATA---A---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M5_A_1_1_SaVocIdacVctrl
104,M5,DATA,A,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M5_A_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_104,&---M5---DATA---A---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M5_A_2_0_SaVocIdacVctrl
105,M5,DATA,A,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M5_A_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_105,&---M5---DATA---A---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M5_A_2_1_SaVocIdacVctrl
106,M5,DATA,A,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M5_A_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_106,&---M5---DATA---A---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M5_A_3_0_SaVocIdacVctrl
107,M5,DATA,A,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M5_A_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_107,&---M5---DATA---A---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M5_A_3_1_SaVocIdacVctrl
108,M5,DATA,A,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M5_A_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_108,&---M5---DATA---A---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M5_A_4_0_SaVocIdacVctrl
109,M5,DATA,A,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M5_A_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_109,&---M5---DATA---A---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M5_A_4_1_SaVocIdacVctrl
110,M5,DATA,B,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M5_B_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_110,&---M5---DATA---B---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M5_B_0_0_SaVocIdacVctrl
111,M5,DATA,B,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M5_B_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_111,&---M5---DATA---B---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M5_B_0_1_SaVocIdacVctrl
112,M5,DATA,B,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M5_B_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_112,&---M5---DATA---B---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M5_B_1_0_SaVocIdacVctrl
113,M5,DATA,B,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M5_B_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_113,&---M5---DATA---B---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M5_B_1_1_SaVocIdacVctrl
114,M5,DATA,B,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M5_B_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_114,&---M5---DATA---B---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M5_B_2_0_SaVocIdacVctrl
115,M5,DATA,B,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M5_B_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_115,&---M5---DATA---B---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M5_B_2_1_SaVocIdacVctrl
116,M5,DATA,B,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M5_B_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_116,&---M5---DATA---B---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M5_B_3_0_SaVocIdacVctrl
117,M5,DATA,B,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M5_B_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_117,&---M5---DATA---B---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M5_B_3_1_SaVocIdacVctrl
118,M5,DATA,B,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M5_B_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_118,&---M5---DATA---B---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M5_B_4_0_SaVocIdacVctrl
119,M5,DATA,B,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M5_B_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_119,&---M5---DATA---B---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M5_B_4_1_SaVocIdacVctrl
120,M6,DATA,A,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M6_A_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_120,&---M6---DATA---A---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M6_A_0_0_SaVocIdacVctrl
121,M6,DATA,A,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M6_A_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_121,&---M6---DATA---A---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M6_A_0_1_SaVocIdacVctrl
122,M6,DATA,A,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M6_A_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_122,&---M6---DATA---A---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M6_A_1_0_SaVocIdacVctrl
123,M6,DATA,A,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M6_A_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_123,&---M6---DATA---A---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M6_A_1_1_SaVocIdacVctrl
124,M6,DATA,A,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M6_A_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_124,&---M6---DATA---A---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M6_A_2_0_SaVocIdacVctrl
125,M6,DATA,A,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M6_A_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_125,&---M6---DATA---A---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M6_A_2_1_SaVocIdacVctrl
126,M6,DATA,A,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M6_A_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_126,&---M6---DATA---A---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M6_A_3_0_SaVocIdacVctrl
127,M6,DATA,A,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M6_A_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_127,&---M6---DATA---A---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M6_A_3_1_SaVocIdacVctrl
128,M6,DATA,A,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M6_A_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_128,&---M6---DATA---A---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M6_A_4_0_SaVocIdacVctrl
129,M6,DATA,A,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M6_A_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_129,&---M6---DATA---A---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M6_A_4_1_SaVocIdacVctrl
130,M6,DATA,B,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M6_B_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_130,&---M6---DATA---B---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M6_B_0_0_SaVocIdacVctrl
131,M6,DATA,B,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M6_B_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_131,&---M6---DATA---B---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M6_B_0_1_SaVocIdacVctrl
132,M6,DATA,B,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M6_B_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_132,&---M6---DATA---B---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M6_B_1_0_SaVocIdacVctrl
133,M6,DATA,B,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M6_B_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_133,&---M6---DATA---B---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M6_B_1_1_SaVocIdacVctrl
134,M6,DATA,B,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M6_B_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_134,&---M6---DATA---B---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M6_B_2_0_SaVocIdacVctrl
135,M6,DATA,B,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M6_B_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_135,&---M6---DATA---B---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M6_B_2_1_SaVocIdacVctrl
136,M6,DATA,B,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M6_B_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_136,&---M6---DATA---B---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M6_B_3_0_SaVocIdacVctrl
137,M6,DATA,B,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M6_B_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_137,&---M6---DATA---B---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M6_B_3_1_SaVocIdacVctrl
138,M6,DATA,B,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M6_B_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_138,&---M6---DATA---B---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M6_B_4_0_SaVocIdacVctrl
139,M6,DATA,B,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M6_B_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_139,&---M6---DATA---B---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M6_B_4_1_SaVocIdacVctrl
140,M7,DATA,A,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M7_A_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_140,&---M7---DATA---A---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M7_A_0_0_SaVocIdacVctrl
141,M7,DATA,A,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M7_A_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_141,&---M7---DATA---A---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M7_A_0_1_SaVocIdacVctrl
142,M7,DATA,A,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M7_A_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_142,&---M7---DATA---A---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M7_A_1_0_SaVocIdacVctrl
143,M7,DATA,A,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M7_A_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_143,&---M7---DATA---A---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M7_A_1_1_SaVocIdacVctrl
144,M7,DATA,A,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M7_A_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_144,&---M7---DATA---A---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M7_A_2_0_SaVocIdacVctrl
145,M7,DATA,A,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M7_A_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_145,&---M7---DATA---A---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M7_A_2_1_SaVocIdacVctrl
146,M7,DATA,A,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M7_A_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_146,&---M7---DATA---A---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M7_A_3_0_SaVocIdacVctrl
147,M7,DATA,A,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M7_A_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_147,&---M7---DATA---A---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M7_A_3_1_SaVocIdacVctrl
148,M7,DATA,A,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M7_A_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_148,&---M7---DATA---A---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M7_A_4_0_SaVocIdacVctrl
149,M7,DATA,A,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M7_A_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_149,&---M7---DATA---A---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M7_A_4_1_SaVocIdacVctrl
150,M7,DATA,B,0,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M7_B_0_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_150,&---M7---DATA---B---0---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M7_B_0_0_SaVocIdacVctrl
151,M7,DATA,B,0,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M7_B_0_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_151,&---M7---DATA---B---0---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M7_B_0_1_SaVocIdacVctrl
152,M7,DATA,B,1,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M7_B_1_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_152,&---M7---DATA---B---1---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M7_B_1_0_SaVocIdacVctrl
153,M7,DATA,B,1,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M7_B_1_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_153,&---M7---DATA---B---1---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M7_B_1_1_SaVocIdacVctrl
154,M7,DATA,B,2,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M7_B_2_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_154,&---M7---DATA---B---2---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M7_B_2_0_SaVocIdacVctrl
155,M7,DATA,B,2,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M7_B_2_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_155,&---M7---DATA---B---2---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M7_B_2_1_SaVocIdacVctrl
156,M7,DATA,B,3,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M7_B_3_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_156,&---M7---DATA---B---3---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M7_B_3_0_SaVocIdacVctrl
157,M7,DATA,B,3,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M7_B_3_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_157,&---M7---DATA---B---3---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M7_B_3_1_SaVocIdacVctrl
158,M7,DATA,B,4,0,sa_voc_idac_vctrl,ddrd_n0_rx_ctl1,M7_B_4_0_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_158,&---M7---DATA---B---4---0---sa_voc_idac_vctrl---ddrd_n0_rx_ctl1---M7_B_4_0_SaVocIdacVctrl
159,M7,DATA,B,4,1,sa_voc_idac_vctrl,ddrd_n1_rx_ctl1,M7_B_4_1_SaVocIdacVctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_RXDQSCODES_DATA_159,&---M7---DATA---B---4---1---sa_voc_idac_vctrl---ddrd_n1_rx_ctl1---M7_B_4_1_SaVocIdacVctrl
