#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 31 16:51:42 2019
# Process ID: 10520
# Current directory: D:/verilog2/Pipeline_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25280 D:\verilog2\Pipeline_CPU\Pipeline_CPU.xpr
# Log file: D:/verilog2/Pipeline_CPU/vivado.log
# Journal file: D:/verilog2/Pipeline_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog2/Pipeline_CPU/Pipeline_CPU.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {C:/Users/yujiarui/Desktop/Pipeline_CPU/DMcoe.coe}] [get_ips dist_mem_gen_1]
generate_target all [get_files  D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_1] }
export_ip_user_files -of_objects [get_files D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_1_synth_1
launch_runs -jobs 8 dist_mem_gen_1_synth_1
wait_on_run dist_mem_gen_1_synth_1
export_simulation -of_objects [get_files D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -directory D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files -ipstatic_source_dir D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/modelsim} {questa=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/questa} {riviera=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/riviera} {activehdl=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {C:/Users/yujiarui/Desktop/Pipeline_CPU/IR_Coe.coe}] [get_ips dist_mem_gen_0]
generate_target all [get_files  D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs -jobs 8 dist_mem_gen_0_synth_1
wait_on_run dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files -ipstatic_source_dir D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/modelsim} {questa=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/questa} {riviera=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/riviera} {activehdl=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/verilog2/Pipeline_CPU/Pipeline_CPU.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/verilog2/Pipeline_CPU/Pipeline_CPU.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/verilog2/Pipeline_CPU/Pipeline_CPU.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/verilog2/Pipeline_CPU/Pipeline_CPU.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/verilog2/Pipeline_CPU/Pipeline_CPU.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/verilog2/Pipeline_CPU/Pipeline_CPU.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
set_property -dict [list CONFIG.coefficient_file {C:/Users/yujiarui/Desktop/Pipeline_CPU/IR_Project.coe}] [get_ips dist_mem_gen_0]
generate_target all [get_files  D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs -jobs 8 dist_mem_gen_0_synth_1
wait_on_run dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files -ipstatic_source_dir D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/modelsim} {questa=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/questa} {riviera=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/riviera} {activehdl=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {C:/Users/yujiarui/Desktop/Pipeline_CPU/DM_Project.coe}] [get_ips dist_mem_gen_1]
generate_target all [get_files  D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_1] }
export_ip_user_files -of_objects [get_files D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_1_synth_1
launch_runs -jobs 8 dist_mem_gen_1_synth_1
wait_on_run dist_mem_gen_1_synth_1
export_simulation -of_objects [get_files D:/verilog2/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -directory D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files -ipstatic_source_dir D:/verilog2/Pipeline_CPU/Pipeline_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/modelsim} {questa=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/questa} {riviera=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/riviera} {activehdl=D:/verilog2/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
