#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Aug 23 17:27:39 2021
# Process ID: 3524
# Current directory: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4100 C:\Users\Christian Honein\Desktop\v2\Digital_Design_Labs_Project\cpe133_labs\cpe133_labs.xpr
# Log file: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/vivado.log
# Journal file: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.449 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Aug 23 17:51:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/synth_1/runme.log
[Mon Aug 23 17:51:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Aug 23 17:57:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/synth_1/runme.log
[Mon Aug 23 17:57:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug 23 18:01:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-18:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.887 ; gain = 5.688
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B160D5A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2355.023 ; gain = 1302.137
set_property PROGRAM.FILE {C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/impl_1/CatchMeIfYouCan.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/impl_1/CatchMeIfYouCan.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Aug 23 18:21:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/synth_1/runme.log
[Mon Aug 23 18:21:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Aug 23 18:22:53 2021] Launched synth_1...
Run output will be captured here: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/synth_1/runme.log
[Mon Aug 23 18:22:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug 23 18:25:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-18:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2400.066 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B160D5A
set_property PROGRAM.FILE {C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/impl_1/CatchMeIfYouCan.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.runs/impl_1/CatchMeIfYouCan.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1 -rtl_skip_ip
Command: synth_design -rtl -name rtl_1 -rtl_skip_ip
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CatchMeIfYouCan
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-6901] identifier 'START' is used before its declaration [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/fsm_template.sv:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2916.266 ; gain = 253.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CatchMeIfYouCan' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/CatchMeIfYouCan.sv:16]
INFO: [Synth 8-6157] synthesizing module 'univ_sseg' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:56]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:249]
INFO: [Synth 8-226] default block is never used [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:268]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (1#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:249]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:347]
WARNING: [Synth 8-567] referenced signal 'cnt' should be on the sensitivity list [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:361]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (2#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:347]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:232]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (3#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:232]
INFO: [Synth 8-226] default block is never used [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:103]
INFO: [Synth 8-226] default block is never used [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:119]
INFO: [Synth 8-226] default block is never used [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:131]
INFO: [Synth 8-226] default block is never used [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:143]
INFO: [Synth 8-226] default block is never used [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:155]
INFO: [Synth 8-226] default block is never used [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'univ_sseg' (4#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:56]
INFO: [Synth 8-6157] synthesizing module 'CatchMeFSM' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/CatchMeFSM.sv:17]
	Parameter START bound to: 5'b10000 
	Parameter PAUSE bound to: 5'b11111 
	Parameter LED0 bound to: 5'b00000 
	Parameter LED1 bound to: 5'b00001 
	Parameter LED2 bound to: 5'b00010 
	Parameter LED3 bound to: 5'b00011 
	Parameter LED4 bound to: 5'b00100 
	Parameter LED5 bound to: 5'b00101 
	Parameter LED6 bound to: 5'b00110 
	Parameter LED7 bound to: 5'b00111 
	Parameter LED8 bound to: 5'b01000 
	Parameter LED9 bound to: 5'b01001 
	Parameter LED10 bound to: 5'b01010 
	Parameter LED11 bound to: 5'b01011 
	Parameter LED12 bound to: 5'b01100 
	Parameter LED13 bound to: 5'b01101 
	Parameter LED14 bound to: 5'b01110 
	Parameter LED15 bound to: 5'b01111 
INFO: [Synth 8-6155] done synthesizing module 'CatchMeFSM' (5#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/CatchMeFSM.sv:17]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/clock_divider.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (6#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/clock_divider.sv:24]
INFO: [Synth 8-6157] synthesizing module 'LEDS_DECODER' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/LEDS_DECODER.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'LEDS_DECODER' (7#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/LEDS_DECODER.sv:25]
INFO: [Synth 8-6157] synthesizing module 'switches_encoder' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/switches_encoder.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'switches_encoder' (8#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/switches_encoder.sv:26]
INFO: [Synth 8-6157] synthesizing module 'health_counter' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/health_counter.sv:26]
	Parameter START_HEALTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'n_bit_counter' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/n_bit_counter.sv:23]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter START_VAL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_counter' (9#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/n_bit_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'health_counter' (10#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/health_counter.sv:26]
INFO: [Synth 8-6157] synthesizing module 'score_counter' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/score_counter.sv:25]
INFO: [Synth 8-6157] synthesizing module 'n_bit_counter__parameterized0' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/n_bit_counter.sv:23]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter START_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_counter__parameterized0' (10#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/n_bit_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'score_counter' (11#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/score_counter.sv:25]
INFO: [Synth 8-6157] synthesizing module 'button_press_register' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/button_press_register.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'button_press_register' (12#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/button_press_register.sv:20]
INFO: [Synth 8-6157] synthesizing module 'stateRegister' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/stateRegister.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'stateRegister' (13#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/stateRegister.sv:25]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_1' [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/MUX_2_1.sv:10]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_1' (14#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/MUX_2_1.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'CatchMeIfYouCan' (15#1) [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/CatchMeIfYouCan.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2966.594 ; gain = 303.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.410 ; gain = 321.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.410 ; gain = 321.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2984.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/constrs_1/new/Basys3Constraints.xdc]
Finished Parsing XDC File [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/constrs_1/new/Basys3Constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3350.188 ; gain = 687.059
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3350.188 ; gain = 936.281
write_schematic -format pdf -orientation portrait C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing 'Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/schematic.pdf', please type 'write_schematic -help' for usage info.
write_schematic -format pdf -orientation portrait C:/Users/Christian Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing 'Honein/Documents/GitHub/Digital_Design_Labs_Project/cpe133_labs/schematic.pdf', please type 'write_schematic -help' for usage info.
write_schematic -format pdf -orientation portrait C:/Users/Christian Honein/Desktop/schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing 'Honein/Desktop/schematic.pdf', please type 'write_schematic -help' for usage info.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 23 18:43:51 2021...
