{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525670769905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525670769905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 15:26:09 2018 " "Processing started: Mon May 07 15:26:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525670769905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525670769905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off example -c example " "Command: quartus_map --read_settings_files=on --write_settings_files=off example -c example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525670769905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525670770496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525670770496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_vg.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_vg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_vg " "Found entity 1: sync_vg" {  } { { "sync_vg.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/sync_vg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525670784082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525670784082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern_vg.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern_vg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_vg " "Found entity 1: pattern_vg" {  } { { "pattern_vg.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/pattern_vg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525670784086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525670784086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sync_vg_pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file top_sync_vg_pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sync_vg_pattern " "Found entity 1: top_sync_vg_pattern" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525670784090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525670784090 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de top_sync_vg_pattern.v(105) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(105): created implicit net for \"de\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525670784094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vs top_sync_vg_pattern.v(106) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(106): created implicit net for \"vs\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525670784094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hs top_sync_vg_pattern.v(111) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(111): created implicit net for \"hs\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525670784094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "field top_sync_vg_pattern.v(112) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(112): created implicit net for \"field\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525670784094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vs_out top_sync_vg_pattern.v(130) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(130): created implicit net for \"vs_out\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525670784094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hs_out top_sync_vg_pattern.v(131) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(131): created implicit net for \"hs_out\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525670784094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de_out top_sync_vg_pattern.v(132) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(132): created implicit net for \"de_out\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525670784094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_sync_vg_pattern " "Elaborating entity \"top_sync_vg_pattern\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525670784114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_vg sync_vg:sync_vg " "Elaborating entity \"sync_vg\" for hierarchy \"sync_vg:sync_vg\"" {  } { { "top_sync_vg_pattern.v" "sync_vg" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525670784130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sync_vg.v(49) " "Verilog HDL assignment warning at sync_vg.v(49): truncated value with size 32 to match size of target (12)" {  } { { "sync_vg.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/sync_vg.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525670784130 "|top_sync_vg_pattern|sync_vg:sync_vg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sync_vg.v(62) " "Verilog HDL assignment warning at sync_vg.v(62): truncated value with size 32 to match size of target (12)" {  } { { "sync_vg.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/sync_vg.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525670784130 "|top_sync_vg_pattern|sync_vg:sync_vg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern_vg pattern_vg:pattern_vg " "Elaborating entity \"pattern_vg\" for hierarchy \"pattern_vg:pattern_vg\"" {  } { { "top_sync_vg_pattern.v" "pattern_vg" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525670784130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[0\] GND " "Pin \"adv7511_d\[0\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[1\] GND " "Pin \"adv7511_d\[1\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[2\] GND " "Pin \"adv7511_d\[2\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[3\] GND " "Pin \"adv7511_d\[3\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[12\] GND " "Pin \"adv7511_d\[12\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[13\] GND " "Pin \"adv7511_d\[13\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[14\] GND " "Pin \"adv7511_d\[14\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[15\] GND " "Pin \"adv7511_d\[15\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[24\] GND " "Pin \"adv7511_d\[24\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[25\] GND " "Pin \"adv7511_d\[25\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[26\] GND " "Pin \"adv7511_d\[26\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adv7511_d\[27\] GND " "Pin \"adv7511_d\[27\]\" is stuck at GND" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525670784770 "|top_sync_vg_pattern|adv7511_d[27]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525670784770 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525670784864 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525670785074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525670785324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525670785324 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[0\] " "No output dependent on input pin \"pb\[0\]\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525670785433 "|top_sync_vg_pattern|pb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[1\] " "No output dependent on input pin \"pb\[1\]\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525670785433 "|top_sync_vg_pattern|pb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[2\] " "No output dependent on input pin \"pb\[2\]\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525670785433 "|top_sync_vg_pattern|pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[3\] " "No output dependent on input pin \"pb\[3\]\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525670785433 "|top_sync_vg_pattern|pb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[4\] " "No output dependent on input pin \"pb\[4\]\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525670785433 "|top_sync_vg_pattern|pb[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[5\] " "No output dependent on input pin \"pb\[5\]\"" {  } { { "top_sync_vg_pattern.v" "" { Text "C:/Users/Keane/Files/2018/Advanced Digital Design/Major_Project/FPGA-HDMI-Image-Overlay/ADV7513 Example/Verilog/top_sync_vg_pattern.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525670785433 "|top_sync_vg_pattern|pb[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525670785433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525670785433 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525670785433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525670785433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525670785433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525670785527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 15:26:25 2018 " "Processing ended: Mon May 07 15:26:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525670785527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525670785527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525670785527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525670785527 ""}
