Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 3075000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 3085000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
