#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Mon Mar 14 10:50:23 2016
# Process ID: 18205
# Current directory: /home/roba/perso/github/nanorv32/synt/fpga
# Command line: vivado -mode tcl -source vivado.tcl
# Log file: /home/roba/perso/github/nanorv32/synt/fpga/vivado.log
# Journal file: /home/roba/perso/github/nanorv32/synt/fpga/vivado.jou
#-----------------------------------------------------------
source vivado.tcl
# source vivado_utils.tcl
## proc reportCriticalPaths { fileName } {
## # Open the specified output file in write mode
## set FH [open $fileName w]
## # Write the current date and CSV format to a file header
## puts $FH "#\n# File created on [clock format [clock seconds]]\n#\n"
## puts $FH "Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs"
## # Iterate through both Min and Max delay types
## foreach delayType {max min} {
## # Collect details from the 50 worst timing paths for the current analysis
## # (max = setup/recovery, min = hold/removal)
## # The $path variable contains a Timing Path object.
## foreach path [get_timing_paths -delay_type $delayType -max_paths 50 -nworst 1] {
## # Get the LUT cells of the timing paths
## set luts [get_cells -filter {REF_NAME =~ LUT*} -of_object $path]
## # Get the startpoint of the Timing Path object
## set startpoint [get_property STARTPOINT_PIN $path]
## # Get the endpoint of the Timing Path object
## set endpoint [get_property ENDPOINT_PIN $path]
## # Get the slack on the Timing Path object
## set slack [get_property SLACK $path]
## # Get the number of logic levels between startpoint and endpoint
## set levels [get_property LOGIC_LEVELS $path]
## # Save the collected path details to the CSV file
## puts $FH "$startpoint,$endpoint,$delayType,$slack,$levels,[llength $luts]"
## }
## }
## # Close the output file
## close $FH
## puts "CSV file $fileName has been created.\n"
## return 0
## };
# set top_ds [string trim $env(CORTEXM0_DS)]
# set xilinx_part [string trim $env(XILINX_PART)]
# set top ..
# set verilog_files []
# set include_dir []
# source vivado_files.tcl
## lappend include_dir "../../adv_debug_sys/Hardware/jtag/tap/rtl/verilog/"
## lappend include_dir "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/"
## lappend include_dir "../../rtl/cores/"
## lappend include_dir "../../rtl/chips/"
## lappend include_dir "../../rtl/imported_from_ultraembedded"
## lappend verilog_files "../../rtl/cores/nanorv32_div.v"
## lappend verilog_files "../../rtl/cores/nanorv32_ascii.v"
## lappend verilog_files "../../rtl/cores/nanorv32_alu.v"
## lappend verilog_files "../../rtl/cores/nanorv32_csr.v"
## lappend verilog_files "../../rtl/cores/nanorv32_alumuldiv.v"
## lappend verilog_files "../../rtl/cores/nanorv32_flow_ctrl.v"
## lappend verilog_files "../../rtl/cores/nanorv32_prefetch.v"
## lappend verilog_files "../../rtl/cores/nanorv32_regfile.v"
## lappend verilog_files "../../rtl/cores/nanorv32_decoder.v"
## lappend verilog_files "../../rtl/cores/nanorv32_urom.v"
## lappend verilog_files "../../rtl/cores/nanorv32.v"
## lappend verilog_files "../../rtl/cores/nanorv32_pil.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v"
## lappend verilog_files "../../wisbone_2_ahb/src/ahbmas_wbslv_top.v"
## lappend verilog_files "../../rtl/ips/bytewrite_ram_32bits.v"
## lappend verilog_files "../../rtl/ips/cmsdk_ahb_ram.v"
## lappend verilog_files "../../rtl/ips/ahb_to_ssram.v"
## lappend verilog_files "../../rtl/ips/HastiBus.v"
## lappend verilog_files "../../rtl/ips/HastiSlaveMux.v"
## lappend verilog_files "../../rtl/ips/HastiXbar.v"
## lappend verilog_files "../../rtl/ips/Ahbmli.v"
## lappend verilog_files "../../rtl/ips/Apbbridge.v"
## lappend verilog_files "../../rtl/ips/gpio_apb.v"
## lappend verilog_files "../../rtl/imported_from_ultraembedded/uart.v"
## lappend verilog_files "../../rtl/imported_from_ultraembedded/uart_periph.v"
## lappend verilog_files "../../rtl/imported_from_ultraembedded/intr_periph.v"
## lappend verilog_files "../../rtl/imported_from_ultraembedded/timer_periph.v"
## lappend verilog_files "../../rtl/ips/uart_wrapper.v"
## lappend verilog_files "../../rtl/ips/timer_wrapper.v"
## lappend verilog_files "../../rtl/ips/nanorv32_intc.v"
## lappend verilog_files "../../rtl/chips/nanorv32_irq_mapper.v"
## lappend verilog_files "../../rtl/ips/clock_manager/arty_mmcm/arty_mmcm_clk_wiz.v"
## lappend verilog_files "../../rtl/ips/clock_manager/arty_mmcm/arty_mmcm.v"
## lappend verilog_files "../../rtl/chips/nanorv32_clkgen_xilinx.v"
## lappend verilog_files "../../rtl/chips/port_mux.v"
## lappend verilog_files "../../rtl/ips/std_pad.v"
## lappend verilog_files "../../rtl/chips/top_io.v"
## lappend verilog_files "../../rtl/chips/nanorv32_simpleahb.v"
# foreach vfile $verilog_files {
#     read_verilog $vfile
# }
# read_xdc ./xilinx_constraints.xdc
# synth_design -include_dirs $include_dir -top nanorv32_simpleahb  -part $xilinx_part -flatten_hierarchy none
Command: synth_design -include_dirs {../../adv_debug_sys/Hardware/jtag/tap/rtl/verilog/ ../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/ ../../rtl/cores/ ../../rtl/chips/ ../../rtl/imported_from_ultraembedded} -top nanorv32_simpleahb -part xc7a35tcsg324-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1035.246 ; gain = 165.945 ; free physical = 3115 ; free virtual = 23089
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nanorv32_simpleahb' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:35]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
	Parameter CHIP_PORT_A_WIDTH bound to: 16 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nanorv32_pil' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_pil.v:30]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nanorv32' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:32]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nanorv32_prefetch' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:33]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nanorv32_prefetch' (1#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:33]
INFO: [Synth 8-638] synthesizing module 'nanorv32_decoder' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_decoder.v:33]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nanorv32_decoder' (2#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_decoder.v:33]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:340]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:359]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:380]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:419]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:449]
INFO: [Synth 8-638] synthesizing module 'nanorv32_regfile' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_regfile.v:34]
	Parameter NUM_REGS bound to: 32 - type: integer 
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
WARNING: [Synth 8-567] referenced signal 'allow_hidden_use_of_x0' should be on the sensitivity list [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_regfile.v:83]
WARNING: [Synth 8-567] referenced signal 'allow_hidden_use_of_x0' should be on the sensitivity list [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_regfile.v:93]
INFO: [Synth 8-256] done synthesizing module 'nanorv32_regfile' (3#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_regfile.v:34]
INFO: [Synth 8-638] synthesizing module 'nanorv32_alumuldiv' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_alumuldiv.v:30]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nanorv32_divide' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_div.v:1]
	Parameter md_state_width bound to: 2 - type: integer 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_compute bound to: 1 - type: integer 
	Parameter s_setup_output bound to: 2 - type: integer 
	Parameter s_done bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_div.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_div.v:121]
INFO: [Synth 8-256] done synthesizing module 'nanorv32_divide' (4#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_div.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_alumuldiv.v:96]
INFO: [Synth 8-256] done synthesizing module 'nanorv32_alumuldiv' (5#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_alumuldiv.v:30]
INFO: [Synth 8-638] synthesizing module 'nanorv32_csr' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_csr.v:32]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nanorv32_csr' (6#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_csr.v:32]
INFO: [Synth 8-638] synthesizing module 'nanorv32_flow_ctrl' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_flow_ctrl.v:30]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_flow_ctrl.v:161]
INFO: [Synth 8-638] synthesizing module 'nanorv32_urom' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_urom.v:33]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nanorv32_urom' (7#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_urom.v:33]
WARNING: [Synth 8-3848] Net irq_ack in module/entity nanorv32_flow_ctrl does not have driver. [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_flow_ctrl.v:62]
INFO: [Synth 8-256] done synthesizing module 'nanorv32_flow_ctrl' (8#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_flow_ctrl.v:30]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:731]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:755]
INFO: [Synth 8-256] done synthesizing module 'nanorv32' (9#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:32]
INFO: [Synth 8-256] done synthesizing module 'nanorv32_pil' (10#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_pil.v:30]
INFO: [Synth 8-638] synthesizing module 'cmsdk_ahb_ram' [/home/roba/perso/github/nanorv32/rtl/ips/cmsdk_ahb_ram.v:34]
	Parameter AW bound to: 16 - type: integer 
	Parameter ROM bound to: 0 - type: integer 
	Parameter filename bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'ahb_to_ssram' [/home/roba/perso/github/nanorv32/rtl/ips/ahb_to_ssram.v:33]
	Parameter AW bound to: 16 - type: integer 
	Parameter AHB_ADDRESS_PHASE bound to: 1 - type: integer 
	Parameter AHB_DATA_PHASE bound to: 2 - type: integer 
	Parameter AHB_IDLE_PHASE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/ips/ahb_to_ssram.v:152]
INFO: [Synth 8-256] done synthesizing module 'ahb_to_ssram' (11#1) [/home/roba/perso/github/nanorv32/rtl/ips/ahb_to_ssram.v:33]
INFO: [Synth 8-638] synthesizing module 'bytewrite_ram_32bits' [/home/roba/perso/github/nanorv32/rtl/ips/bytewrite_ram_32bits.v:12]
	Parameter SIZE bound to: 16384 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter filename bound to: code.hex - type: string 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter NB_COL bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'code.hex' is read successfully [/home/roba/perso/github/nanorv32/rtl/ips/bytewrite_ram_32bits.v:39]
INFO: [Synth 8-256] done synthesizing module 'bytewrite_ram_32bits' (12#1) [/home/roba/perso/github/nanorv32/rtl/ips/bytewrite_ram_32bits.v:12]
INFO: [Synth 8-256] done synthesizing module 'cmsdk_ahb_ram' (13#1) [/home/roba/perso/github/nanorv32/rtl/ips/cmsdk_ahb_ram.v:34]
INFO: [Synth 8-638] synthesizing module 'Ahbmli' [/home/roba/perso/github/nanorv32/rtl/ips/Ahbmli.v:2]
INFO: [Synth 8-638] synthesizing module 'HastiXbar' [/home/roba/perso/github/nanorv32/rtl/ips/HastiXbar.v:2]
INFO: [Synth 8-638] synthesizing module 'HastiBus' [/home/roba/perso/github/nanorv32/rtl/ips/HastiBus.v:1]
INFO: [Synth 8-256] done synthesizing module 'HastiBus' (14#1) [/home/roba/perso/github/nanorv32/rtl/ips/HastiBus.v:1]
INFO: [Synth 8-638] synthesizing module 'HastiSlaveMux' [/home/roba/perso/github/nanorv32/rtl/ips/HastiSlaveMux.v:2]
INFO: [Synth 8-256] done synthesizing module 'HastiSlaveMux' (15#1) [/home/roba/perso/github/nanorv32/rtl/ips/HastiSlaveMux.v:2]
INFO: [Synth 8-256] done synthesizing module 'HastiXbar' (16#1) [/home/roba/perso/github/nanorv32/rtl/ips/HastiXbar.v:2]
INFO: [Synth 8-256] done synthesizing module 'Ahbmli' (17#1) [/home/roba/perso/github/nanorv32/rtl/ips/Ahbmli.v:2]
INFO: [Synth 8-638] synthesizing module 'Apbbridge' [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:289]
INFO: [Synth 8-638] synthesizing module 'HastiToPociBridge' [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:1]
INFO: [Synth 8-256] done synthesizing module 'HastiToPociBridge' (18#1) [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:1]
INFO: [Synth 8-638] synthesizing module 'PociBus' [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:129]
INFO: [Synth 8-256] done synthesizing module 'PociBus' (19#1) [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:129]
INFO: [Synth 8-256] done synthesizing module 'Apbbridge' (20#1) [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:289]
INFO: [Synth 8-638] synthesizing module 'gpio_apb' [/home/roba/perso/github/nanorv32/rtl/ips/gpio_apb.v:31]
	Parameter GPIO_NUMBER bound to: 16 - type: integer 
	Parameter GPIO_MSB bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gpio_apb' (21#1) [/home/roba/perso/github/nanorv32/rtl/ips/gpio_apb.v:31]
INFO: [Synth 8-638] synthesizing module 'uart_wrapper' [/home/roba/perso/github/nanorv32/rtl/ips/uart_wrapper.v:32]
INFO: [Synth 8-638] synthesizing module 'uart_periph' [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/uart_periph.v:46]
	Parameter UART_DIVISOR bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart' [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/uart.v:41]
	Parameter UART_DIVISOR bound to: 1 - type: integer 
	Parameter FULL_BIT bound to: 1 - type: integer 
	Parameter HALF_BIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart' (22#1) [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/uart.v:41]
INFO: [Synth 8-256] done synthesizing module 'uart_periph' (23#1) [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/uart_periph.v:46]
INFO: [Synth 8-256] done synthesizing module 'uart_wrapper' (24#1) [/home/roba/perso/github/nanorv32/rtl/ips/uart_wrapper.v:32]
INFO: [Synth 8-638] synthesizing module 'timer_wrapper' [/home/roba/perso/github/nanorv32/rtl/ips/timer_wrapper.v:31]
INFO: [Synth 8-638] synthesizing module 'timer_periph' [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/timer_periph.v:46]
	Parameter CLK_KHZ bound to: 32'b00000000000000000011000000000000 
	Parameter SYSTICK_INTR_MS bound to: 1 - type: integer 
	Parameter ENABLE_SYSTICK_TIMER bound to: ENABLED - type: string 
	Parameter ENABLE_HIGHRES_TIMER bound to: ENABLED - type: string 
INFO: [Synth 8-256] done synthesizing module 'timer_periph' (25#1) [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/timer_periph.v:46]
INFO: [Synth 8-256] done synthesizing module 'timer_wrapper' (26#1) [/home/roba/perso/github/nanorv32/rtl/ips/timer_wrapper.v:31]
INFO: [Synth 8-638] synthesizing module 'nanorv32_irq_mapper' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_irq_mapper.v:33]
INFO: [Synth 8-256] done synthesizing module 'nanorv32_irq_mapper' (27#1) [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_irq_mapper.v:33]
INFO: [Synth 8-638] synthesizing module 'nanorv32_intc' [/home/roba/perso/github/nanorv32/rtl/ips/nanorv32_intc.v:34]
INFO: [Synth 8-638] synthesizing module 'intr_periph' [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/intr_periph.v:46]
	Parameter EXTERNAL_INTERRUPTS bound to: 1 - type: integer 
	Parameter INTERRUPT_COUNT bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'intr_periph' (28#1) [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/intr_periph.v:46]
INFO: [Synth 8-256] done synthesizing module 'nanorv32_intc' (29#1) [/home/roba/perso/github/nanorv32/rtl/ips/nanorv32_intc.v:34]
INFO: [Synth 8-638] synthesizing module 'tap_top' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:73]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:221]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:328]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:473]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:500]
INFO: [Synth 8-256] done synthesizing module 'tap_top' (30#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:73]
INFO: [Synth 8-638] synthesizing module 'adbg_top' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v:45]
INFO: [Synth 8-638] synthesizing module 'adbg_wb_module' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v:64]
INFO: [Synth 8-638] synthesizing module 'adbg_wb_biu' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v:67]
INFO: [Synth 8-256] done synthesizing module 'adbg_wb_biu' (31#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v:67]
INFO: [Synth 8-638] synthesizing module 'adbg_crc32' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v:52]
INFO: [Synth 8-256] done synthesizing module 'adbg_crc32' (32#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v:52]
INFO: [Synth 8-256] done synthesizing module 'adbg_wb_module' (33#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v:64]
INFO: [Synth 8-638] synthesizing module 'adbg_or1k_module' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v:69]
INFO: [Synth 8-638] synthesizing module 'adbg_or1k_status_reg' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v:68]
INFO: [Synth 8-256] done synthesizing module 'adbg_or1k_status_reg' (34#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v:68]
INFO: [Synth 8-638] synthesizing module 'adbg_or1k_biu' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v:60]
INFO: [Synth 8-256] done synthesizing module 'adbg_or1k_biu' (35#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v:60]
INFO: [Synth 8-256] done synthesizing module 'adbg_or1k_module' (36#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v:69]
INFO: [Synth 8-638] synthesizing module 'adbg_jsp_module' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v:44]
INFO: [Synth 8-638] synthesizing module 'adbg_jsp_biu' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v:52]
INFO: [Synth 8-638] synthesizing module 'syncflop' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v:62]
INFO: [Synth 8-256] done synthesizing module 'syncflop' (37#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v:62]
INFO: [Synth 8-638] synthesizing module 'syncreg' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v:68]
INFO: [Synth 8-256] done synthesizing module 'syncreg' (38#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v:68]
INFO: [Synth 8-638] synthesizing module 'bytefifo' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v:73]
INFO: [Synth 8-256] done synthesizing module 'bytefifo' (39#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v:73]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v:288]
INFO: [Synth 8-155] case statement is not full and has no default [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v:408]
INFO: [Synth 8-256] done synthesizing module 'adbg_jsp_biu' (40#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v:52]
INFO: [Synth 8-256] done synthesizing module 'adbg_jsp_module' (41#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v:44]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v:439]
INFO: [Synth 8-256] done synthesizing module 'adbg_top' (42#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v:45]
INFO: [Synth 8-638] synthesizing module 'ahbmas_wbslv_top' [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:17]
	Parameter AWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-567] referenced signal 'rst_i' should be on the sensitivity list [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:142]
WARNING: [Synth 8-567] referenced signal 'rst_i' should be on the sensitivity list [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:153]
INFO: [Synth 8-256] done synthesizing module 'ahbmas_wbslv_top' (43#1) [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:17]
INFO: [Synth 8-638] synthesizing module 'port_mux' [/home/roba/perso/github/nanorv32/rtl/chips/port_mux.v:32]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
	Parameter CHIP_PORT_A_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-3848] Net pmux_pad_ie in module/entity port_mux does not have driver. [/home/roba/perso/github/nanorv32/rtl/chips/port_mux.v:44]
WARNING: [Synth 8-3848] Net pmux_pad_oe in module/entity port_mux does not have driver. [/home/roba/perso/github/nanorv32/rtl/chips/port_mux.v:45]
WARNING: [Synth 8-3848] Net pad_uart_rx in module/entity port_mux does not have driver. [/home/roba/perso/github/nanorv32/rtl/chips/port_mux.v:53]
INFO: [Synth 8-256] done synthesizing module 'port_mux' (44#1) [/home/roba/perso/github/nanorv32/rtl/chips/port_mux.v:32]
INFO: [Synth 8-638] synthesizing module 'top_io' [/home/roba/perso/github/nanorv32/rtl/chips/top_io.v:31]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 28723 - type: integer 
	Parameter NANORV32_DECODE_LBU bound to: 16387 - type: integer 
	Parameter NANORV32_DECODE_FENCE bound to: 15 - type: integer 
	Parameter NANORV32_DECODE_SLTI bound to: 8211 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: -939515789 - type: integer 
	Parameter NANORV32_DECODE_SBREAK bound to: 1048691 - type: integer 
	Parameter NANORV32_DECODE_BLTU bound to: 24675 - type: integer 
	Parameter NANORV32_DECODE_XOR bound to: 16435 - type: integer 
	Parameter NANORV32_DECODE_SLL bound to: 4147 - type: integer 
	Parameter NANORV32_DECODE_MULHU bound to: 33566771 - type: integer 
	Parameter NANORV32_DECODE_RDTIME bound to: -1072684941 - type: integer 
	Parameter NANORV32_DECODE_ANDI bound to: 28691 - type: integer 
	Parameter NANORV32_DECODE_JALR bound to: 103 - type: integer 
	Parameter NANORV32_DECODE_BLT bound to: 16483 - type: integer 
	Parameter NANORV32_DECODE_SCALL bound to: 115 - type: integer 
	Parameter NANORV32_DECODE_FENCE_I bound to: 4111 - type: integer 
	Parameter NANORV32_DECODE_JAL bound to: 111 - type: integer 
	Parameter NANORV32_DECODE_LH bound to: 4099 - type: integer 
	Parameter NANORV32_DECODE_LWU bound to: 24579 - type: integer 
	Parameter NANORV32_DECODE_LW bound to: 8195 - type: integer 
	Parameter NANORV32_DECODE_ADD bound to: 51 - type: integer 
	Parameter NANORV32_DECODE_AUIPC bound to: 23 - type: integer 
	Parameter NANORV32_DECODE_REM bound to: 33579059 - type: integer 
	Parameter NANORV32_DECODE_LUI bound to: 55 - type: integer 
	Parameter NANORV32_DECODE_BNE bound to: 4195 - type: integer 
	Parameter NANORV32_DECODE_RDCYCLE bound to: -1073733517 - type: integer 
	Parameter NANORV32_DECODE_RDTIMEH bound to: -938467213 - type: integer 
	Parameter NANORV32_DECODE_MULH bound to: 33558579 - type: integer 
	Parameter NANORV32_DECODE_BGEU bound to: 28771 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: -937418637 - type: integer 
	Parameter NANORV32_DECODE_SLTIU bound to: 12307 - type: integer 
	Parameter NANORV32_DECODE_SLLI bound to: 4115 - type: integer 
	Parameter NANORV32_DECODE_SRAI bound to: 1073762323 - type: integer 
	Parameter NANORV32_DECODE_MULHSU bound to: 33562675 - type: integer 
	Parameter NANORV32_DECODE_LD bound to: 12291 - type: integer 
	Parameter NANORV32_DECODE_ORI bound to: 24595 - type: integer 
	Parameter NANORV32_DECODE_XORI bound to: 16403 - type: integer 
	Parameter NANORV32_DECODE_LB bound to: 3 - type: integer 
	Parameter NANORV32_DECODE_DIVU bound to: 33574963 - type: integer 
	Parameter NANORV32_DECODE_SUB bound to: 1073741875 - type: integer 
	Parameter NANORV32_DECODE_SRA bound to: 1073762355 - type: integer 
	Parameter NANORV32_DECODE_BGE bound to: 20579 - type: integer 
	Parameter NANORV32_DECODE_SLT bound to: 8243 - type: integer 
	Parameter NANORV32_DECODE_SRLI bound to: 20499 - type: integer 
	Parameter NANORV32_DECODE_SW bound to: 8227 - type: integer 
	Parameter NANORV32_DECODE_REMU bound to: 33583155 - type: integer 
	Parameter NANORV32_DECODE_SRL bound to: 20531 - type: integer 
	Parameter NANORV32_DECODE_SLTU bound to: 12339 - type: integer 
	Parameter NANORV32_DECODE_LHU bound to: 20483 - type: integer 
	Parameter NANORV32_DECODE_SH bound to: 4131 - type: integer 
	Parameter NANORV32_DECODE_MUL bound to: 33554483 - type: integer 
	Parameter NANORV32_DECODE_ADDI bound to: 19 - type: integer 
	Parameter NANORV32_DECODE_SB bound to: 35 - type: integer 
	Parameter NANORV32_DECODE_DIV bound to: 33570867 - type: integer 
	Parameter NANORV32_DECODE_BEQ bound to: 99 - type: integer 
	Parameter NANORV32_DECODE_OR bound to: 24627 - type: integer 
	Parameter NANORV32_DECODE_RDINSTRET bound to: -1071636365 - type: integer 
	Parameter NANORV32_DECODE_SD bound to: 12323 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
	Parameter CHIP_PORT_A_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'std_pad' [/home/roba/perso/github/nanorv32/rtl/ips/std_pad.v:32]
INFO: [Synth 8-256] done synthesizing module 'std_pad' (45#1) [/home/roba/perso/github/nanorv32/rtl/ips/std_pad.v:32]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (46#1) [/opt/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'top_io' (47#1) [/home/roba/perso/github/nanorv32/rtl/chips/top_io.v:31]
INFO: [Synth 8-638] synthesizing module 'nanorv32_clkgen' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_clkgen_xilinx.v:33]
INFO: [Synth 8-638] synthesizing module 'arty_mmcm' [/home/roba/perso/github/nanorv32/rtl/ips/clock_manager/arty_mmcm/arty_mmcm.v:69]
INFO: [Synth 8-638] synthesizing module 'arty_mmcm_clk_wiz' [/home/roba/perso/github/nanorv32/rtl/ips/clock_manager/arty_mmcm/arty_mmcm_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:14176]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (48#1) [/opt/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:14176]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:20441]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (49#1) [/opt/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:20441]
INFO: [Synth 8-256] done synthesizing module 'arty_mmcm_clk_wiz' (50#1) [/home/roba/perso/github/nanorv32/rtl/ips/clock_manager/arty_mmcm/arty_mmcm_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'arty_mmcm' (51#1) [/home/roba/perso/github/nanorv32/rtl/ips/clock_manager/arty_mmcm/arty_mmcm.v:69]
INFO: [Synth 8-256] done synthesizing module 'nanorv32_clkgen' (52#1) [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_clkgen_xilinx.v:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[0] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[0]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[0] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[0] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[1] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[1]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[1] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[1] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[2] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[2]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[2] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[2] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[3] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[3]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[3] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[3] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[4] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[4]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[4] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[4] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[5] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[5]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[5] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[5] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[6] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[6]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[6] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[6] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[7] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[7]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[7] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[7] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[8] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[8]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[8] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[8] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[9] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[9]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[9] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[9] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[10] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[10]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[10] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[10] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[11] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[11]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[11] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[11] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[12] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[12]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[12] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[12] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[13] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[13]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[13] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[13] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[14] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[14]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[14] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[14] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[15] with 1st driver pin 'nanorv32_simpleahb:/U_PORT_MUX/pad_gpio_in[15]' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pad_gpio_in[15] with 2nd driver pin 'GND' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pad_gpio_in[15] is connected to constant driver, other driver is ignored [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:509]
INFO: [Synth 8-256] done synthesizing module 'nanorv32_simpleahb' (53#1) [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_simpleahb.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.629 ; gain = 242.328 ; free physical = 3036 ; free virtual = 23011
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.629 ; gain = 242.328 ; free physical = 3036 ; free virtual = 23011
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/roba/perso/github/nanorv32/synt/fpga/xilinx_constraints.xdc]
Finished Parsing XDC File [/home/roba/perso/github/nanorv32/synt/fpga/xilinx_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/roba/perso/github/nanorv32/synt/fpga/xilinx_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nanorv32_simpleahb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nanorv32_simpleahb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1439.848 ; gain = 0.000 ; free physical = 2837 ; free virtual = 22812
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18221 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1439.848 ; gain = 570.547 ; free physical = 2777 ; free virtual = 22806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1439.848 ; gain = 570.547 ; free physical = 2777 ; free virtual = 22806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1439.848 ; gain = 570.547 ; free physical = 2777 ; free virtual = 22806
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_alumuldiv.v:96]
INFO: [Synth 8-5546] ROM "csr_core_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'pc_fetch_r_reg[31:0]' into 'pc_exe_r_reg[31:0]' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:510]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_out_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "break_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_shift_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_tx_data_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hr_timer_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'TAP_state_reg' in module 'tap_top'
INFO: [Synth 8-5544] ROM "extest_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sample_preload_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mbist_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debug_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idcode_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bypass_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_logic_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_test_idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_TAP_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "be_dec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'module_state_reg' in module 'adbg_wb_module'
INFO: [Synth 8-5544] ROM "tdo_output_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bit_count_32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "biu_clr_err" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error_reg_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error_reg_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_reg_data_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top_inhibit_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crc_shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'module_state_reg' in module 'adbg_or1k_module'
INFO: [Synth 8-5544] ROM "tdo_output_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bit_count_32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_count_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_ct_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_reg_ld_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_reg_data_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top_inhibit_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crc_shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "module_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v:201]
INFO: [Synth 8-5544] ROM "wr_bit_count_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_bit_count_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'pc_branch_sel_reg' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_decoder.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'datamem_size_write_sel_reg' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_decoder.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'alu_res_reg' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_alumuldiv.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'sign_b_reg' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_alumuldiv.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'sign_a_reg' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_alumuldiv.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'div_sign_reg' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_alumuldiv.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'csr_core_rdata_reg' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_csr.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'force_stall_pstate2_reg' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_flow_ctrl.v:165]
Block RAM RAM_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             1111
                 iSTATE0 |                             0001 |                             1100
                 iSTATE1 |                             0010 |                             0111
                 iSTATE8 |                             0011 |                             0100
                 iSTATE9 |                             0100 |                             1110
                iSTATE10 |                             0101 |                             1010
                iSTATE11 |                             0110 |                             1001
                iSTATE12 |                             0111 |                             1011
                iSTATE13 |                             1000 |                             1000
                iSTATE14 |                             1001 |                             1101
                 iSTATE2 |                             1010 |                             0110
                 iSTATE3 |                             1011 |                             0010
                 iSTATE4 |                             1100 |                             0001
                 iSTATE5 |                             1101 |                             0011
                 iSTATE6 |                             1110 |                             0000
                 iSTATE7 |                             1111 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TAP_state_reg' using encoding 'sequential' in module 'tap_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             1001
                 iSTATE5 |                             0110 |                             0101
                 iSTATE6 |                             0111 |                             0110
                 iSTATE7 |                             1000 |                             0111
                 iSTATE9 |                             1001 |                             1010
                iSTATE10 |                             1010 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'module_state_reg' using encoding 'sequential' in module 'adbg_wb_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             1001
                 iSTATE5 |                             0110 |                             0101
                 iSTATE6 |                             0111 |                             0110
                 iSTATE7 |                             1000 |                             0111
                 iSTATE9 |                             1001 |                             1010
                iSTATE10 |                             1010 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'module_state_reg' using encoding 'sequential' in module 'adbg_or1k_module'
WARNING: [Synth 8-327] inferring latch for variable 'haddr_reg' [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:136]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1439.848 ; gain = 570.547 ; free physical = 2774 ; free virtual = 22802
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 80    
+---Registers : 
	               64 Bit    Registers := 3     
	               53 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 74    
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 24    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 33    
	                3 Bit    Registers := 29    
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 169   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             512K Bit         RAMs := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 120   
	   4 Input     32 Bit        Muxes := 7     
	  24 Input     32 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	  56 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 74    
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 27    
	   4 Input      4 Bit        Muxes := 14    
	  32 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 13    
	  30 Input      4 Bit        Muxes := 3     
	  56 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 53    
	   3 Input      3 Bit        Muxes := 58    
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 52    
	  56 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 6     
	   8 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 1     
	  56 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 203   
	   4 Input      1 Bit        Muxes := 58    
	  24 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 47    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nanorv32_prefetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module nanorv32_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  56 Input      5 Bit        Muxes := 1     
	  56 Input      3 Bit        Muxes := 2     
	  56 Input      2 Bit        Muxes := 4     
	  56 Input      1 Bit        Muxes := 6     
Module nanorv32_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 32    
Module nanorv32_divide 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module nanorv32_alumuldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 5     
Module nanorv32_csr 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module nanorv32_urom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 1     
Module nanorv32_flow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 15    
Module nanorv32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ahb_to_ssram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module bytewrite_ram_32bits 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module HastiBus 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HastiSlaveMux 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
Module HastiToPociBridge 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PociBus 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
Module gpio_apb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module uart_periph 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timer_periph 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module intr_periph 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module tap_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module adbg_wb_biu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module adbg_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module adbg_wb_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 5     
	  11 Input      4 Bit        Muxes := 5     
	  30 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
Module adbg_or1k_status_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module adbg_or1k_biu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module adbg_or1k_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 4     
	  11 Input      4 Bit        Muxes := 4     
	  30 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 5     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module syncflop 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module syncreg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module bytefifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module adbg_jsp_biu 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module adbg_jsp_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 14    
Module adbg_top 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module ahbmas_wbslv_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1439.848 ; gain = 570.547 ; free physical = 2773 ; free virtual = 22802
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_res_tmp, operation Mode is: A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
INFO: [Synth 8-5546] ROM "csr_core_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_shift_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_tx_data_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hr_timer_match" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1439.848 ; gain = 570.547 ; free physical = 2765 ; free virtual = 22794
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1439.848 ; gain = 570.547 ; free physical = 2765 ; free virtual = 22794

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Block RAM RAM_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-------------------+------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+--------------------------------------------------------------------------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG | RAMB18 | RAMB36 | Hierarchical Name                                                        | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+--------------------------------------------------------------------------+
|nanorv32_simpleahb | RAM_reg    | 16 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A  | 0      | 16     | nanorv32_simpleahb/Multiple/cmsdk_ahb_ram/bytewrite_ram_32bits/extram__2 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+--------------------------------------------------------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+-------------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|nanorv32_alumuldiv | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|nanorv32_alumuldiv | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|nanorv32_alumuldiv | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|nanorv32_alumuldiv | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+-------------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/\wr_module_state_reg[2] ' (FDC) to 'U_ADBG_TOP/i_dbg_jsp/\rd_module_state_reg[2] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/reg_dlab_bit_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/\wr_fsm_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_wb/wb_biu_i/err_reg_reg)
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[0] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[1] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[2] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[3] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[4] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[5] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[6] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[7] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[8] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[9] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[10] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[11] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[12] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[13] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_m_reg[14] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_GPIO/\gpio_in_m_reg[15] )
INFO: [Synth 8-3886] merging instance 'U_INSTANCE/\hburst_reg[0] ' (FDRE) to 'U_INSTANCE/\hburst_reg[1] '
INFO: [Synth 8-3886] merging instance 'U_INSTANCE/\hburst_reg[1] ' (FDRE) to 'U_INSTANCE/\hburst_reg[2] '
INFO: [Synth 8-3886] merging instance 'U_INSTANCE/\hburst_reg[2] ' (FDRE) to 'U_INSTANCE/\hsize_reg[2] '
INFO: [Synth 8-3886] merging instance 'U_INSTANCE/\hsize_reg[0] ' (FDRE) to 'U_INSTANCE/\hsize_reg[2] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_INSTANCE/\hsize_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_INSTANCE/\hsize_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/\rd_module_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[0] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[1] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[2] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[3] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[4] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[5] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[6] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[7] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[8] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[9] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[10] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[11] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[12] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[13] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[14] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3886] merging instance 'U_GPIO/\gpio_in_r_reg[15] ' (FDC) to 'U_GPIO/\gpio_in_m_reg[15] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_GPIO/\gpio_in_m_reg[15] )
WARNING: [Synth 8-3332] Sequential element (\result_reg[63] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[62] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[61] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[60] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[59] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[58] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[57] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[56] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[55] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[54] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[53] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[52] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[51] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[50] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[49] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[48] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[47] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[46] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[45] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[44] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[43] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[42] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[41] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[40] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[39] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[38] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[37] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[36] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[35] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[34] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[33] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (\result_reg[32] ) is unused and will be removed from module nanorv32_divide.
WARNING: [Synth 8-3332] Sequential element (force_stall_pstate2_reg) is unused and will be removed from module nanorv32_flow_ctrl.
WARNING: [Synth 8-3332] Sequential element (\haddr_r_reg[1] ) is unused and will be removed from module ahb_to_ssram.
WARNING: [Synth 8-3332] Sequential element (\haddr_r_reg[0] ) is unused and will be removed from module ahb_to_ssram.
WARNING: [Synth 8-3332] Sequential element (\skb_haddr_reg[23] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_haddr_reg[22] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_haddr_reg[21] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_haddr_reg[20] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_haddr_reg[19] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_haddr_reg[18] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_haddr_reg[17] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_haddr_reg[16] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_hburst_reg[2] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_hburst_reg[1] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_hburst_reg[0] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_hprot_reg[3] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_hprot_reg[2] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_hprot_reg[1] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\skb_hprot_reg[0] ) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (skb_hmastlock_reg) is unused and will be removed from module HastiBus.
WARNING: [Synth 8-3332] Sequential element (\R144_reg[23] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R144_reg[22] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R144_reg[21] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R144_reg[20] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R144_reg[19] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R144_reg[18] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R144_reg[17] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R144_reg[16] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R139_reg[23] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R139_reg[22] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R139_reg[21] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R139_reg[20] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R139_reg[19] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R139_reg[18] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R139_reg[17] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R139_reg[16] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R148_reg[23] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R148_reg[22] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R148_reg[21] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R148_reg[20] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R148_reg[19] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R148_reg[18] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R148_reg[17] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R148_reg[16] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R102_reg[2] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R102_reg[1] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R102_reg[0] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R97_reg[2] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R97_reg[1] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R97_reg[0] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R106_reg[2] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R106_reg[1] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R106_reg[0] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R88_reg[3] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R88_reg[2] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R88_reg[1] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R88_reg[0] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R83_reg[3] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R83_reg[2] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R83_reg[1] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R83_reg[0] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R92_reg[3] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R92_reg[2] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R92_reg[1] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R92_reg[0] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R74_reg[0] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R69_reg[0] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (\R78_reg[0] ) is unused and will be removed from module HastiSlaveMux.
WARNING: [Synth 8-3332] Sequential element (R58_reg) is unused and will be removed from module HastiSlaveMux.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[31] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[31] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[30] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[30] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[29] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[29] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[28] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[28] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[27] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[27] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[26] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[26] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[25] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[25] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[24] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[24] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[23] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[23] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[22] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[22] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[21] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[21] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[20] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[20] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[19] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[19] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[18] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[18] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[17] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[17] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[16] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[16] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[15] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[15] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[14] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[14] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[13] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[13] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[12] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[12] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[11] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[11] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[10] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[10] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[9] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[9] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[7] ' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[8] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[8] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[6] ' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[7] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[7] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[5] ' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[6] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[6] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[4] ' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[5] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[5] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[3] ' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[4] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[4] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[2] ' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[3] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[3] ' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/rdy_sync_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiBus_2/\skb_hsize_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiBus/\skb_hsize_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiBus/\skb_hsize_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiBus_2/\skb_htrans_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiBus_1/\skb_htrans_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R116_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R111_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R120_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R120_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R116_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R111_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R120_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R120_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/rdy_sync_tff2q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/R125_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/R125_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/R125_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg6_reg[1] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1439.848 ; gain = 570.547 ; free physical = 2412 ; free virtual = 22475
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1439.848 ; gain = 570.547 ; free physical = 2412 ; free virtual = 22475

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 1510.832 ; gain = 641.531 ; free physical = 2284 ; free virtual = 22339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1536.848 ; gain = 667.547 ; free physical = 2264 ; free virtual = 22317
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1536.848 ; gain = 667.547 ; free physical = 2264 ; free virtual = 22317

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1536.848 ; gain = 667.547 ; free physical = 2264 ; free virtual = 22317
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][31] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][31] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][30] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][30] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][29] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][29] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][28] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][28] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][27] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][27] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][26] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][26] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][25] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][25] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][24] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][24] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][23] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][23] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][22] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][22] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][21] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][21] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][20] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][20] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][19] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][19] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][18] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][18] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][17] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][17] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][16] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][16] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][15] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][15] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][14] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][14] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][13] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][13] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][12] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][12] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][11] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][11] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][10] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][10] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][9] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][9] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][8] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][8] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][7] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][7] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][4] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][4] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][6] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][6] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][5] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][5] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][3] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][3] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][2] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][2] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][1] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][1] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-4765] Removing register instance (\genblk1[0].iq_reg[0][0] ) from module (nanorv32_prefetch) as it is equivalent to (\iq_reg[0][0] ) and driving same net [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:210]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R78_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R78_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/R134_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/R134_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiBus/\skb_htrans_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R78_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/\R148_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/R134_reg)
INFO: [Synth 8-4480] The timing for the instance RAM_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1549.090 ; gain = 679.789 ; free physical = 2252 ; free virtual = 22306
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin U_PREFETCH_BUFFER:hrespi to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_REG_FILE:rst_n to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_div:req_in_1_signed to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CPU:hrespi to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CPU:hrespd to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_NANORV32_PIL:hrespd to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_NANORV32_PIL:hrespi to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HTRANS[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HSIZE[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HREADY to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:sram_ahb_dout[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_tcm0:HTRANS[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_tcm0:HSIZE[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_tcm0:HREADY to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HTRANS[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HSIZE[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_AHB_TO_SSRAM:HWDATA[11] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1549.090 ; gain = 679.789 ; free physical = 2251 ; free virtual = 22304
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1549.090 ; gain = 679.789 ; free physical = 2251 ; free virtual = 22304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1549.090 ; gain = 679.789 ; free physical = 2315 ; free virtual = 22368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     6|
|2     |CARRY4      |   273|
|3     |DSP48E1     |     4|
|4     |LUT1        |   388|
|5     |LUT2        |   807|
|6     |LUT3        |   589|
|7     |LUT4        |   725|
|8     |LUT5        |   796|
|9     |LUT6        |  3433|
|10    |MMCME2_ADV  |     1|
|11    |MUXF7       |   343|
|12    |MUXF8       |    85|
|13    |RAMB36E1    |     2|
|14    |RAMB36E1_1  |     2|
|15    |RAMB36E1_10 |     2|
|16    |RAMB36E1_11 |     2|
|17    |RAMB36E1_12 |     2|
|18    |RAMB36E1_13 |     2|
|19    |RAMB36E1_14 |     2|
|20    |RAMB36E1_15 |     2|
|21    |RAMB36E1_2  |     2|
|22    |RAMB36E1_3  |     2|
|23    |RAMB36E1_4  |     2|
|24    |RAMB36E1_5  |     2|
|25    |RAMB36E1_6  |     2|
|26    |RAMB36E1_7  |     2|
|27    |RAMB36E1_8  |     2|
|28    |RAMB36E1_9  |     2|
|29    |FDCE        |  1160|
|30    |FDPE        |   143|
|31    |FDRE        |  1422|
|32    |FDSE        |    41|
|33    |LD          |   126|
|34    |IBUF        |     6|
|35    |OBUF        |    17|
|36    |OBUFT       |     1|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+------------------------+------+
|      |Instance                   |Module                  |Cells |
+------+---------------------------+------------------------+------+
|1     |top                        |                        | 10398|
|2     |  U_NANORV32_PIL           |nanorv32_pil            |  6663|
|3     |    U_CPU                  |nanorv32                |  6663|
|4     |      U_PREFETCH_BUFFER    |nanorv32_prefetch       |   297|
|5     |      U_DECODER            |nanorv32_decoder        |   154|
|6     |      U_REG_FILE           |nanorv32_regfile        |  3067|
|7     |      U_ALU                |nanorv32_alumuldiv      |  2161|
|8     |        u_div              |nanorv32_divide         |  1132|
|9     |      U_CSR                |nanorv32_csr            |   358|
|10    |      U_FLOW_CTRL          |nanorv32_flow_ctrl      |    64|
|11    |        U_MICRO_ROM        |nanorv32_urom           |    21|
|12    |  u_tcm0                   |cmsdk_ahb_ram__1        |    62|
|13    |    U_AHB_TO_SSRAM         |ahb_to_ssram__1         |    46|
|14    |    U_RAM                  |bytewrite_ram_32bits__1 |    16|
|15    |  u_tcm1                   |cmsdk_ahb_ram           |    62|
|16    |    U_AHB_TO_SSRAM         |ahb_to_ssram            |    46|
|17    |    U_RAM                  |bytewrite_ram_32bits    |    16|
|18    |  u_ahbmatrix              |Ahbmli                  |  1105|
|19    |    xbar                   |HastiXbar               |  1105|
|20    |      HastiBus             |HastiBus__1             |   134|
|21    |      HastiBus_1           |HastiBus__2             |   139|
|22    |      HastiBus_2           |HastiBus                |   101|
|23    |      HastiSlaveMux        |HastiSlaveMux__1        |   241|
|24    |      HastiSlaveMux_1      |HastiSlaveMux__2        |   245|
|25    |      HastiSlaveMux_2      |HastiSlaveMux           |   245|
|26    |  U_APB_BRIDGE             |Apbbridge               |    85|
|27    |    bridge                 |HastiToPociBridge       |    25|
|28    |    apbbus                 |PociBus                 |    60|
|29    |  U_GPIO                   |gpio_apb                |    66|
|30    |  U_USART                  |uart_wrapper            |   306|
|31    |    U_UART                 |uart_periph             |   303|
|32    |      u1_uart              |uart                    |   290|
|33    |  U_TIMER                  |timer_wrapper           |   408|
|34    |    U_TIMER                |timer_periph            |   405|
|35    |  U_INTC                   |nanorv32_intc           |    47|
|36    |    U_INTR_PERIPH          |intr_periph             |    44|
|37    |  U_TAP_TOP                |tap_top                 |   106|
|38    |  U_ADBG_TOP               |adbg_top                |  1359|
|39    |    i_dbg_wb               |adbg_wb_module          |   614|
|40    |      wb_biu_i             |adbg_wb_biu             |   191|
|41    |      wb_crc_i             |adbg_crc32__1           |    65|
|42    |    i_dbg_cpu_or1k         |adbg_or1k_module__1     |   249|
|43    |      or1k_statusreg_i     |adbg_or1k_status_reg__1 |     4|
|44    |      or1k_biu_i           |adbg_or1k_biu__1        |     2|
|45    |      or1k_crc_i           |adbg_crc32__2           |    65|
|46    |    i_dbg_cpu_2            |adbg_or1k_module        |   247|
|47    |      or1k_statusreg_i     |adbg_or1k_status_reg    |     4|
|48    |      or1k_biu_i           |adbg_or1k_biu           |     2|
|49    |      or1k_crc_i           |adbg_crc32              |    65|
|50    |    i_dbg_jsp              |adbg_jsp_module         |   185|
|51    |      jsp_biu_i            |adbg_jsp_biu            |    95|
|52    |        wen_sff            |syncflop__1             |     6|
|53    |        ren_sff            |syncflop__2             |     6|
|54    |        freespace_syncreg  |syncreg__1              |    24|
|55    |          strobe_sff       |syncflop__5             |     4|
|56    |          ack_sff          |syncflop__4             |     6|
|57    |        bytesavail_syncreg |syncreg                 |    24|
|58    |          strobe_sff       |syncflop__3             |     4|
|59    |          ack_sff          |syncflop                |     6|
|60    |        wr_fifo            |bytefifo__1             |    12|
|61    |        rd_fifo            |bytefifo                |     9|
|62    |  U_INSTANCE               |ahbmas_wbslv_top        |    96|
|63    |  U_TOP_IO                 |top_io                  |     3|
|64    |    U_TDI                  |std_pad__17             |     0|
|65    |    U_TDO                  |std_pad__18             |     1|
|66    |    U_TMS                  |std_pad__19             |     0|
|67    |    U_TCK                  |std_pad                 |     0|
|68    |  U_CLK_GEN                |nanorv32_clkgen         |     5|
|69    |    U_MCM                  |arty_mmcm               |     5|
|70    |      inst                 |arty_mmcm_clk_wiz       |     5|
+------+---------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1549.090 ; gain = 679.789 ; free physical = 2315 ; free virtual = 22368
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2742 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1549.090 ; gain = 233.625 ; free physical = 2315 ; free virtual = 22369
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1549.090 ; gain = 679.789 ; free physical = 2315 ; free virtual = 22369
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 442 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/roba/perso/github/nanorv32/synt/fpga/xilinx_constraints.xdc]
Finished Parsing XDC File [/home/roba/perso/github/nanorv32/synt/fpga/xilinx_constraints.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  LD => LDCE: 126 instances

INFO: [Common 17-83] Releasing license: Synthesis
497 Infos, 218 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1581.105 ; gain = 640.582 ; free physical = 2314 ; free virtual = 22368
# set outputDir ./rpt
# file mkdir $outputDir
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1832.305 ; gain = 251.199 ; free physical = 2151 ; free virtual = 22216
# report_utilization -file $outputDir/post_synth_util.rpt
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1833.305 ; gain = 1.000 ; free physical = 2150 ; free virtual = 22215
# check_timing -override_defaults loops -verbose > post_synt_loops.rpt

check_timing report

Table of Contents
-----------------
1. checking loops

1. checking loops
-----------------
 There are 0 combinational loops in the design.


# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1902.336 ; gain = 69.031 ; free physical = 2146 ; free virtual = 22210

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1d480bddc

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 49 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dee9b0af

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1902.336 ; gain = 0.000 ; free physical = 2146 ; free virtual = 22210

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 2 cells.
Phase 2 Constant Propagation | Checksum: 24d283047

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1902.336 ; gain = 0.000 ; free physical = 2145 ; free virtual = 22209

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 928 unconnected nets.
INFO: [Opt 31-11] Eliminated 39 unconnected cells.
Phase 3 Sweep | Checksum: 2b49b2751

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1902.336 ; gain = 0.000 ; free physical = 2145 ; free virtual = 22209

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1902.336 ; gain = 0.000 ; free physical = 2145 ; free virtual = 22209
Ending Logic Optimization Task | Checksum: 2b49b2751

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.336 ; gain = 0.000 ; free physical = 2145 ; free virtual = 22209

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 2b49b2751

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1922 ; free virtual = 22000
Ending Power Optimization Task | Checksum: 2b49b2751

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.438 ; gain = 224.102 ; free physical = 1922 ; free virtual = 22000
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2126.438 ; gain = 293.133 ; free physical = 1922 ; free virtual = 22000
# reportCriticalPaths $outputDir/post_opt_critpath_report.csv
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[0]/C --> U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[0]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[1]/C --> U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[1]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[2]/C --> U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[2]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[3]/C --> U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[3]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/strobe_toggle_reg/C --> U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/strobe_sff/sync1_reg/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regA_reg[0]/C --> U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regB_reg[0]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regA_reg[1]/C --> U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regB_reg[1]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regA_reg[2]/C --> U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regB_reg[2]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regA_reg[3]/C --> U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regB_reg[3]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/strobe_toggle_reg/C --> U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/strobe_sff/sync1_reg/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_ADBG_TOP/i_dbg_wb/wb_biu_i/rdy_sync_reg/C --> U_ADBG_TOP/i_dbg_wb/wb_biu_i/rdy_sync_tff1_reg/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_TIMER/U_TIMER/systick_clk_count_reg[0]/C --> U_TIMER/U_TIMER/systick_clk_count_reg[1]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[32]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/D}}'.
CSV file ./rpt/post_opt_critpath_report.csv has been created.

# check_timing -override_defaults loops -verbose > post_opt_loops.rpt

check_timing report

Table of Contents
-----------------
1. checking loops

1. checking loops
-----------------
 There are 0 combinational loops in the design.


# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1908 ; free virtual = 21990
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1908 ; free virtual = 21990

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: f9eab0ec

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1908 ; free virtual = 21990

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: f9eab0ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1878 ; free virtual = 21952

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: f9eab0ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1877 ; free virtual = 21952

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 3adfc046

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1877 ; free virtual = 21952
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bbbf0214

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1875 ; free virtual = 21950

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 19da051c2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1852 ; free virtual = 21921
Phase 1.2.1 Place Init Design | Checksum: 18655e7dc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1873 ; free virtual = 21949
Phase 1.2 Build Placer Netlist Model | Checksum: 18655e7dc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1873 ; free virtual = 21949

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 18655e7dc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1873 ; free virtual = 21949
Phase 1.3 Constrain Clocks/Macros | Checksum: 18655e7dc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1873 ; free virtual = 21949
Phase 1 Placer Initialization | Checksum: 18655e7dc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2126.438 ; gain = 0.000 ; free physical = 1873 ; free virtual = 21949

Phase 2 Global Placement
SimPL: WL = 554418 (63882, 490536)
SimPL: WL = 547154 (57413, 489741)
SimPL: WL = 538662 (53401, 485261)
SimPL: WL = 539257 (52130, 487127)
SimPL: WL = 535899 (51263, 484636)
Phase 2 Global Placement | Checksum: 965f5e83

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1911 ; free virtual = 21982

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 965f5e83

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1911 ; free virtual = 21982

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1216230dc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1903 ; free virtual = 21976

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1429469ff

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1903 ; free virtual = 21975

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1429469ff

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1903 ; free virtual = 21975

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13fb83227

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1903 ; free virtual = 21975

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b2422d21

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1930 ; free virtual = 22008

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1736c7151

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1925 ; free virtual = 22006
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1736c7151

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22006

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1736c7151

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22006

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1736c7151

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22006
Phase 3.7 Small Shape Detail Placement | Checksum: 1736c7151

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22006

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 19ee0953e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22006
Phase 3 Detail Placement | Checksum: 19ee0953e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22006

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 167c0d16a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22007

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 167c0d16a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22007

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes

Phase 4.1.3.1.1.1 removeInstsFromShapes
Phase 4.1.3.1.1.1 removeInstsFromShapes | Checksum: 229ee22c7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22007
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 229ee22c7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22007

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 13245ed8a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22007
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 13245ed8a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22007
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 13245ed8a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1926 ; free virtual = 22007

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 11d9caaf3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1931 ; free virtual = 22021
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.539. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 11d9caaf3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1934 ; free virtual = 22021
Phase 4.1.3 Post Placement Optimization | Checksum: 11d9caaf3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1935 ; free virtual = 22022
Phase 4.1 Post Commit Optimization | Checksum: 11d9caaf3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1935 ; free virtual = 22022

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 11d9caaf3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1935 ; free virtual = 22022

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 11d9caaf3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1936 ; free virtual = 22022

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 11d9caaf3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1936 ; free virtual = 22022
Phase 4.4 Placer Reporting | Checksum: 11d9caaf3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1936 ; free virtual = 22022

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 19b94b8f1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1938 ; free virtual = 22022
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19b94b8f1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1938 ; free virtual = 22022
Ending Placer Task | Checksum: bc546717

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1939 ; free virtual = 22022
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2127.434 ; gain = 0.996 ; free physical = 1939 ; free virtual = 22022
# report_clock_utilization -file $outputDir/clock_util.rpt
# check_timing -override_defaults loops -verbose > post_place_loops.rpt

check_timing report

Table of Contents
-----------------
1. checking loops

1. checking loops
-----------------
 There are 0 combinational loops in the design.


# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# phys_opt_design
# }
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 155e6383d
----- Checksum: : 101fbd3e1 : 53ea645c 

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2127.434 ; gain = 0.000 ; free physical = 1930 ; free virtual = 22015
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2127.434 ; gain = 0.000 ; free physical = 1930 ; free virtual = 22015
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.539 | TNS=-104.640 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/biu_rst was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_TAP_TOP/update_dr_o was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/module_state[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/module_state[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_state[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_state[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_state[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_state[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_TAP_TOP/test_logic_reset_o was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_o_en. Net driver U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg[31]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/dec_rs1[1]. Replicated 2 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 7 nets. Created 8 new instances.

INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/biu_rst was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 2. Optimized 0 net. Created 0 new instance.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.539 | TNS=-99.458 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2127.434 ; gain = 0.000 ; free physical = 1944 ; free virtual = 22015
Phase 2 Fanout Optimization | Checksum: 125472a20
----- Checksum: : d15cc5c4 : 53ea645c 

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2127.434 ; gain = 0.000 ; free physical = 1943 ; free virtual = 22015

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/biu_rst.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_1
INFO: [Physopt 32-662] Processed net U_TAP_TOP/capture_dr_o.  Did not re-place instance U_TAP_TOP/capture_dr_o_INST_0
INFO: [Physopt 32-663] Processed net U_TAP_TOP/TAP_state[0].  Re-placed instance U_TAP_TOP/FSM_sequential_TAP_state_reg[0]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_9_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_9
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_next_state18_out.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_34
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_24_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_24
INFO: [Physopt 32-662] Processed net U_TAP_TOP/update_dr_o.  Did not re-place instance U_TAP_TOP/update_dr_o_INST_0
INFO: [Physopt 32-663] Processed net U_TAP_TOP/TAP_state[2].  Re-placed instance U_TAP_TOP/FSM_sequential_TAP_state_reg[2]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_12_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_12
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_21_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_21
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_33_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_33
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_12_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_12
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[10].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[10]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_25_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_25
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_17_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_17
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_14_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_14
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/p_12_in.  Re-placed instance U_ADBG_TOP/i_dbg_wb/FSM_sequential_module_state[2]_i_6
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_28_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_28
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_35_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_35
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[8].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[8]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_16_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_16
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[7].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[7]
INFO: [Physopt 32-662] Processed net U_TAP_TOP/TAP_state[3].  Did not re-place instance U_TAP_TOP/FSM_sequential_TAP_state_reg[3]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb_i_1_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb_i_1
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/module_id_reg[1].  Re-placed instance U_ADBG_TOP/module_id_reg_reg[1]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[3].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[3]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_15_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_15
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[5].  Did not re-place instance U_ADBG_TOP/i_dbg_wb/word_count_reg[5]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[1].  Re-placed instance U_ADBG_TOP/i_dbg_wb/bit_count_reg[1]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_32.  Re-placed instance U_ADBG_TOP/i_dbg_wb/FSM_sequential_module_state[1]_i_7
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[4].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[4]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_14_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_14
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[9].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[9]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_22_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_22
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_or1k_i_1_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_or1k_i_1
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_23_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_23
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_statusreg_i_i_3_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_or1k/or1k_statusreg_i_i_3
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_18_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_18
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_37_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_37
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_9_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_9
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/tdo_o.  Did not re-place instance U_ADBG_TOP/tdo_o_INST_0
INFO: [Physopt 32-662] Processed net U_TAP_TOP/tdo_pad_o_i_1_n_3.  Did not re-place instance U_TAP_TOP/tdo_pad_o_i_1
INFO: [Physopt 32-662] Processed net U_TAP_TOP/tdo_pad_o_i_4_n_3.  Did not re-place instance U_TAP_TOP/tdo_pad_o_i_4
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[15].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[15]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_23_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_23
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[1].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[1]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[0].  Re-placed instance U_ADBG_TOP/i_dbg_wb/bit_count_reg[0]
INFO: [Physopt 32-663] Processed net U_TAP_TOP/TAP_state[1].  Re-placed instance U_TAP_TOP/FSM_sequential_TAP_state_reg[1]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[14].  Did not re-place instance U_ADBG_TOP/i_dbg_wb/word_count_reg[14]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_13_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_13
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/bit_count[4]_i_2_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/bit_count[4]_i_2
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[5].  Re-placed instance U_ADBG_TOP/i_dbg_wb/bit_count_reg[5]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[2].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[2]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[6].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[6]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[11].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[11]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[12].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[12]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state[2]_i_4_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state[2]_i_4
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state[2]_i_7_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state[2]_i_7
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_23_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_23
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_20_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_20
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[15].  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[15]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_9_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_9
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_11_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_11
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_20_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_20
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/select_cmd.  Re-placed instance U_ADBG_TOP/input_shift_reg_reg[52]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[0].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[0]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[2].  Did not re-place instance U_ADBG_TOP/i_dbg_wb/bit_count_reg[2]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_2_i_1_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_2_i_1
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_25_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_25
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_37_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_37
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/module_id_reg[0].  Re-placed instance U_ADBG_TOP/module_id_reg_reg[0]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i_i_8_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i_i_8
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[11].  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[11]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[13].  Re-placed instance U_ADBG_TOP/i_dbg_wb/word_count_reg[13]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[4].  Re-placed instance U_ADBG_TOP/i_dbg_wb/bit_count_reg[4]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/operation[0].  Did not re-place instance U_ADBG_TOP/i_dbg_wb/operation_reg[0]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/input_shift_reg_reg_n_3_[48].  Re-placed instance U_ADBG_TOP/input_shift_reg_reg[48]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[3].  Re-placed instance U_ADBG_TOP/i_dbg_wb/bit_count_reg[3]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[13].  Re-placed instance U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[13]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_27_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_27
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_11_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_11
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_34_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_34
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_39_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_39
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_2/tdo_output_sel[0].  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_3
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[10].  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[10]
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_10_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_10
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_33_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_33
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_41_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_41
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/tdo_output_sel[0].  Re-placed instance U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_3
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_36_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_36
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_26_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_26
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_19_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_19
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_38_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_38
INFO: [Physopt 32-662] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/FSM_sequential_module_state[2]_i_4_n_3.  Did not re-place instance U_ADBG_TOP/i_dbg_cpu_or1k/FSM_sequential_module_state[2]_i_4
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/FSM_sequential_module_state[2]_i_7_n_3.  Re-placed instance U_ADBG_TOP/i_dbg_cpu_or1k/FSM_sequential_module_state[2]_i_7
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[15].  Re-placed instance U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[15]
INFO: [Physopt 32-663] Processed net U_ADBG_TOP/input_shift_reg_reg_n_3_[49].  Re-placed instance U_ADBG_TOP/input_shift_reg_reg[49]
INFO: [Physopt 32-661] Optimized 49 nets.  Re-placed 49 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.472 | TNS=-96.499 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2127.434 ; gain = 0.000 ; free physical = 1945 ; free virtual = 22013
Phase 3 Placement Based Optimization | Checksum: 145ebf443
----- Checksum: : f2018fe7 : 53ea645c 

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2127.434 ; gain = 0.000 ; free physical = 1944 ; free virtual = 22012

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 24 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net U_TAP_TOP/capture_dr_o. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_9_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_17_n_3. Rewired (signal push) U_ADBG_TOP/i_dbg_wb/word_count_reg[10] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_16_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_15_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_wb_i_1_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_wb/p_12_in. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_14_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_13_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_27_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i_i_8_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state[2]_i_7_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_26_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i_i_6_n_3. Rewired (signal push) U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[7] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i_i_6_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i_i_7_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i_i_8_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_24_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/FSM_sequential_module_state[2]_i_7_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_statusreg_i_i_3_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_cpu_or1k_i_1_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i_i_7_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_42_n_3. Rewired (signal push) U_ADBG_TOP/i_dbg_cpu_or1k/update_dr_i to 1 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 3 nets. Created 1 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1941 ; free virtual = 22013
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.472 | TNS=-96.499 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1941 ; free virtual = 22013
Phase 4 Rewire | Checksum: 23260a859
----- Checksum: : 1de7643fd : 53ea645c 

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 2128.438 ; gain = 1.004 ; free physical = 1940 ; free virtual = 22011

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net U_TAP_TOP/capture_dr_o. Replicated 2 times.
INFO: [Physopt 32-81] Processed net U_TAP_TOP/TAP_state[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_9_n_3. Replicated 1 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_12_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_TAP_TOP/TAP_state[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_12_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_TAP_TOP/TAP_state[3]. Replicated 2 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_15_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb_i_1_n_3. Replicated 2 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/module_id_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_14_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/p_12_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_TAP_TOP/TAP_state[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/word_count_reg[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_14_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_32. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_11_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_13_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/bit_count[4]_i_2_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/module_id_reg[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/word_count_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/operation[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/module_id_in[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/word_count_reg[11]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/wb_biu_i/rdy_o was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state[2]_i_4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i_i_8_n_3. Replicated 1 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_24_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_20_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/input_shift_reg_reg_n_3_[48]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_36_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_23_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state[2]_i_7_n_3. Net driver U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state[2]_i_7 was replaced.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_wb/module_state[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/FSM_sequential_module_state[2]_i_4_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_23_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i_i_7_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_18_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i_i_6_n_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i_i_7_n_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_26_n_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_19_n_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/input_shift_reg_reg_n_3_[49]. Replicated 4 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_wb/operation[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_24_n_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_statusreg_i_i_3_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i_i_5_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/bit_count_reg__0[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/FSM_sequential_module_state[2]_i_7_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[12]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_2_i_1_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_or1k_i_1_n_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_25_n_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_18_n_3. Replicated 2 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i_i_8_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_21_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i_i_6_n_3_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_ADBG_TOP/i_dbg_cpu_2/bit_count_reg__0[2]. Replicated 2 times.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_2/bit_count_32 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 56 nets. Created 68 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.465 | TNS=-96.241 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1937 ; free virtual = 22010
Phase 5 Critical Cell Optimization | Checksum: b1c10a14
----- Checksum: : 5dd6a5b8 : 53ea645c 

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2128.438 ; gain = 1.004 ; free physical = 1936 ; free virtual = 22010

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: b1c10a14
----- Checksum: : 5dd6a5b8 : 53ea645c 

Time (s): cpu = 00:01:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2128.438 ; gain = 1.004 ; free physical = 1936 ; free virtual = 22009

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_2_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_2_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_2_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_2_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_3_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_3_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_3_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_3_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_2_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_2_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_2_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_2_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_3_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_3_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_3_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_3_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: b1c10a14
----- Checksum: : 5dd6a5b8 : 53ea645c 

Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2128.438 ; gain = 1.004 ; free physical = 1936 ; free virtual = 22009

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 8 Shift Register Optimization | Checksum: b1c10a14
----- Checksum: : 5dd6a5b8 : 53ea645c 

Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2128.438 ; gain = 1.004 ; free physical = 1936 ; free virtual = 22009

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-609] Processed net U_TAP_TOP/TAP_state[2]_repN.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_12_n_3.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net U_TAP_TOP/TAP_state[1].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[3].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net U_ADBG_TOP/i_dbg_wb/bit_count_reg__0[4]_repN.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net U_ADBG_TOP/i_dbg_cpu_2/FSM_sequential_module_state[2]_i_4_n_3.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i_i_8_n_3_repN.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_20_n_3.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_23_n_3.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/FSM_sequential_module_state[2]_i_4_n_3.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i_i_7_n_3.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_19_n_3.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_21_n_3.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i_i_6_n_3_repN.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_26_n_3_repN.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_27_n_3.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net U_ADBG_TOP/i_dbg_cpu_2/module_tdo_o_INST_0_i_37_n_3.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_26_n_3.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-608] Optimized 10 nets.  Swapped 11 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.465 | TNS=-96.100 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1936 ; free virtual = 22009
Phase 9 Critical Pin Optimization | Checksum: 134d1ddb7
----- Checksum: : e0e7795b : 53ea645c 

Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2128.438 ; gain = 1.004 ; free physical = 1936 ; free virtual = 22009

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Very High Fanout Optimization | Checksum: 134d1ddb7
----- Checksum: : e0e7795b : 53ea645c 

Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2128.438 ; gain = 1.004 ; free physical = 1936 ; free virtual = 22010

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 134d1ddb7
----- Checksum: : e0e7795b : 53ea645c 

Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2128.438 ; gain = 1.004 ; free physical = 1936 ; free virtual = 22010
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1936 ; free virtual = 22010
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.465 | TNS=-96.100 |
Ending Physical Synthesis Task | Checksum: 180adba58
----- Checksum: : 12cc355fc : 53ea645c 

Time (s): cpu = 00:01:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2128.438 ; gain = 1.004 ; free physical = 1936 ; free virtual = 22010
INFO: [Common 17-83] Releasing license: Implementation
308 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2128.438 ; gain = 1.004 ; free physical = 1936 ; free virtual = 22010
# write_checkpoint -force $outputDir/post_place.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1927 ; free virtual = 22010
# report_utilization -file $outputDir/post_place_util.rpt
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1940 ; free virtual = 22013
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 89c5d208 ConstDB: 0 ShapeSum: 7e0da5d0 RouteDB: 53ea645c

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: abe12e71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1922 ; free virtual = 21995

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: abe12e71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1922 ; free virtual = 21995

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: abe12e71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1922 ; free virtual = 21995
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24d520254

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1921 ; free virtual = 21995
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.106 | TNS=-77.771| WHS=-2.586 | THS=-124.935|

Phase 2 Router Initialization | Checksum: 1643accd5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1921 ; free virtual = 21995

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17f10e547

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1813 ; free virtual = 21887

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2656
 Number of Nodes with overlaps = 572
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 26db69ac6

Time (s): cpu = 00:01:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1813 ; free virtual = 21886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.516 | TNS=-91.435| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1af7d9343

Time (s): cpu = 00:01:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1813 ; free virtual = 21886

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 26966047f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1813 ; free virtual = 21886
Phase 4.1.2 GlobIterForTiming | Checksum: 1f17c7bf4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1813 ; free virtual = 21886
Phase 4.1 Global Iteration 0 | Checksum: 1f17c7bf4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1813 ; free virtual = 21886

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 169b14123

Time (s): cpu = 00:01:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1812 ; free virtual = 21886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.495 | TNS=-91.336| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 147adab82

Time (s): cpu = 00:01:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1812 ; free virtual = 21886
Phase 4 Rip-up And Reroute | Checksum: 147adab82

Time (s): cpu = 00:01:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1812 ; free virtual = 21886

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 179328784

Time (s): cpu = 00:01:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1813 ; free virtual = 21886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.495 | TNS=-90.998| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1419747a1

Time (s): cpu = 00:01:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1811 ; free virtual = 21884

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1419747a1

Time (s): cpu = 00:01:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1811 ; free virtual = 21884
Phase 5 Delay and Skew Optimization | Checksum: 1419747a1

Time (s): cpu = 00:01:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1811 ; free virtual = 21884

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 15596ea3d

Time (s): cpu = 00:01:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2128.438 ; gain = 0.000 ; free physical = 1811 ; free virtual = 21884
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.429 | TNS=-87.327| WHS=-1.433 | THS=-37.007|


Phase 6.2 Lut RouteThru Assignment for hold
Phase 6.2 Lut RouteThru Assignment for hold | Checksum: 12a2a4438

Time (s): cpu = 00:04:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3859.379 ; gain = 1730.941 ; free physical = 158 ; free virtual = 20142
Phase 6 Post Hold Fix | Checksum: 12a2a4438

Time (s): cpu = 00:04:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3859.379 ; gain = 1730.941 ; free physical = 158 ; free virtual = 20142

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.43977 %
  Global Horizontal Routing Utilization  = 5.37168 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1227727ec

Time (s): cpu = 00:04:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3859.379 ; gain = 1730.941 ; free physical = 158 ; free virtual = 20142

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1227727ec

Time (s): cpu = 00:04:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3859.379 ; gain = 1730.941 ; free physical = 158 ; free virtual = 20142

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12f465454

Time (s): cpu = 00:04:11 ; elapsed = 00:00:56 . Memory (MB): peak = 3859.379 ; gain = 1730.941 ; free physical = 159 ; free virtual = 20143

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 13118449c

Time (s): cpu = 00:04:12 ; elapsed = 00:00:56 . Memory (MB): peak = 3859.379 ; gain = 1730.941 ; free physical = 159 ; free virtual = 20143
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.429 | TNS=-88.168| WHS=0.076  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 13118449c

Time (s): cpu = 00:04:12 ; elapsed = 00:00:56 . Memory (MB): peak = 3859.379 ; gain = 1730.941 ; free physical = 159 ; free virtual = 20143
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:12 ; elapsed = 00:00:56 . Memory (MB): peak = 3859.379 ; gain = 1730.941 ; free physical = 159 ; free virtual = 20143

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:13 ; elapsed = 00:00:57 . Memory (MB): peak = 3859.578 ; gain = 1731.141 ; free physical = 159 ; free virtual = 20143
# write_checkpoint -force $outputDir/post_route.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3891.395 ; gain = 0.000 ; free physical = 153 ; free virtual = 20143
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_power -file $outputDir/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
# report_drc -file $outputDir/post_imp_drc.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/roba/perso/github/nanorv32/synt/fpga/rpt/post_imp_drc.rpt.
# write_bitstream -force $outputDir/cpu.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0 input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0 input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1 input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1 input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2 input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp output U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0 output U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1 output U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2 output U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp multiplier stage U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0 multiplier stage U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1 multiplier stage U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2 multiplier stage U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net U_INSTANCE/haddr_reg[31]_i_1_n_3 is a gated clock net sourced by a combinational pin U_INSTANCE/haddr_reg[31]_i_1/O, cell U_INSTANCE/haddr_reg[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net U_NANORV32_PIL/U_CPU/U_ALU/div_occuring is a gated clock net sourced by a combinational pin U_NANORV32_PIL/U_CPU/U_ALU/u_div_i_1/O, cell U_NANORV32_PIL/U_CPU/U_ALU/u_div_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net U_NANORV32_PIL/U_CPU/U_ALU/sign_b_reg_i_1_n_3 is a gated clock net sourced by a combinational pin U_NANORV32_PIL/U_CPU/U_ALU/sign_b_reg_i_1/O, cell U_NANORV32_PIL/U_CPU/U_ALU/sign_b_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net U_NANORV32_PIL/U_CPU/U_DECODER/pc_branch_sel_reg[0]_i_2_n_3 is a gated clock net sourced by a combinational pin U_NANORV32_PIL/U_CPU/U_DECODER/pc_branch_sel_reg[0]_i_2/O, cell U_NANORV32_PIL/U_CPU/U_DECODER/pc_branch_sel_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port P0[9] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rpt/cpu.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/roba/perso/github/nanorv32/synt/fpga/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Mar 14 10:54:27 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3923.410 ; gain = 0.000 ; free physical = 195 ; free virtual = 20139
# write_verilog -force -mode timesim -sdf_anno true chip_layout.v
# write_sdf -force chip_layout.sdf
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[0\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[12\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[15\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[19\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[1\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[20\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[21\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[22\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[23\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[2\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[30\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[31\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[4\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg\[9\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
# source report_bram.tcl > bram.yaml
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.bram.*  &&  NAME =~  "*U_TCM_CODE*" }'.
## set all_rom_blocks [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.bram.*  &&  NAME =~  "*U_TCM_CODE*" }]
## puts "# Block ram description"
# Block ram description
## puts "---"
---
## puts "bram:"
bram:
## foreach block $all_rom_blocks {
##     puts "- NAME:  [get_property NAME $block]"
##     puts "  SITE: [get_property SITE $block]"
##     puts "  READ_WIDTH_A: [get_property READ_WIDTH_A $block]"
## }
report_latch
invalid command name "report_latch"
latch
invalid command name "latch"
report_timing -help
report_timing

Description: 
Report timing paths

Syntax: 
report_timing  [-from <args>] [-rise_from <args>] [-fall_from <args>]
               [-to <args>] [-rise_to <args>] [-fall_to <args>]
               [-through <args>] [-rise_through <args>] [-fall_through <args>]
               [-delay_type <arg>] [-setup] [-hold] [-max_paths <arg>]
               [-nworst <arg>] [-unique_pins] [-path_type <arg>] [-input_pins]
               [-no_header] [-label_reused] [-slack_lesser_than <arg>]
               [-slack_greater_than <arg>] [-group <args>] [-sort_by <arg>]
               [-no_report_unconstrained] [-user_ignored] [-of_objects <args>]
               [-significant_digits <arg>] [-file <arg>] [-append]
               [-name <arg>] [-return_string] [-warn_on_violation]
               [-cell <args>] [-rpx <arg>] [-quiet] [-verbose]

Usage: 
  Name                        Description
  ---------------------------------------
  [-from]                     From pins, ports, cells or clocks
  [-rise_from]                Rising from pins, ports, cells or clocks
  [-fall_from]                Falling from pins, ports, cells  or clocks
  [-to]                       To pins, ports, cells or clocks
  [-rise_to]                  Rising to pins, ports, cells or clocks
  [-fall_to]                  Falling to pins, ports, cells or clocks
  [-through]                  Through pins, ports, cells or nets
  [-rise_through]             Rising through pins, ports, cells or nets
  [-fall_through]             Falling through pins, ports, cells or nets
  [-delay_type]               Type of path delay: Values: max, min, min_max, 
                              max_rise, max_fall, min_rise, min_fall
                              Default: max
  [-setup]                    Report max delay timing paths (equivalent to 
                              -delay_type max)
  [-hold]                     Report min delay timing paths (equivalent to 
                              -delay_type min)
  [-max_paths]                Maximum number of paths to output when sorted 
                              by slack, or per path group when sorted by 
                              group: Value >=1
                              Default: 1
  [-nworst]                   List up to N worst paths to endpoint: Value >=1
                              Default: 1
  [-unique_pins]              for each unique set of pins, show at most 1 
                              path per path group
  [-path_type]                Format for path report: Values: end, summary, 
                              short, full, full_clock, full_clock_expanded
                              Default: full_clock_expanded
  [-input_pins]               Show input pins in path
  [-no_header]                
  [-label_reused]             Label reuse status on pins in the report
  [-slack_lesser_than]        Display paths with slack less than this
                              Default: 1e+30
  [-slack_greater_than]       Display paths with slack greater than this
                              Default: -1e+30
  [-group]                    Limit report to paths in this group(s)
  [-sort_by]                  Sorting order of paths: Values: group, slack
                              Default: slack
  [-no_report_unconstrained]  Do not report infinite slack paths
  [-user_ignored]             Only report paths which have infinite slack 
                              because of set_false_path or set_clock_groups 
                              timing constraints
  [-of_objects]               Report timing for these paths
  [-significant_digits]       Number of digits to display: Range: 0 to 3
                              Default: 3
  [-file]                     Filename to output results to. (send output to 
                              console if -file is not used)
  [-append]                   Append the results to file, don't overwrite the
                              results file
  [-name]                     Output the results to GUI panel with this name
  [-return_string]            return report as string
  [-warn_on_violation]        issue a critical warning when the report 
                              contains a timing violation
  [-cell]                     run report_timing on the cell
  [-rpx]                      Filename to output interactive results to.
  [-quiet]                    Ignore command errors
  [-verbose]                  Suspend message limits during command execution

Categories: 
Report, Timing

Description:

  Note: The report_timing can be multi-threaded to speed the process. Refer
  to the set_param command for more information on setting the
  general.maxThreads parameter

  This command performs timing analysis on the specified timing paths of the
  current Synthesized or Implemented Design. By default the tool reports the
  timing path with the worst calculated slack within each path group.
  However, you can optionally increase the number of paths and delays
  reported with the use of the -nworst or -max_paths arguments.

  The timing engine runs in "quad" timing mode, analyzing min and max delays
  for both slow and fast corners. You can configure the type of analysis
  performed by the config_timing_corners command. However, it is not
  recommended to change the default because this reduces the timing analysis
  coverage.

  Note: By default the report is written to the Tcl console or STD output.
  However, the results can also be written to the GUI, to a file, or returned
  as a string if desired.

Arguments:

  -from <args> - (Optional) The starting points of the timing paths to be
  analyzed. Ports, pins, or cells can be specified as timing path
  startpoints. You can also specify a clock object, and all startpoints
  clocked by the named clock will be analyzed.

  -rise_from <args> - (Optional) Similar to the -from option, but only the
  rising edge of signals coming from the startpoints are considered for
  timing analysis. If a clock object is specified, only the paths launched by
  the rising edge of the clock are considered as startpoints.

  -fall_from <args> - (Optional) Similar to the -from option, but only the
  falling edge of signals coming from the startpoints are considered for
  timing analysis. If a clock object is specified, only the paths launched by
  the falling edge of the clock are considered as startpoints.

  -to <args> - (Optional) The endpoints, or destination objects of timing
  paths to be analyzed. Ports, pins, and cell objects can be specified as
  endpoints. A clock object can also be specified, in which case endpoints
  clocked by the named clock are analyzed.

  -rise_to <args> - (Optional) Similar to the -to option, but only the rising
  edge of signals going to the endpoints is considered for timing analysis.
  If a clock object is specified, only the paths captured by the rising edge
  of the named clock are considered as endpoints.

  -fall_to <args> - (Optional) Similar to the -to option, but only the
  falling edge of signals going to the endpoints is considered for timing
  analysis. If a clock object is specified, only the paths captured by the
  falling edge of the named clock are considered as endpoints.

  -through <args> - (Optional) Consider only paths through the specified
  pins, cell instance, or nets during timing analysis. You can specify
  individual -through (or -rise_through and -fall_through) points in sequence
  to define a specific path through the design for analysis. The order of the
  specified through points is important to define a specific path. You can
  also specify through points with multiple objects, in which case the timing
  path can pass through any of the specified through objects.

  -rise_through <args> - (Optional) Similar to the -through option, but
  timing analysis is only performed on paths with a rising transition at the
  specified objects.

  -fall_through <args> - (Optional) Similar to the -through option, but
  timing analysis is only performed on paths with a falling transition at the
  specified objects.

  -delay_type <arg> - (Optional) Specifies the type of delay to analyze when
  running the timing report. The valid values are min, max, min_max,
  max_rise, max_fall, min_rise, min_fall. The default setting for -delay_type
  is max.

  -setup - (Optional) Check for setup violations. This is the same as
  specifying -delay_type max.

  -hold - (Optional) Check for hold violations. This is the same as
  specifying -delay_type min.

  Note: -setup and -hold can be specified together, which is the same as
  specifying -delay_type min_max

  -max_paths <arg> - (Optional) The maximum number of paths to output when
  sorted by slack; or maximum number of paths per path group when sorted by
  group, as specified by -sort_by. This is specified as a value greater than
  or equal to 1. By default the report_timing command will report the single
  worst timing path, or the worst path per path group.

  -nworst <arg> - (Optional) The number of timing paths per endpoint to
  output in the timing report. The timing report will return the <N> worst
  paths based on the specified value, greater than or equal to 1. The default
  setting is 1.

  -unique_pins - (Optional) Show only one timing path for each unique set of
  pins.

  -path_type <arg> - (Optional) Specify the path data to output in the timing
  report. The default format is full_clock_expanded. The valid path types
  are:

   *  end - Shows the endpoint of the path only, with calculated timing values.

   *  summary - Displays the startpoints and endpoints with slack calculation.

   *  short - Displays the startpoints and endpoints with calculated timing
      values.

   *  full - Displays the full timing path, including startpoints, through
      points, and endpoints.

   *  full_clock - Displays full clock paths in addition to the full timing
      path.

   *  full_clock_expanded - Displays full clock paths between a master clock
      and generated clocks in addition to the full_clock timing path. This is
      the default setting.

  -input_pins - (Optional) Show input pins in the timing path report. For use
  with -path_type full, full_clock, and full_clock_expanded.

  -no_header - (Optional) Do not write a header to the report.

  -label_reused - (Optional) For designs using incremental place and route
  (read_checkpoint -incremental), label pins with information related to the
  physical data reused from the specified incremental checkpoint. Reuse
  labels include:

   *  R : Cell placement and routing to this pin are reused.

   *  PNR : Cell placement is reused but routing to this pin is not reused.

   *  NR : Neither cell placement nor routing to this pin is reused.

   *  N : The cell, net, or pin is new. It does not exist in the incremental
      checkpoint.

  -slack_lesser_than <arg> - (Optional) Report timing on paths with a
  calculated slack value less than the specified value. Used with
  -slack_greater_than to provide a range of slack values of specific
  interest.

  -slack_greater_than <arg> - (Optional) Report timing on paths with a
  calculated slack value greater than the specified value. Used with
  -slack_lesser_than to provide a range of slack values of specific interest.

  -group <args> - (Optional) Report timing for paths in the specified path
  groups. Currently defined path groups can be determined with the
  get_path_groups command.

  Note: Each clock creates a path group. Path groups can also be defined with
  the group_path command. The -group option cannot be specified with
  -of_objects, which also specifies timing path objects.

  -sort_by [ slack | group ] - (Optional) Sort timing paths in the report by
  slack values, or by path group. Valid values are slack or group. By
  default, the report_timing command reports the worst, or -nworst, timing
  paths in the design. However, with -sort_by group, the report_timing
  command returns the worst, or -nworst, paths of each path group.

  -no_report_unconstrained - (Optional) Do not report timing on unconstrained
  paths. As a default, report_timing will include unconstrained paths which
  will have infinite slack.

  -user_ignored - (Optional) Report only the paths that are usually ignored
  by timing due to presence of set_false_path or set_clock_groups
  constraints.

  Note: The -user_ignored and -no_report_unconstrained options are mutually
  exclusive and cannot be specified together. The -user_ignored option is
  also mutually exclusive with the -slack_lesser_than and -slack_greater_than
  options

  -of_objects <args> - (Optional) Report timing on the specified timing path
  objects. Used with the get_timing_paths command.

  Note: The -of_objects option cannot be used with the various forms of
  -from, -to, or -through options which are also used to identify timing
  paths to report. The -of_objects option, which defines a timing path object
  containing a DELAY_TYPE property, cannot be used with -setup, -hold or
  -delay_type, which all also define a delay type. The -of_objects option
  also cannot be specified with -group, which defines groups of timing path
  objects

  -significant_digits <arg> - (Optional) The number of significant digits in
  the output results. The valid range is 0 to 3. The default setting is 3
  significant digits.

  -file <arg> - (Optional) Write the report into the specified file. The
  specified file will be overwritten if one already exists, unless -append is
  also specified.

  Note: If the path is not specified as part of the file name, the file will
  be written into the current working directory, or the directory from which
  the tool was launched.

  -append - (Optional) Append the output of the command to the specified file
  rather than overwriting it.

  Note: The -append option can only be used with the -file option

  -name <arg> - (Optional) Specifies the name of the results set for the GUI.

  -return_string - (Optional) Directs the output to a Tcl string rather than
  to the standard output. The Tcl string can be captured by a variable
  definition and parsed or otherwise processed.

  Note: This argument cannot be used with the -file option.

  -warn_on_violation - (Optional) Specify that a Critical Warning will be
  generated by the Vivado Design Suite when the timing report contains a
  timing violation.

  -cell <arg> - (Optional) Run the timing report from the level of the
  specified cell instance. A cell can be specified by name, or as an object
  returned by the get_cells command.

  -rpx <arg> - (Optional) Specify the file name and path of an Xilinx report
  file (RPX) to write. This is different from writing the report results to a
  file using the -file argument. The RPX file is an interactive report that
  contains all the report information and can be reloaded into memory in the
  Vivado Design Suite using the open_report command. You should add a .rpx
  file extension to the specified file name, as the Vivado tool will not
  automatically assign a file extension.

  Note: If the path is not specified as part of the file name, the file will
  be written into the current working directory, or the directory from which
  the tool was launched.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following example reports the timing for the 5 worst paths in the
  design, reporting the full timing path, including input pins, with timing
  values:

    report_timing -nworst 5 -path_type full -input_pins

  The following example shows the use of the multiple through points to
  define both a specific path (through state_reg1) and alternate paths
  (through count_3 or count_4), and writes the timing results to the
  specified file:

    report_timing -from go -through {state_reg1} -through { count_3  count_4 } \
    -to done -path_type summary -file C:/Data/timing1.txt

See Also:

   *  get_path_groups
   *  get_timing_paths
   *  group_path
   *  place_design
   *  report_timing_summary
   *  route_design
   *  set_clock_groups
   *  set_false_path
   *  set_msg_limit
all_latches 
U_INSTANCE/data_o_reg[0] U_INSTANCE/data_o_reg[10] U_INSTANCE/data_o_reg[11] U_INSTANCE/data_o_reg[12] U_INSTANCE/data_o_reg[13] U_INSTANCE/data_o_reg[14] U_INSTANCE/data_o_reg[15] U_INSTANCE/data_o_reg[16] U_INSTANCE/data_o_reg[17] U_INSTANCE/data_o_reg[18] U_INSTANCE/data_o_reg[19] U_INSTANCE/data_o_reg[1] U_INSTANCE/data_o_reg[20] U_INSTANCE/data_o_reg[21] U_INSTANCE/data_o_reg[22] U_INSTANCE/data_o_reg[23] U_INSTANCE/data_o_reg[24] U_INSTANCE/data_o_reg[25] U_INSTANCE/data_o_reg[26] U_INSTANCE/data_o_reg[27] U_INSTANCE/data_o_reg[28] U_INSTANCE/data_o_reg[29] U_INSTANCE/data_o_reg[2] U_INSTANCE/data_o_reg[30] U_INSTANCE/data_o_reg[31] U_INSTANCE/data_o_reg[3] U_INSTANCE/data_o_reg[4] U_INSTANCE/data_o_reg[5] U_INSTANCE/data_o_reg[6] U_INSTANCE/data_o_reg[7] U_INSTANCE/data_o_reg[8] U_INSTANCE/data_o_reg[9] U_INSTANCE/haddr_reg[0] U_INSTANCE/haddr_reg[10] U_INSTANCE/haddr_reg[11] U_INSTANCE/haddr_reg[12] U_INSTANCE/haddr_reg[13] U_INSTANCE/haddr_reg[14] U_INSTANCE/haddr_reg[15] U_INSTANCE/haddr_reg[1] U_INSTANCE/haddr_reg[24] U_INSTANCE/haddr_reg[25] U_INSTANCE/haddr_reg[26] U_INSTANCE/haddr_reg[27] U_INSTANCE/haddr_reg[28] U_INSTANCE/haddr_reg[29] U_INSTANCE/haddr_reg[2] U_INSTANCE/haddr_reg[30] U_INSTANCE/haddr_reg[31] U_INSTANCE/haddr_reg[3] U_INSTANCE/haddr_reg[4] U_INSTANCE/haddr_reg[5] U_INSTANCE/haddr_reg[6] U_INSTANCE/haddr_reg[7] U_INSTANCE/haddr_reg[8] U_INSTANCE/haddr_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[0] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[10] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[11] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[12] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[13] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[14] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[15] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[16] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[17] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[18] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[19] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[1] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[20] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[21] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[22] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[23] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[24] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[25] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[26] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[27] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[28] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[29] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[2] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[30] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[31] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[3] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[4] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[5] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[6] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[7] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[8] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/div_sign_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_a_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_b_reg U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[0] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[10] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[11] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[12] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[13] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[14] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[15] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[16] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[17] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[18] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[19] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[1] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[20] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[21] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[22] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[23] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[24] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[25] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[26] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[27] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[28] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[29] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[2] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[30] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[31] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[3] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[4] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[5] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[6] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[7] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[8] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[9] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[0] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[1] U_NANORV32_PIL/U_CPU/U_DECODER/pc_branch_sel_reg[0]
all_latches -h
all_latches

Description: 
Get a list of all latch cells in the current design

Syntax: 
all_latches  [-quiet] [-verbose]

Returns: 
list of latch cell objects

Usage: 
  Name        Description
  -----------------------
  [-quiet]    Ignore command errors
  [-verbose]  Suspend message limits during command execution

Categories: 
XDC

Description:

  Returns a list of all latches that have been declared in the current design.

  The list of latches returned by all_latches can also be limited or reduced
  by the filter command to filter according to properties assigned to the
  latches. Properties of an object can be returned by the list_property or
  report_property commands.

  The all_latches command is scoped to return the objects hierarchically,
  from the top-level of the design or from the level of the current instance.
  By default the current instance is defined as the top level of the design,
  but can be changed by using the current_instance command.

Arguments:

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following example returns a list of all latches in the current design:

    all_latches

  The following example shows how the list returned can be passed to another
  command:

    set_false_path -from [all_mults] -to [all_latches]

See Also:

   *  all_ffs
   *  all_registers
   *  current_instance
   *  filter
   *  get_cells
   *  list_property
   *  report_property
   *  set_false_path
all_latches -h > all_latches.txt
all_latches

Description: 
Get a list of all latch cells in the current design

Syntax: 
all_latches  [-quiet] [-verbose]

Returns: 
list of latch cell objects

Usage: 
  Name        Description
  -----------------------
  [-quiet]    Ignore command errors
  [-verbose]  Suspend message limits during command execution

Categories: 
XDC

Description:

  Returns a list of all latches that have been declared in the current design.

  The list of latches returned by all_latches can also be limited or reduced
  by the filter command to filter according to properties assigned to the
  latches. Properties of an object can be returned by the list_property or
  report_property commands.

  The all_latches command is scoped to return the objects hierarchically,
  from the top-level of the design or from the level of the current instance.
  By default the current instance is defined as the top level of the design,
  but can be changed by using the current_instance command.

Arguments:

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following example returns a list of all latches in the current design:

    all_latches

  The following example shows how the list returned can be passed to another
  command:

    set_false_path -from [all_mults] -to [all_latches]

See Also:

   *  all_ffs
   *  all_registers
   *  current_instance
   *  filter
   *  get_cells
   *  list_property
   *  report_property
   *  set_false_path
all_latches  > all_latches.txt
U_INSTANCE/data_o_reg[0] U_INSTANCE/data_o_reg[10] U_INSTANCE/data_o_reg[11] U_INSTANCE/data_o_reg[12] U_INSTANCE/data_o_reg[13] U_INSTANCE/data_o_reg[14] U_INSTANCE/data_o_reg[15] U_INSTANCE/data_o_reg[16] U_INSTANCE/data_o_reg[17] U_INSTANCE/data_o_reg[18] U_INSTANCE/data_o_reg[19] U_INSTANCE/data_o_reg[1] U_INSTANCE/data_o_reg[20] U_INSTANCE/data_o_reg[21] U_INSTANCE/data_o_reg[22] U_INSTANCE/data_o_reg[23] U_INSTANCE/data_o_reg[24] U_INSTANCE/data_o_reg[25] U_INSTANCE/data_o_reg[26] U_INSTANCE/data_o_reg[27] U_INSTANCE/data_o_reg[28] U_INSTANCE/data_o_reg[29] U_INSTANCE/data_o_reg[2] U_INSTANCE/data_o_reg[30] U_INSTANCE/data_o_reg[31] U_INSTANCE/data_o_reg[3] U_INSTANCE/data_o_reg[4] U_INSTANCE/data_o_reg[5] U_INSTANCE/data_o_reg[6] U_INSTANCE/data_o_reg[7] U_INSTANCE/data_o_reg[8] U_INSTANCE/data_o_reg[9] U_INSTANCE/haddr_reg[0] U_INSTANCE/haddr_reg[10] U_INSTANCE/haddr_reg[11] U_INSTANCE/haddr_reg[12] U_INSTANCE/haddr_reg[13] U_INSTANCE/haddr_reg[14] U_INSTANCE/haddr_reg[15] U_INSTANCE/haddr_reg[1] U_INSTANCE/haddr_reg[24] U_INSTANCE/haddr_reg[25] U_INSTANCE/haddr_reg[26] U_INSTANCE/haddr_reg[27] U_INSTANCE/haddr_reg[28] U_INSTANCE/haddr_reg[29] U_INSTANCE/haddr_reg[2] U_INSTANCE/haddr_reg[30] U_INSTANCE/haddr_reg[31] U_INSTANCE/haddr_reg[3] U_INSTANCE/haddr_reg[4] U_INSTANCE/haddr_reg[5] U_INSTANCE/haddr_reg[6] U_INSTANCE/haddr_reg[7] U_INSTANCE/haddr_reg[8] U_INSTANCE/haddr_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[0] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[10] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[11] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[12] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[13] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[14] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[15] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[16] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[17] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[18] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[19] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[1] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[20] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[21] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[22] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[23] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[24] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[25] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[26] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[27] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[28] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[29] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[2] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[30] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[31] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[3] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[4] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[5] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[6] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[7] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[8] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/div_sign_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_a_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_b_reg U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[0] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[10] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[11] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[12] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[13] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[14] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[15] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[16] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[17] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[18] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[19] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[1] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[20] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[21] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[22] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[23] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[24] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[25] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[26] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[27] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[28] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[29] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[2] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[30] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[31] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[3] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[4] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[5] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[6] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[7] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[8] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[9] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[0] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[1] U_NANORV32_PIL/U_CPU/U_DECODER/pc_branch_sel_reg[0]
all_latches  > all_latches.rpt
U_INSTANCE/data_o_reg[0] U_INSTANCE/data_o_reg[10] U_INSTANCE/data_o_reg[11] U_INSTANCE/data_o_reg[12] U_INSTANCE/data_o_reg[13] U_INSTANCE/data_o_reg[14] U_INSTANCE/data_o_reg[15] U_INSTANCE/data_o_reg[16] U_INSTANCE/data_o_reg[17] U_INSTANCE/data_o_reg[18] U_INSTANCE/data_o_reg[19] U_INSTANCE/data_o_reg[1] U_INSTANCE/data_o_reg[20] U_INSTANCE/data_o_reg[21] U_INSTANCE/data_o_reg[22] U_INSTANCE/data_o_reg[23] U_INSTANCE/data_o_reg[24] U_INSTANCE/data_o_reg[25] U_INSTANCE/data_o_reg[26] U_INSTANCE/data_o_reg[27] U_INSTANCE/data_o_reg[28] U_INSTANCE/data_o_reg[29] U_INSTANCE/data_o_reg[2] U_INSTANCE/data_o_reg[30] U_INSTANCE/data_o_reg[31] U_INSTANCE/data_o_reg[3] U_INSTANCE/data_o_reg[4] U_INSTANCE/data_o_reg[5] U_INSTANCE/data_o_reg[6] U_INSTANCE/data_o_reg[7] U_INSTANCE/data_o_reg[8] U_INSTANCE/data_o_reg[9] U_INSTANCE/haddr_reg[0] U_INSTANCE/haddr_reg[10] U_INSTANCE/haddr_reg[11] U_INSTANCE/haddr_reg[12] U_INSTANCE/haddr_reg[13] U_INSTANCE/haddr_reg[14] U_INSTANCE/haddr_reg[15] U_INSTANCE/haddr_reg[1] U_INSTANCE/haddr_reg[24] U_INSTANCE/haddr_reg[25] U_INSTANCE/haddr_reg[26] U_INSTANCE/haddr_reg[27] U_INSTANCE/haddr_reg[28] U_INSTANCE/haddr_reg[29] U_INSTANCE/haddr_reg[2] U_INSTANCE/haddr_reg[30] U_INSTANCE/haddr_reg[31] U_INSTANCE/haddr_reg[3] U_INSTANCE/haddr_reg[4] U_INSTANCE/haddr_reg[5] U_INSTANCE/haddr_reg[6] U_INSTANCE/haddr_reg[7] U_INSTANCE/haddr_reg[8] U_INSTANCE/haddr_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[0] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[10] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[11] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[12] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[13] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[14] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[15] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[16] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[17] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[18] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[19] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[1] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[20] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[21] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[22] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[23] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[24] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[25] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[26] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[27] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[28] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[29] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[2] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[30] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[31] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[3] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[4] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[5] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[6] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[7] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[8] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/div_sign_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_a_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_b_reg U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[0] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[10] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[11] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[12] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[13] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[14] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[15] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[16] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[17] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[18] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[19] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[1] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[20] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[21] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[22] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[23] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[24] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[25] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[26] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[27] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[28] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[29] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[2] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[30] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[31] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[3] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[4] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[5] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[6] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[7] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[8] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[9] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[0] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[1] U_NANORV32_PIL/U_CPU/U_DECODER/pc_branch_sel_reg[0]
puts [all_latches]  > all_latches.rpt
wrong # args: should be "puts ?-nonewline? ?channelId? string"
puts [all_latches]  > all_latches.rpt
wrong # args: should be "puts ?-nonewline? ?channelId? string"
set latches [all_latches]
U_INSTANCE/data_o_reg[0] U_INSTANCE/data_o_reg[10] U_INSTANCE/data_o_reg[11] U_INSTANCE/data_o_reg[12] U_INSTANCE/data_o_reg[13] U_INSTANCE/data_o_reg[14] U_INSTANCE/data_o_reg[15] U_INSTANCE/data_o_reg[16] U_INSTANCE/data_o_reg[17] U_INSTANCE/data_o_reg[18] U_INSTANCE/data_o_reg[19] U_INSTANCE/data_o_reg[1] U_INSTANCE/data_o_reg[20] U_INSTANCE/data_o_reg[21] U_INSTANCE/data_o_reg[22] U_INSTANCE/data_o_reg[23] U_INSTANCE/data_o_reg[24] U_INSTANCE/data_o_reg[25] U_INSTANCE/data_o_reg[26] U_INSTANCE/data_o_reg[27] U_INSTANCE/data_o_reg[28] U_INSTANCE/data_o_reg[29] U_INSTANCE/data_o_reg[2] U_INSTANCE/data_o_reg[30] U_INSTANCE/data_o_reg[31] U_INSTANCE/data_o_reg[3] U_INSTANCE/data_o_reg[4] U_INSTANCE/data_o_reg[5] U_INSTANCE/data_o_reg[6] U_INSTANCE/data_o_reg[7] U_INSTANCE/data_o_reg[8] U_INSTANCE/data_o_reg[9] U_INSTANCE/haddr_reg[0] U_INSTANCE/haddr_reg[10] U_INSTANCE/haddr_reg[11] U_INSTANCE/haddr_reg[12] U_INSTANCE/haddr_reg[13] U_INSTANCE/haddr_reg[14] U_INSTANCE/haddr_reg[15] U_INSTANCE/haddr_reg[1] U_INSTANCE/haddr_reg[24] U_INSTANCE/haddr_reg[25] U_INSTANCE/haddr_reg[26] U_INSTANCE/haddr_reg[27] U_INSTANCE/haddr_reg[28] U_INSTANCE/haddr_reg[29] U_INSTANCE/haddr_reg[2] U_INSTANCE/haddr_reg[30] U_INSTANCE/haddr_reg[31] U_INSTANCE/haddr_reg[3] U_INSTANCE/haddr_reg[4] U_INSTANCE/haddr_reg[5] U_INSTANCE/haddr_reg[6] U_INSTANCE/haddr_reg[7] U_INSTANCE/haddr_reg[8] U_INSTANCE/haddr_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[0] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[10] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[11] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[12] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[13] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[14] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[15] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[16] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[17] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[18] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[19] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[1] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[20] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[21] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[22] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[23] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[24] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[25] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[26] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[27] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[28] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[29] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[2] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[30] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[31] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[3] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[4] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[5] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[6] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[7] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[8] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/div_sign_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_a_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_b_reg U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[0] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[10] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[11] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[12] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[13] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[14] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[15] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[16] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[17] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[18] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[19] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[1] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[20] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[21] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[22] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[23] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[24] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[25] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[26] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[27] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[28] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[29] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[2] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[30] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[31] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[3] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[4] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[5] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[6] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[7] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[8] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[9] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[0] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[1] U_NANORV32_PIL/U_CPU/U_DECODER/pc_branch_sel_reg[0]
echo $latches
WARNING: [Common 17-259] Unknown Tcl command 'echo U_INSTANCE/data_o_reg[0] U_INSTANCE/data_o_reg[10] U_INSTANCE/data_o_reg[11] U_INSTANCE/data_o_reg[12] U_INSTANCE/data_o_reg[13] U_INSTANCE/data_o_reg[14] U_INSTANCE/data_o_reg[15] U_INSTANCE/data_o_reg[16] U_INSTANCE/data_o_reg[17] U_INSTANCE/data_o_reg[18] U_INSTANCE/data_o_reg[19] U_INSTANCE/data_o_reg[1] U_INSTANCE/data_o_reg[20] U_INSTANCE/data_o_reg[21] U_INSTANCE/data_o_reg[22] U_INSTANCE/data_o_reg[23] U_INSTANCE/data_o_reg[24] U_INSTANCE/data_o_reg[25] U_INSTANCE/data_o_reg[26] U_INSTANCE/data_o_reg[27] U_INSTANCE/data_o_reg[28] U_INSTANCE/data_o_reg[29] U_INSTANCE/data_o_reg[2] U_INSTANCE/data_o_reg[30] U_INSTANCE/data_o_reg[31] U_INSTANCE/data_o_reg[3] U_INSTANCE/data_o_reg[4] U_INSTANCE/data_o_reg[5] U_INSTANCE/data_o_reg[6] U_INSTANCE/data_o_reg[7] U_INSTANCE/data_o_reg[8] U_INSTANCE/data_o_reg[9] U_INSTANCE/haddr_reg[0] U_INSTANCE/haddr_reg[10] U_INSTANCE/haddr_reg[11] U_INSTANCE/haddr_reg[12] U_INSTANCE/haddr_reg[13] U_INSTANCE/haddr_reg[14] U_INSTANCE/haddr_reg[15] U_INSTANCE/haddr_reg[1] U_INSTANCE/haddr_reg[24] U_INSTANCE/haddr_reg[25] U_INSTANCE/haddr_reg[26] U_INSTANCE/haddr_reg[27] U_INSTANCE/haddr_reg[28] U_INSTANCE/haddr_reg[29] U_INSTANCE/haddr_reg[2] U_INSTANCE/haddr_reg[30] U_INSTANCE/haddr_reg[31] U_INSTANCE/haddr_reg[3] U_INSTANCE/haddr_reg[4] U_INSTANCE/haddr_reg[5] U_INSTANCE/haddr_reg[6] U_INSTANCE/haddr_reg[7] U_INSTANCE/haddr_reg[8] U_INSTANCE/haddr_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[0] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[10] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[11] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[12] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[13] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[14] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[15] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[16] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[17] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[18] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[19] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[1] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[20] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[21] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[22] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[23] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[24] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[25] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[26] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[27] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[28] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[29] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[2] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[30] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[31] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[3] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[4] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[5] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[6] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[7] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[8] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/div_sign_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_a_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_b_reg U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[0] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[10] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[11] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[12] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[13] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[14] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[15] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[16] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[17] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[18] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[19] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[1] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[20] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[21] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[22] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[23] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[24] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[25] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[26] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[27] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[28] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[29] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[2] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[30] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[31] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[3] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[4] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[5] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[6] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[7] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[8] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[9] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[0] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[1] U_NANORV32_PIL/U_CPU/U_DECODER/pc_branch_sel_reg[0]' sending command to the OS shell for execution.
echo $latches > all_latches.rpt
WARNING: [Common 17-259] Unknown Tcl command 'echo U_INSTANCE/data_o_reg[0] U_INSTANCE/data_o_reg[10] U_INSTANCE/data_o_reg[11] U_INSTANCE/data_o_reg[12] U_INSTANCE/data_o_reg[13] U_INSTANCE/data_o_reg[14] U_INSTANCE/data_o_reg[15] U_INSTANCE/data_o_reg[16] U_INSTANCE/data_o_reg[17] U_INSTANCE/data_o_reg[18] U_INSTANCE/data_o_reg[19] U_INSTANCE/data_o_reg[1] U_INSTANCE/data_o_reg[20] U_INSTANCE/data_o_reg[21] U_INSTANCE/data_o_reg[22] U_INSTANCE/data_o_reg[23] U_INSTANCE/data_o_reg[24] U_INSTANCE/data_o_reg[25] U_INSTANCE/data_o_reg[26] U_INSTANCE/data_o_reg[27] U_INSTANCE/data_o_reg[28] U_INSTANCE/data_o_reg[29] U_INSTANCE/data_o_reg[2] U_INSTANCE/data_o_reg[30] U_INSTANCE/data_o_reg[31] U_INSTANCE/data_o_reg[3] U_INSTANCE/data_o_reg[4] U_INSTANCE/data_o_reg[5] U_INSTANCE/data_o_reg[6] U_INSTANCE/data_o_reg[7] U_INSTANCE/data_o_reg[8] U_INSTANCE/data_o_reg[9] U_INSTANCE/haddr_reg[0] U_INSTANCE/haddr_reg[10] U_INSTANCE/haddr_reg[11] U_INSTANCE/haddr_reg[12] U_INSTANCE/haddr_reg[13] U_INSTANCE/haddr_reg[14] U_INSTANCE/haddr_reg[15] U_INSTANCE/haddr_reg[1] U_INSTANCE/haddr_reg[24] U_INSTANCE/haddr_reg[25] U_INSTANCE/haddr_reg[26] U_INSTANCE/haddr_reg[27] U_INSTANCE/haddr_reg[28] U_INSTANCE/haddr_reg[29] U_INSTANCE/haddr_reg[2] U_INSTANCE/haddr_reg[30] U_INSTANCE/haddr_reg[31] U_INSTANCE/haddr_reg[3] U_INSTANCE/haddr_reg[4] U_INSTANCE/haddr_reg[5] U_INSTANCE/haddr_reg[6] U_INSTANCE/haddr_reg[7] U_INSTANCE/haddr_reg[8] U_INSTANCE/haddr_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[0] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[10] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[11] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[12] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[13] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[14] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[15] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[16] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[17] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[18] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[19] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[1] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[20] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[21] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[22] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[23] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[24] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[25] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[26] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[27] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[28] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[29] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[2] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[30] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[31] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[3] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[4] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[5] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[6] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[7] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[8] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/div_sign_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_a_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_b_reg U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[0] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[10] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[11] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[12] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[13] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[14] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[15] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[16] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[17] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[18] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[19] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[1] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[20] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[21] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[22] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[23] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[24] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[25] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[26] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[27] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[28] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[29] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[2] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[30] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[31] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[3] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[4] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[5] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[6] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[7] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[8] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[9] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[0] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[1] U_NANORV32_PIL/U_CPU/U_DECODER/pc_branch_sel_reg[0] > all_latches.rpt' sending command to the OS shell for execution.
echo [all_latches] > all_latches.rpt
WARNING: [Common 17-259] Unknown Tcl command 'echo U_INSTANCE/data_o_reg[0] U_INSTANCE/data_o_reg[10] U_INSTANCE/data_o_reg[11] U_INSTANCE/data_o_reg[12] U_INSTANCE/data_o_reg[13] U_INSTANCE/data_o_reg[14] U_INSTANCE/data_o_reg[15] U_INSTANCE/data_o_reg[16] U_INSTANCE/data_o_reg[17] U_INSTANCE/data_o_reg[18] U_INSTANCE/data_o_reg[19] U_INSTANCE/data_o_reg[1] U_INSTANCE/data_o_reg[20] U_INSTANCE/data_o_reg[21] U_INSTANCE/data_o_reg[22] U_INSTANCE/data_o_reg[23] U_INSTANCE/data_o_reg[24] U_INSTANCE/data_o_reg[25] U_INSTANCE/data_o_reg[26] U_INSTANCE/data_o_reg[27] U_INSTANCE/data_o_reg[28] U_INSTANCE/data_o_reg[29] U_INSTANCE/data_o_reg[2] U_INSTANCE/data_o_reg[30] U_INSTANCE/data_o_reg[31] U_INSTANCE/data_o_reg[3] U_INSTANCE/data_o_reg[4] U_INSTANCE/data_o_reg[5] U_INSTANCE/data_o_reg[6] U_INSTANCE/data_o_reg[7] U_INSTANCE/data_o_reg[8] U_INSTANCE/data_o_reg[9] U_INSTANCE/haddr_reg[0] U_INSTANCE/haddr_reg[10] U_INSTANCE/haddr_reg[11] U_INSTANCE/haddr_reg[12] U_INSTANCE/haddr_reg[13] U_INSTANCE/haddr_reg[14] U_INSTANCE/haddr_reg[15] U_INSTANCE/haddr_reg[1] U_INSTANCE/haddr_reg[24] U_INSTANCE/haddr_reg[25] U_INSTANCE/haddr_reg[26] U_INSTANCE/haddr_reg[27] U_INSTANCE/haddr_reg[28] U_INSTANCE/haddr_reg[29] U_INSTANCE/haddr_reg[2] U_INSTANCE/haddr_reg[30] U_INSTANCE/haddr_reg[31] U_INSTANCE/haddr_reg[3] U_INSTANCE/haddr_reg[4] U_INSTANCE/haddr_reg[5] U_INSTANCE/haddr_reg[6] U_INSTANCE/haddr_reg[7] U_INSTANCE/haddr_reg[8] U_INSTANCE/haddr_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[0] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[10] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[11] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[12] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[13] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[14] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[15] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[16] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[17] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[18] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[19] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[1] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[20] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[21] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[22] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[23] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[24] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[25] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[26] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[27] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[28] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[29] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[2] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[30] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[31] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[3] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[4] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[5] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[6] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[7] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[8] U_NANORV32_PIL/U_CPU/U_ALU/alu_res_reg[9] U_NANORV32_PIL/U_CPU/U_ALU/div_sign_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_a_reg U_NANORV32_PIL/U_CPU/U_ALU/sign_b_reg U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[0] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[10] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[11] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[12] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[13] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[14] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[15] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[16] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[17] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[18] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[19] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[1] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[20] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[21] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[22] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[23] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[24] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[25] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[26] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[27] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[28] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[29] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[2] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[30] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[31] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[3] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[4] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[5] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[6] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[7] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[8] U_NANORV32_PIL/U_CPU/U_CSR/csr_core_rdata_reg[9] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[0] U_NANORV32_PIL/U_CPU/U_DECODER/datamem_size_write_sel_reg[1] U_NANORV32_PIL/U_CPU/U_DECODER/pc_branch_sel_reg[0] > all_latches.rpt' sending command to the OS shell for execution.
