// Seed: 2211854530
module module_0 #(
    parameter id_11 = 32'd18
) (
    output tri id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    input wire id_4,
    input uwire id_5,
    output wor id_6,
    input tri id_7,
    input tri id_8
);
  logic [7:0] id_10;
  wire [-1 : 'h0] _id_11;
  assign id_10[-1 : id_11] = -1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_10 = 32'd56
) (
    inout  wor  id_0,
    input  wire id_1,
    output wor  id_2,
    input  wand id_3,
    input  wor  id_4,
    input  wand id_5
);
  uwire id_7 = 1;
  logic [-1 : -1] id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_0,
      id_3,
      id_4,
      id_0,
      id_5,
      id_3
  );
  assign modCall_1.id_7 = 0;
  assign id_0 = -1;
  tri1 \id_9 = -1;
  wire _id_10;
  always id_8[-1<<id_10] <= -1;
  wire id_11 = id_10;
  tri0 id_12 = id_10 <-> 1;
endmodule
