<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 12.800.0.16</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</text>
<text>Date: Tue Feb 25 13:41:24 2020
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>BaseDesign</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300T_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG484</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_ht, slow_lv_lt, fast_hv_lt</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>timing_analysis</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Period (ns)</cell>
 <cell>Frequency (MHz)</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Max Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell>14.729</cell>
 <cell>67.893</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>1.540</cell>
 <cell>18.179</cell>
</row>
<row>
 <cell>PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK</cell>
 <cell>2.000</cell>
 <cell>500.000</cell>
 <cell>6.250</cell>
 <cell>160.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>22.111</cell>
 <cell>45.226</cell>
 <cell>166.670</cell>
 <cell>6.000</cell>
 <cell>4.112</cell>
 <cell>4.376</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Min Delay (ns)</cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>N/A</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_434[5]:CLK</cell>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0/INST_RAM1K20_IP:A_WEN[1]</cell>
 <cell>14.585</cell>
 <cell>4.879</cell>
 <cell>22.449</cell>
 <cell>27.328</cell>
 <cell>0.506</cell>
 <cell>15.121</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_434[5]:CLK</cell>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R76C0/INST_RAM1K20_IP:B_WEN[0]</cell>
 <cell>13.994</cell>
 <cell>5.021</cell>
 <cell>21.858</cell>
 <cell>26.879</cell>
 <cell>0.943</cell>
 <cell>14.979</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_434[3]:CLK</cell>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0/INST_RAM1K20_IP:A_WEN[1]</cell>
 <cell>14.439</cell>
 <cell>5.025</cell>
 <cell>22.303</cell>
 <cell>27.328</cell>
 <cell>0.506</cell>
 <cell>14.975</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_434[5]:CLK</cell>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R65C0/INST_RAM1K20_IP:B_WEN[0]</cell>
 <cell>14.149</cell>
 <cell>5.035</cell>
 <cell>22.013</cell>
 <cell>27.048</cell>
 <cell>0.794</cell>
 <cell>14.965</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_434[5]:CLK</cell>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R65C0/INST_RAM1K20_IP:B_WEN[1]</cell>
 <cell>14.130</cell>
 <cell>5.047</cell>
 <cell>21.994</cell>
 <cell>27.041</cell>
 <cell>0.801</cell>
 <cell>14.953</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_434[5]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0/INST_RAM1K20_IP:A_WEN[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>27.328</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>22.449</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.879</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.910</cell>
 <cell>4.910</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>5.217</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.783</cell>
 <cell>6.000</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>6.347</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB5:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.676</cell>
 <cell>7.023</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>7.128</cell>
 <cell>376</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_434[5]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB5_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.736</cell>
 <cell>7.864</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_434[5]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.258</cell>
 <cell>8.122</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_436_5:A</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_434[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.256</cell>
 <cell>8.378</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_436_5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.333</cell>
 <cell>8.711</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_436_7:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_436_5_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.597</cell>
 <cell>9.308</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_436_7:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>9.636</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_436_7_RNIHEGT:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_436_7_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>9.787</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_436_7_RNIHEGT:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>9.955</cell>
 <cell>15</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_518_0_3:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/_T_436</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.765</cell>
 <cell>10.720</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_518_0_3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>10.850</cell>
 <cell>63</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_574[64]:D</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_518_0_3_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.835</cell>
 <cell>11.685</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/_T_574[64]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.242</cell>
 <cell>11.927</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/PREGATEDHADDR_m4:D</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.TLFilter_auto_out_a_bits_address[28]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.476</cell>
 <cell>12.403</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/PREGATEDHADDR_m4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>12.477</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/PREGATEDHADDR_0[28]:D</cell>
 <cell>net</cell>
 <cell>CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/PREGATEDHADDR_N_7_mux</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.296</cell>
 <cell>13.773</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/PREGATEDHADDR_0[28]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.294</cell>
 <cell>14.067</cell>
 <cell>17</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL[8]:C</cell>
 <cell>net</cell>
 <cell>CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/M1GATEDHADDR[28]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.588</cell>
 <cell>14.655</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL[8]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.242</cell>
 <cell>14.897</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIGOOL1[4]:D</cell>
 <cell>net</cell>
 <cell>CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/m1s8AddrSel</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.641</cell>
 <cell>15.538</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIGOOL1[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>15.620</cell>
 <cell>26</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg_RNIVBT34[0]:B</cell>
 <cell>net</cell>
 <cell>CoreAHBL_0_AHBmslave8_HWRITE_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.450</cell>
 <cell>16.070</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg_RNIVBT34[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>16.152</cell>
 <cell>76</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_write:B</cell>
 <cell>net</cell>
 <cell>PF_SRAM_0_inst_0.COREAHBLSRAM_PF_0.U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf.ahbnext_state12</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.332</cell>
 <cell>16.484</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_write:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>16.566</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_wen_0_a2_0_a3:C</cell>
 <cell>net</cell>
 <cell>PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/ahbsram_write</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>16.737</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_wen_0_a2_0_a3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>16.857</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_17:A</cell>
 <cell>net</cell>
 <cell>PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0_mem_wen</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.290</cell>
 <cell>18.147</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_17:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>18.229</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[16]:B</cell>
 <cell>net</cell>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_17_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.047</cell>
 <cell>20.276</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[16]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>20.358</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0_AND_INST2/U0:C</cell>
 <cell>net</cell>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/Z_BLKX2[16]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.877</cell>
 <cell>21.235</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0_AND_INST2/U0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>21.317</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0/INST_RAM1K20_IP:A_WEN[1]</cell>
 <cell>net</cell>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0_AND_INST2_NET1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.132</cell>
 <cell>22.449</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.449</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.134</cell>
 <cell>24.134</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>24.397</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.622</cell>
 <cell>25.019</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.019</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>25.322</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.584</cell>
 <cell>25.906</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>25.998</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0/INST_RAM1K20_IP:B_CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.811</cell>
 <cell>26.809</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.025</cell>
 <cell>27.834</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0/INST_RAM1K20_IP:A_WEN[1]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K20_IP</cell>
 <cell>-</cell>
 <cell>0.506</cell>
 <cell>27.328</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>27.328</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RX</cell>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</cell>
 <cell>7.697</cell>
 <cell></cell>
 <cell>7.697</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>1.095</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>GPIO_IN[0]</cell>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell>7.064</cell>
 <cell></cell>
 <cell>7.064</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.430</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>GPIO_IN[1]</cell>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin1:D</cell>
 <cell>7.050</cell>
 <cell></cell>
 <cell>7.050</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.429</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RX</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.697</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RX</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RX</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.688</cell>
 <cell>1.688</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>RX_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.688</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.409</cell>
 <cell>2.097</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</cell>
 <cell>net</cell>
 <cell>RX_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.600</cell>
 <cell>7.697</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.697</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.134</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.622</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>N/C</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.579</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>N/C</cell>
 <cell>803</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll1:CLK</cell>
 <cell>TX</cell>
 <cell>10.313</cell>
 <cell></cell>
 <cell>18.165</cell>
 <cell></cell>
 <cell>18.165</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</cell>
 <cell>GPIO_OUT[2]</cell>
 <cell>8.316</cell>
 <cell></cell>
 <cell>16.181</cell>
 <cell></cell>
 <cell>16.181</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell>GPIO_OUT[1]</cell>
 <cell>8.132</cell>
 <cell></cell>
 <cell>15.997</cell>
 <cell></cell>
 <cell>15.997</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</cell>
 <cell>GPIO_OUT[0]</cell>
 <cell>8.123</cell>
 <cell></cell>
 <cell>15.988</cell>
 <cell></cell>
 <cell>15.988</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</cell>
 <cell>GPIO_OUT[3]</cell>
 <cell>6.987</cell>
 <cell></cell>
 <cell>14.852</cell>
 <cell></cell>
 <cell>14.852</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TX</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>18.165</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.910</cell>
 <cell>4.910</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>5.217</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.783</cell>
 <cell>6.000</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>6.347</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.679</cell>
 <cell>7.026</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>7.131</cell>
 <cell>803</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll1:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.721</cell>
 <cell>7.852</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.260</cell>
 <cell>8.112</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>TX_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.489</cell>
 <cell>13.601</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>1.169</cell>
 <cell>14.770</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>TX_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>14.770</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>3.395</cell>
 <cell>18.165</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX</cell>
 <cell>net</cell>
 <cell>TX</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>18.165</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18.165</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.134</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TX</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>6.870</cell>
 <cell>12.653</cell>
 <cell>14.707</cell>
 <cell>27.360</cell>
 <cell>0.289</cell>
 <cell>7.347</cell>
 <cell>0.188</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:ALn</cell>
 <cell>6.870</cell>
 <cell>12.654</cell>
 <cell>14.707</cell>
 <cell>27.361</cell>
 <cell>0.289</cell>
 <cell>7.346</cell>
 <cell>0.187</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell>6.869</cell>
 <cell>12.655</cell>
 <cell>14.706</cell>
 <cell>27.361</cell>
 <cell>0.289</cell>
 <cell>7.345</cell>
 <cell>0.187</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell>6.637</cell>
 <cell>12.847</cell>
 <cell>14.474</cell>
 <cell>27.321</cell>
 <cell>0.310</cell>
 <cell>7.153</cell>
 <cell>0.206</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>6.636</cell>
 <cell>12.848</cell>
 <cell>14.473</cell>
 <cell>27.321</cell>
 <cell>0.310</cell>
 <cell>7.152</cell>
 <cell>0.206</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>27.360</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>14.707</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.653</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.910</cell>
 <cell>4.910</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>5.217</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.783</cell>
 <cell>6.000</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>6.347</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB14:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.687</cell>
 <cell>7.034</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB14:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>7.139</cell>
 <cell>314</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB14_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.698</cell>
 <cell>7.837</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.258</cell>
 <cell>8.095</cell>
 <cell>627</cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1A_TEST:A</cell>
 <cell>net</cell>
 <cell>un1_FABRIC_RESET_N_arst_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.054</cell>
 <cell>11.149</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1A_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1A_TEST</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>11.257</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1C_TEST1:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1A_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>11.400</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1C_TEST1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>11.664</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1C_TEST0:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1C_TEST_net1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.154</cell>
 <cell>11.818</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1C_TEST0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>12.082</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1C_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1C_TEST_net0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>12.227</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1C_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>12.491</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_CFG1C_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.712</cell>
 <cell>13.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>13.323</cell>
 <cell>41</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/un1_reset_debug_arst</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.471</cell>
 <cell>13.794</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>13.914</cell>
 <cell>30</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/_T_52_arst_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.793</cell>
 <cell>14.707</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.707</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.134</cell>
 <cell>24.134</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>24.397</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.622</cell>
 <cell>25.019</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.019</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>25.322</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB9:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.584</cell>
 <cell>25.906</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB9:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>25.998</cell>
 <cell>474</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB9_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.619</cell>
 <cell>26.617</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.032</cell>
 <cell>27.649</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.289</cell>
 <cell>27.360</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>27.360</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>USER_RST</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_13:ALn</cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>0.289</cell>
 <cell>-0.525</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>USER_RST</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_14:ALn</cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>0.289</cell>
 <cell>-0.525</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>USER_RST</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:ALn</cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>0.289</cell>
 <cell>-0.525</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>USER_RST</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_10:ALn</cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>0.289</cell>
 <cell>-0.526</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>USER_RST</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_11:ALn</cell>
 <cell>5.781</cell>
 <cell></cell>
 <cell>5.781</cell>
 <cell></cell>
 <cell>0.289</cell>
 <cell>-0.526</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: USER_RST</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_13:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>USER_RST</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>USER_RST</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.688</cell>
 <cell>1.688</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>USER_RST_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.688</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.409</cell>
 <cell>2.097</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/un1_D:A</cell>
 <cell>net</cell>
 <cell>USER_RST_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.261</cell>
 <cell>4.358</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/un1_D:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>4.622</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_13:ALn</cell>
 <cell>net</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/un1_INTERNAL_RST_arst_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.160</cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.134</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.622</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>N/C</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB14:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.586</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB14:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>N/C</cell>
 <cell>314</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_13:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB14_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.596</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_13:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.289</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET TCK to PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_mstatus_mie:EN</cell>
 <cell>3.114</cell>
 <cell>-1.277</cell>
 <cell>13.950</cell>
 <cell>12.673</cell>
 <cell>0.189</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_mstatus_mpie:EN</cell>
 <cell>3.114</cell>
 <cell>-1.276</cell>
 <cell>13.950</cell>
 <cell>12.674</cell>
 <cell>0.189</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_dcsr_cause[0]:EN</cell>
 <cell>2.938</cell>
 <cell>-1.097</cell>
 <cell>13.774</cell>
 <cell>12.677</cell>
 <cell>0.189</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_dcsr_cause[1]:EN</cell>
 <cell>2.934</cell>
 <cell>-1.093</cell>
 <cell>13.770</cell>
 <cell>12.677</cell>
 <cell>0.189</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_dcsr_cause[2]:EN</cell>
 <cell>2.934</cell>
 <cell>-1.093</cell>
 <cell>13.770</cell>
 <cell>12.677</cell>
 <cell>0.189</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_mstatus_mie:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.673</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.950</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-1.277</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>0.249</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.966</cell>
 <cell>1.215</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.003</cell>
 <cell>1.218</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.287</cell>
 <cell>1.505</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>2.109</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>2.199</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.767</cell>
 <cell>2.966</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>3.294</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.386</cell>
 <cell>3.680</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.094</cell>
 <cell>3.774</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.455</cell>
 <cell>9.229</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.202</cell>
 <cell>9.431</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>10.035</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>10.130</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_TGT_TCK_0_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.706</cell>
 <cell>10.836</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>11.076</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/reset:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1_io_ctrl_ndreset</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>11.280</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/reset:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>11.356</cell>
 <cell>767</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/un1__GEN_114_1_sqmuxa_1_RNIVN7O[0]:C</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/reset_arst</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.767</cell>
 <cell>13.123</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/un1__GEN_114_1_sqmuxa_1_RNIVN7O[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.104</cell>
 <cell>13.227</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_mstatus_mie:EN</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/un1_reg_mstatus_mpie_1_sqmuxa_or</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.723</cell>
 <cell>13.950</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.950</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.660</cell>
 <cell>6.660</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.660</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.878</cell>
 <cell>10.538</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.218</cell>
 <cell>10.756</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.637</cell>
 <cell>11.393</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>11.393</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.253</cell>
 <cell>11.646</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.523</cell>
 <cell>12.169</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>12.247</cell>
 <cell>701</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_mstatus_mie:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.615</cell>
 <cell>12.862</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/reg_mstatus_mie:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.189</cell>
 <cell>12.673</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.673</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK</name>
<text>Info: The maximum frequency of this clock domain is limited by the period of pin PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_INT/U0_RGB1:A</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain TCK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D</cell>
 <cell>3.030</cell>
 <cell>72.093</cell>
 <cell>14.323</cell>
 <cell>86.416</cell>
 <cell>0.000</cell>
 <cell>22.493</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D</cell>
 <cell>12.659</cell>
 <cell>73.122</cell>
 <cell>12.659</cell>
 <cell>85.781</cell>
 <cell>0.000</cell>
 <cell>20.417</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO</cell>
 <cell>1.479</cell>
 <cell>76.103</cell>
 <cell>4.600</cell>
 <cell>80.703</cell>
 <cell>2.627</cell>
 <cell>14.455</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO</cell>
 <cell>1.391</cell>
 <cell>76.191</cell>
 <cell>4.512</cell>
 <cell>80.703</cell>
 <cell>2.627</cell>
 <cell>14.279</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D</cell>
 <cell>11.641</cell>
 <cell>78.458</cell>
 <cell>14.758</cell>
 <cell>93.216</cell>
 <cell>0.000</cell>
 <cell>9.763</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>86.416</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>14.323</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>72.093</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>0.295</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.990</cell>
 <cell>1.285</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>1.287</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>1.602</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.668</cell>
 <cell>2.270</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>2.375</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.774</cell>
 <cell>3.149</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.340</cell>
 <cell>3.489</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.410</cell>
 <cell>3.899</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>4.007</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.491</cell>
 <cell>9.498</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.245</cell>
 <cell>9.743</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.674</cell>
 <cell>10.417</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>10.522</cell>
 <cell>98</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.771</cell>
 <cell>11.293</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/reg$:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.258</cell>
 <cell>11.551</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_2:A</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_TDO</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.628</cell>
 <cell>14.179</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>14.299</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_2_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.024</cell>
 <cell>14.323</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.323</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>83.340</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.340</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.255</cell>
 <cell>83.595</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.756</cell>
 <cell>84.351</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>84.353</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>84.652</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.574</cell>
 <cell>85.226</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>85.318</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.640</cell>
 <cell>85.958</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.458</cell>
 <cell>86.416</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>86.416</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>86.416</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>TDI</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D</cell>
 <cell>13.566</cell>
 <cell></cell>
 <cell>13.566</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>4.128</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>TDI</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:D</cell>
 <cell>13.558</cell>
 <cell></cell>
 <cell>13.558</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>4.120</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>TDI</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q:D</cell>
 <cell>13.551</cell>
 <cell></cell>
 <cell>13.551</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>4.113</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>TDI</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:D</cell>
 <cell>13.551</cell>
 <cell></cell>
 <cell>13.551</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>4.113</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>TDI</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_4:D</cell>
 <cell>13.315</cell>
 <cell></cell>
 <cell>13.315</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.834</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: TDI</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.566</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TDI</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDI</cell>
 <cell>net</cell>
 <cell>TDI</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDIInt_UTDI</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.135</cell>
 <cell>1.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.270</cell>
 <cell>1.405</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDIInt_UTDI_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.175</cell>
 <cell>1.580</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.270</cell>
 <cell>1.850</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDIInt_UTDI_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.179</cell>
 <cell>2.029</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.270</cell>
 <cell>2.299</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int:B</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDIInt</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>2.447</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>2.529</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[0].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>2.675</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[0].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>2.757</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[1].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.150</cell>
 <cell>2.907</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[1].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>2.989</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[2].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.294</cell>
 <cell>3.283</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[2].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>3.391</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[3].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>3.539</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[3].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>3.647</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[4].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>3.792</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[4].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>3.900</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[5].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>4.030</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[5].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>4.138</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[6].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>4.279</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[6].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>4.387</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[7].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>4.448</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[7].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>4.610</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[8].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.137</cell>
 <cell>4.747</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[8].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>4.855</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[9].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.641</cell>
 <cell>5.496</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[9].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>5.658</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[10].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>5.721</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[10].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>5.829</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[11].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[11]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>5.974</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[11].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>6.082</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[12].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>6.206</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[12].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>6.314</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[13].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[13]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>6.373</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[13].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>6.481</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[14].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[14]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>6.626</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[14].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>6.734</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[15].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>6.868</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[15].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>6.976</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[16].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[16]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>7.107</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[16].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>7.215</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[17].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[17]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.149</cell>
 <cell>7.364</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[17].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>7.472</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[18].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[18]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>7.620</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[18].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>7.728</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[19].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[19]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.150</cell>
 <cell>7.878</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[19].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>7.986</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[20].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[20]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>8.035</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[20].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>8.143</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[21].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[21]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.780</cell>
 <cell>8.923</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[21].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>9.043</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[22].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.155</cell>
 <cell>9.198</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[22].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>9.280</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[23].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[23]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>9.427</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[23].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>9.509</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[24].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>9.661</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[24].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>9.743</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[25].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[25]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>9.879</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[25].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>9.961</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[26].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[26]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>10.093</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[26].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>10.175</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[27].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[27]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>10.254</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[27].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>10.374</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[28].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[28]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.137</cell>
 <cell>10.511</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[28].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>10.593</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[29].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[29]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>10.744</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[29].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>10.826</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[30].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[30]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>10.962</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[30].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>11.044</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[31].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[31]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.133</cell>
 <cell>11.177</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[31].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>11.259</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[32].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[32]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>11.404</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[32].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>11.486</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[33].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[33]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.725</cell>
 <cell>13.211</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[33].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>13.293</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNO:B</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_TGT_TMS_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.163</cell>
 <cell>13.456</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>13.538</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/N_1987_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>13.566</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.566</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.255</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.756</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.574</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>N/C</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.663</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.652</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.199</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.091</cell>
 <cell>N/C</cell>
 <cell>212</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.620</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</cell>
 <cell>TDO</cell>
 <cell>1.510</cell>
 <cell></cell>
 <cell>4.631</cell>
 <cell></cell>
 <cell>4.631</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</cell>
 <cell>TDO</cell>
 <cell>1.434</cell>
 <cell></cell>
 <cell>4.555</cell>
 <cell></cell>
 <cell>4.555</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TDO</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.631</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>0.299</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.951</cell>
 <cell>1.250</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>1.252</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>1.595</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.673</cell>
 <cell>2.268</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>2.373</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.748</cell>
 <cell>3.121</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.258</cell>
 <cell>3.379</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODRVInt[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.592</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>3.712</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.919</cell>
 <cell>4.631</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.631</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TDO</cell>
 <cell>net</cell>
 <cell>TDO</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.631</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.631</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TDO</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</cell>
 <cell>6.256</cell>
 <cell>79.257</cell>
 <cell>6.256</cell>
 <cell>85.513</cell>
 <cell>0.268</cell>
 <cell>8.146</cell>
 <cell>-2.451</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</cell>
 <cell>6.255</cell>
 <cell>79.259</cell>
 <cell>6.255</cell>
 <cell>85.514</cell>
 <cell>0.268</cell>
 <cell>8.142</cell>
 <cell>-2.452</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q:ALn</cell>
 <cell>17.742</cell>
 <cell>158.077</cell>
 <cell>17.742</cell>
 <cell>175.819</cell>
 <cell>0.289</cell>
 <cell>8.593</cell>
 <cell>-9.438</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:ALn</cell>
 <cell>17.742</cell>
 <cell>158.077</cell>
 <cell>17.742</cell>
 <cell>175.819</cell>
 <cell>0.289</cell>
 <cell>8.593</cell>
 <cell>-9.438</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:ALn</cell>
 <cell>17.741</cell>
 <cell>158.078</cell>
 <cell>17.741</cell>
 <cell>175.819</cell>
 <cell>0.289</cell>
 <cell>8.592</cell>
 <cell>-9.438</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>85.513</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.256</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>79.257</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>3.572</cell>
 <cell>3.572</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iURSTB_arst_URSTB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.086</cell>
 <cell>4.658</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>4.922</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iURSTB_arst_URSTB_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>5.113</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>5.377</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iURSTB_arst_URSTB_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.187</cell>
 <cell>5.564</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>5.828</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iURSTB_arst</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.428</cell>
 <cell>6.256</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.256</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>83.330</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.330</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>83.545</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.777</cell>
 <cell>84.322</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.003</cell>
 <cell>84.325</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.231</cell>
 <cell>84.556</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.524</cell>
 <cell>85.080</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>85.162</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.619</cell>
 <cell>85.781</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>85.781</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.268</cell>
 <cell>85.513</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>85.513</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0 to TCK</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[13]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]:D</cell>
 <cell>7.158</cell>
 <cell>1.091</cell>
 <cell>15.030</cell>
 <cell>16.121</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>6.870</cell>
 <cell>1.135</cell>
 <cell>14.707</cell>
 <cell>15.842</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn</cell>
 <cell>6.870</cell>
 <cell>1.135</cell>
 <cell>14.707</cell>
 <cell>15.842</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</cell>
 <cell>6.870</cell>
 <cell>1.135</cell>
 <cell>14.707</cell>
 <cell>15.842</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/q:ALn</cell>
 <cell>6.870</cell>
 <cell>1.135</cell>
 <cell>14.707</cell>
 <cell>15.842</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[13]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.121</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>15.030</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.091</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.910</cell>
 <cell>4.910</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>5.217</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.783</cell>
 <cell>6.000</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>6.347</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.686</cell>
 <cell>7.033</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>7.138</cell>
 <cell>538</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[13]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.734</cell>
 <cell>7.872</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[13]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.260</cell>
 <cell>8.132</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0:A</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner_auto_dmiXing_in_d_mem_0_data[13]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.944</cell>
 <cell>9.076</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D_TEST</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>9.404</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST_net0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.293</cell>
 <cell>9.697</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D_TEST</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>10.025</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1B_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>10.078</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1B_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1B_TEST</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>10.246</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1D_TEST0:A</cell>
 <cell>net</cell>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1B_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.840</cell>
 <cell>11.086</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1D_TEST0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D_TEST</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>11.414</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1D_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1D_TEST_net0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>11.592</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1D_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D_TEST</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>11.920</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1D_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.144</cell>
 <cell>12.064</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1A_TEST</cell>
 <cell>+</cell>
 <cell>0.098</cell>
 <cell>12.162</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST3:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.176</cell>
 <cell>12.338</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D_TEST</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>12.666</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST2:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST_net3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.170</cell>
 <cell>12.836</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D_TEST</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>13.164</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST1:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST_net2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.175</cell>
 <cell>13.339</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D_TEST</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>13.667</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST0:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST_net1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.172</cell>
 <cell>13.839</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D_TEST</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>14.167</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST_net0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>14.338</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D_TEST</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>14.666</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]:D</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1D_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.364</cell>
 <cell>15.030</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.030</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.670</cell>
 <cell>6.670</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.670</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.670</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.670</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.255</cell>
 <cell>6.925</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.756</cell>
 <cell>7.681</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>7.683</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>7.982</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.574</cell>
 <cell>8.556</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>8.648</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.663</cell>
 <cell>9.311</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>9.560</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>9.897</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>9.976</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.652</cell>
 <cell>14.628</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.199</cell>
 <cell>14.827</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>15.397</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.091</cell>
 <cell>15.488</cell>
 <cell>212</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.633</cell>
 <cell>16.121</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>16.121</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.121</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
