// Seed: 630693257
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wor id_6,
    input supply1 id_7,
    output tri1 id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri1 id_13,
    output wor id_14,
    input tri id_15,
    input tri1 id_16,
    output supply0 id_17,
    output wor id_18,
    input supply0 id_19,
    input wor id_20,
    input wor id_21,
    input wire id_22,
    input tri0 id_23,
    input wand id_24,
    input wor id_25,
    input tri0 id_26,
    input tri0 id_27,
    output tri0 id_28,
    input wand id_29,
    input uwire id_30,
    output wire id_31,
    output tri id_32,
    input wor id_33,
    input tri1 id_34,
    output supply0 id_35
);
  assign id_3 = id_34;
  assign module_1._id_26 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd66,
    parameter id_18 = 32'd94,
    parameter id_2  = 32'd54,
    parameter id_26 = 32'd23,
    parameter id_27 = 32'd37,
    parameter id_6  = 32'd33,
    parameter id_9  = 32'd84
) (
    output supply1 id_0,
    input supply1 _id_1,
    output tri _id_2,
    output uwire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply1 _id_6,
    input wor id_7,
    output supply1 id_8,
    output tri0 _id_9,
    input tri1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    input uwire id_13,
    input supply0 id_14,
    input uwire id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri0 _id_18,
    input supply1 id_19,
    output tri id_20,
    input supply0 id_21,
    output uwire id_22,
    input tri0 id_23,
    input wand id_24,
    input wire id_25,
    input wire _id_26,
    input wand _id_27
);
  localparam id_29 = 1;
  wor [1  ==  1 : id_6] id_30;
  assign id_0 = id_10;
  wire [1 : id_1] id_31;
  assign id_22 = id_29;
  struct packed {logic [1 : id_26] id_32;} id_33;
  ;
  module_0 modCall_1 (
      id_25,
      id_11,
      id_7,
      id_8,
      id_7,
      id_15,
      id_23,
      id_7,
      id_3,
      id_0,
      id_11,
      id_7,
      id_7,
      id_3,
      id_0,
      id_5,
      id_21,
      id_22,
      id_20,
      id_4,
      id_15,
      id_13,
      id_13,
      id_10,
      id_10,
      id_15,
      id_19,
      id_23,
      id_22,
      id_15,
      id_15,
      id_0,
      id_0,
      id_24,
      id_4,
      id_0
  );
  wire id_34;
  wire id_35;
  ;
  assign id_31 = -1;
  wire id_36;
  integer [id_27 : -1] id_37[1 : id_2], id_38;
  wire  id_39;
  logic id_40;
  ;
  wire id_41;
  logic [-1 : 1] id_42 = id_21;
  assign id_30 = id_30 == id_11;
  logic [id_26 : {  id_9  ,  (  -1  )  ,  1  ,  id_18  }] id_43;
endmodule
