INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 19:23:15 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.98 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.1 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.2 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.656 MB.
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top_module.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang top_module.cpp -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.cpp.clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.cpp.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top top_module -name=top_module 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.52 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/all.directive.json -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.77 sec.
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.8 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.4 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.bc -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp.clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.5 sec.
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling hazard_detector.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang hazard_detector.cpp -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.cpp.clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.cpp.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top top_module -name=top_module 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.52 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.43 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/all.directive.json -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.43 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.82 sec.
Command       clang_tidy done; 0.84 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.43 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.bc -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp.clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.53 sec.
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling hart.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang hart.cpp -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.cpp.clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.cpp.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top top_module -name=top_module 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.57 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/all.directive.json -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.45 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.82 sec.
Command       clang_tidy done; 0.86 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.44 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.bc -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp.clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.58 sec.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling OP_AL_B.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang OP_AL_B.cpp -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.cpp.clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.cpp.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top top_module -name=top_module 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.5 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.42 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/all.directive.json -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.81 sec.
Command       clang_tidy done; 0.84 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.42 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.bc -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp.clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.52 sec.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling OP_AL_32I.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang OP_AL_32I.cpp -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.cpp.clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.cpp.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top top_module -name=top_module 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.57 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.46 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/all.directive.json -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.46 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.46 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.85 sec.
Command       clang_tidy done; 0.88 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.46 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.bc -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp.clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.54 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.7 seconds. CPU system time: 3.22 seconds. Elapsed time: 20.02 seconds; current allocated memory: 757.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.g.bc" "/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.g.bc" "/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.g.bc" "/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.g.bc" "/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.g.bc /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hazard_detector.g.bc /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.g.bc /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_B.g.bc /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.g.bc -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.0.bc > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.68 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.69 sec.
Execute       run_link_or_opt -opt -out /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_module -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_module -reflow-float-conversion -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.11 sec.
Execute       run_link_or_opt -out /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       run_link_or_opt -opt -out /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_module 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_module -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx2/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_module -mllvm -hls-db-dir -mllvm /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.73 sec.
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:6:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:27:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:29:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:39:44)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:55:42)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.98 seconds; current allocated memory: 758.230 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.230 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_module -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.0.bc -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 770.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.1.bc -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 783.938 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.g.1.bc to /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.o.1.bc -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.25 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:23:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'OP_AL_32I'... converting 42 basic blocks.
Command         transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 820.402 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.o.2.bc -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.55 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 866.852 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.23 sec.
Command     elaborate done; 26.24 sec.
Execute     ap_eval exec zip -j /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
Execute       ap_set_top_model top_module 
Execute       get_model_list top_module -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top_module 
Execute       preproc_iomode -model hart 
Execute       preproc_iomode -model OP_AL_32I 
Execute       get_model_list top_module -filter all-wo-channel 
INFO-FLOW: Model list for configure: OP_AL_32I hart top_module
INFO-FLOW: Configuring Module : OP_AL_32I ...
Execute       set_default_model OP_AL_32I 
Execute       apply_spec_resource_limit OP_AL_32I 
INFO-FLOW: Configuring Module : hart ...
Execute       set_default_model hart 
Execute       apply_spec_resource_limit hart 
INFO-FLOW: Configuring Module : top_module ...
Execute       set_default_model top_module 
Execute       apply_spec_resource_limit top_module 
INFO-FLOW: Model list for preprocess: OP_AL_32I hart top_module
INFO-FLOW: Preprocessing Module: OP_AL_32I ...
Execute       set_default_model OP_AL_32I 
Execute       cdfg_preprocess -model OP_AL_32I 
Execute       rtl_gen_preprocess OP_AL_32I 
INFO-FLOW: Preprocessing Module: hart ...
Execute       set_default_model hart 
Execute       cdfg_preprocess -model hart 
Execute       rtl_gen_preprocess hart 
INFO-FLOW: Preprocessing Module: top_module ...
Execute       set_default_model top_module 
Execute       cdfg_preprocess -model top_module 
Execute       rtl_gen_preprocess top_module 
INFO-FLOW: Model list for synthesis: OP_AL_32I hart top_module
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model OP_AL_32I 
Execute       schedule -model OP_AL_32I 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 869.453 MB.
Execute       syn_report -verbosereport -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.sched.adb -f 
INFO-FLOW: Finish scheduling OP_AL_32I.
Execute       set_default_model OP_AL_32I 
Execute       bind -model OP_AL_32I 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 872.008 MB.
Execute       syn_report -verbosereport -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.bind.adb -f 
INFO-FLOW: Finish binding OP_AL_32I.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hart 
Execute       schedule -model hart 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 872.902 MB.
Execute       syn_report -verbosereport -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.sched.adb -f 
INFO-FLOW: Finish scheduling hart.
Execute       set_default_model hart 
Execute       bind -model hart 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 873.398 MB.
Execute       syn_report -verbosereport -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.bind.adb -f 
INFO-FLOW: Finish binding hart.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_module 
Execute       schedule -model top_module 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.67 seconds; current allocated memory: 901.930 MB.
Execute       syn_report -verbosereport -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.sched.adb -f 
INFO-FLOW: Finish scheduling top_module.
Execute       set_default_model top_module 
Execute       bind -model top_module 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 901.930 MB.
Execute       syn_report -verbosereport -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.3 sec.
Execute       db_write -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding top_module.
Execute       get_model_list top_module -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess OP_AL_32I 
Execute       rtl_gen_preprocess hart 
Execute       rtl_gen_preprocess top_module 
INFO-FLOW: Model list for RTL generation: OP_AL_32I hart top_module
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model OP_AL_32I -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 909.023 MB.
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl OP_AL_32I -style xilinx -f -lang vhdl -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/vhdl/top_module_OP_AL_32I 
Execute       gen_rtl OP_AL_32I -style xilinx -f -lang vlog -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/verilog/top_module_OP_AL_32I 
Execute       syn_report -csynth -model OP_AL_32I -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/report/OP_AL_32I_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model OP_AL_32I -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/report/OP_AL_32I_csynth.xml 
Execute       syn_report -verbosereport -model OP_AL_32I -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model OP_AL_32I -f -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.adb 
Execute       db_write -model OP_AL_32I -bindview -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info OP_AL_32I -p /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hart -top_prefix top_module_ -sub_prefix top_module_ -mg_file /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 909.023 MB.
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl hart -style xilinx -f -lang vhdl -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/vhdl/top_module_hart 
Execute       gen_rtl hart -style xilinx -f -lang vlog -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/verilog/top_module_hart 
Execute       syn_report -csynth -model hart -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/report/hart_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model hart -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/report/hart_csynth.xml 
Execute       syn_report -verbosereport -model hart -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model hart -f -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.adb 
Execute       db_write -model hart -bindview -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hart -p /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_module -top_prefix  -sub_prefix top_module_ -mg_file /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
Command       create_rtl_model done; 1.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0 seconds. Elapsed time: 1.73 seconds; current allocated memory: 911.199 MB.
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_module -istop -style xilinx -f -lang vhdl -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/vhdl/top_module 
Execute       gen_rtl top_module -istop -style xilinx -f -lang vlog -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/verilog/top_module 
Execute       syn_report -csynth -model top_module -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/report/top_module_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model top_module -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/report/top_module_csynth.xml 
Execute       syn_report -verbosereport -model top_module -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.32 sec.
Execute       db_write -model top_module -f -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.adb 
Command       db_write done; 0.2 sec.
Execute       db_write -model top_module -bindview -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_module -p /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module 
Execute       export_constraint_db -f -tool general -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.constraint.tcl 
Execute       syn_report -designview -model top_module -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.design.xml 
Execute       syn_report -csynthDesign -model top_module -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model top_module -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top_module -o /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.protoinst 
Execute       sc_get_clocks top_module 
Execute       sc_get_portdomain top_module 
INFO-FLOW: Model list for RTL component generation: OP_AL_32I hart top_module
INFO-FLOW: Handling components in module [OP_AL_32I] ... 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.compgen.tcl 
INFO-FLOW: Handling components in module [hart] ... 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.compgen.tcl 
INFO-FLOW: Handling components in module [top_module] ... 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.compgen.tcl 
INFO-FLOW: Found component top_module_mux_325_32_1_1.
INFO-FLOW: Append model top_module_mux_325_32_1_1
INFO-FLOW: Append model OP_AL_32I
INFO-FLOW: Append model hart
INFO-FLOW: Append model top_module
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_module_mux_325_32_1_1 OP_AL_32I hart top_module
INFO-FLOW: Generating /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_module_mux_325_32_1_1
INFO-FLOW: To file: write model OP_AL_32I
INFO-FLOW: To file: write model hart
INFO-FLOW: To file: write model top_module
INFO-FLOW: Generating /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/vhdl' dstVlogDir='/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/vlog' tclDir='/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db' modelList='top_module_mux_325_32_1_1
OP_AL_32I
hart
top_module
' expOnly='0'
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.compgen.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.compgen.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 942.719 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_module_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_module_mux_325_32_1_1
OP_AL_32I
hart
top_module
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.tbgen.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.rtl_wrap.cfg.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.compgen.dataonly.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/OP_AL_32I.tbgen.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/hart.tbgen.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.tbgen.tcl 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/top_module.constraint.tcl 
Execute       sc_get_clocks top_module 
Execute       source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST top_module MODULE2INSTS {top_module top_module hart {hart_ret1_hart_fu_19658 hart_ret_hart_fu_19668} OP_AL_32I {call_ret_OP_AL_32I_fu_229 call_ret_OP_AL_32I_fu_229}} INST2MODULE {top_module top_module hart_ret1_hart_fu_19658 hart call_ret_OP_AL_32I_fu_229 OP_AL_32I hart_ret_hart_fu_19668 hart} INSTDATA {top_module {DEPTH 1 CHILDREN {hart_ret1_hart_fu_19658 hart_ret_hart_fu_19668}} hart_ret1_hart_fu_19658 {DEPTH 2 CHILDREN call_ret_OP_AL_32I_fu_229} call_ret_OP_AL_32I_fu_229 {DEPTH 3 CHILDREN {}} hart_ret_hart_fu_19668 {DEPTH 2 CHILDREN call_ret_OP_AL_32I_fu_229}} MODULEDATA {OP_AL_32I {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rd_val_V_fu_362_p2 SOURCE OP_AL_32I.cpp:51 VARIABLE rd_val_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_275_p2 SOURCE /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455 VARIABLE sh_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_275_p2 SOURCE /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455 VARIABLE sh_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_275_p2 SOURCE /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455 VARIABLE sh_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME rd_val_V_12_fu_414_p2 SOURCE OP_AL_32I.cpp:36 VARIABLE rd_val_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_275_p2 SOURCE /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455 VARIABLE sh_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_275_p2 SOURCE /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455 VARIABLE sh LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rd_val_V_7_fu_471_p2 SOURCE OP_AL_32I.cpp:21 VARIABLE rd_val_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hart {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_240_p2 SOURCE hart.cpp:35 VARIABLE res_next_pc_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_s_fu_399_p2 SOURCE /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE p_Val2_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_240_p2 SOURCE hart.cpp:33 VARIABLE res_next_pc_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_result_V_3_fu_416_p2 SOURCE /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE res_result_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_423_p2 SOURCE hart.cpp:32 VARIABLE add_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_module {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_23372_p2 SOURCE top_module.cpp:31 VARIABLE add_ln31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 944.895 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
Execute       syn_report -model top_module -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 154.60 MHz
Command     autosyn done; 9.82 sec.
Command   csynth_design done; 36.12 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31.93 seconds. CPU system time: 4.03 seconds. Elapsed time: 36.12 seconds; current allocated memory: 188.520 MB.
Command ap_source done; 48.59 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 19:40:11 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.87 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.01 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.1 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.31 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.99 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.31 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.62 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 19:41:21 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.78 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.9 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.98 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.24 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.93 seconds. CPU system time: 0.31 seconds. Elapsed time: 1.24 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.46 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 19:42:36 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.75 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.89 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.98 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.23 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.94 seconds. CPU system time: 0.3 seconds. Elapsed time: 1.23 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.44 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 19:43:38 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.84 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.96 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.04 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 22:32:38 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.72 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.84 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.92 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 22:34:15 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.8 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.92 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.99 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 22:37:21 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.74 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.85 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.94 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 22:40:02 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.8 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.91 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 22:41:15 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.71 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.82 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.9 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 22:43:59 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.73 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.85 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.94 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.08 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.05 seconds. CPU system time: 1.03 seconds. Elapsed time: 8.08 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 20.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 22:48:16 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.84 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.99 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.06 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.13 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.2 seconds. CPU system time: 0.94 seconds. Elapsed time: 8.13 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 20.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 22:53:40 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.74 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.86 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.93 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.11 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.21 seconds. CPU system time: 0.9 seconds. Elapsed time: 8.11 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 20.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 22:58:20 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.72 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.83 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.9 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.14 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.27 seconds. CPU system time: 0.88 seconds. Elapsed time: 8.14 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 20.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 23:06:16 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.73 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.85 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.92 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.19 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.15 seconds. CPU system time: 1.03 seconds. Elapsed time: 8.19 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 20.31 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 23:08:30 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.72 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.84 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.91 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 23:13:51 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.77 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.89 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.97 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 23:16:17 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.77 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.9 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.98 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 23:19:52 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.75 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.86 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.94 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 23:24:02 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.8 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.93 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 23:25:45 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.82 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.93 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.02 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1 opened at Tue Apr 16 23:27:07 +03 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx2/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx2/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.71 sec.
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.82 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.9 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx2/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source /home/omer.erzurumluoglu/Desktop/CMPE446-RV32IM/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
