Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Todd M. Austin , Dionisios N. Pnevmatikatos , Gurindar S. Sohi, Streamlining data cache access with fast address calculation, Proceedings of the 22nd annual international symposium on Computer architecture, p.369-380, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224447]
Bardizbanyan, A., Själander, M., Whalley, D., and Larsson-Edefors, P. 2013a. Speculative tag access for reduced energy dissipation in set-associative L1 data caches. In Proceedings of the International Conference on Computer Design. IEEE Computer Society, Washington, DC, 302--308.
Alen Bardizbanyan , Magnus Själander , David Whalley , Per Larsson-Edefors, Towards a performance- and energy-efficient data filter cache, Proceedings of the 10th Workshop on Optimizations for DSP and Embedded Systems, February 24-24, 2013, Shenzhen, China[doi>10.1145/2443608.2443614]
Arkaprava Basu , Mark D. Hill , Michael M. Swift, Reducing memory reference energy with opportunistic virtual caching, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
M. E. Benitez , J. W. Davidson, A portable global optimizer and linker, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.329-338, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54023]
Michel Cekleov , Michel Dubois, Virtual-Address Caches Part 1: Problems and Solutions in Uniprocessors, IEEE Micro, v.17 n.5, p.64-71, September 1997[doi>10.1109/40.621215]
Yen-Jen Chang , Mao-Feng Lan, Two new techniques integrated for energy-efficient TLB design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.1, p.13-23, January 2007[doi>10.1109/TVLSI.2006.887813]
Jianwei Dai , Lei Wang, An energy-efficient L2 cache architecture using way tag information under write-through policy, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.1, p.102-112, January 2013[doi>10.1109/TVLSI.2011.2181879]
William J. Dally , James Balfour , David Black-Shaffer , James Chen , R. Curtis Harting , Vishal Parikh , Jongsoo Park , David Sheffield, Efficient Embedded Computing, Computer, v.41 n.7, p.27-32, July 2008[doi>10.1109/MC.2008.224]
Nam Duong , Taesu Kim , Dali Zhao , Alexander V. Veidenbaum, Revisiting level-0 caches in embedded processors, Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380403.2380435]
Embedded Microprocessor Benchmark Consortium. 2013. {Online}. Available: http://www.eembc.org.
Kanad Ghose , Milind B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, Proceedings of the 1999 international symposium on Low power electronics and design, p.70-75, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313860]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Halfhill, T. R. 2009. ARM's Midsize Multiprocessor. Technical Report. Microprocessor Report.
Rehan Hameed , Wajahat Qadeer , Megan Wachs , Omid Azizi , Alex Solomatnikov , Benjamin C. Lee , Stephen Richardson , Christos Kozyrakis , Mark Horowitz, Understanding sources of inefficiency in general-purpose chips, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815968]
John L. Hennessy , David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2011
Stephen Roderick Hines , Yuval Peress , Peter Gavin , David Whalley , Gary Tyson, Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE), Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 19-20, 2009, Dublin, Ireland[doi>10.1145/1542452.1542469]
Stephen Hines , David Whalley , Gary Tyson, Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.433-444, December 01-05, 2007[doi>10.1109/MICRO.2007.18]
Wei Huang , Karthick Rajamani , Mircea R. Stan , Kevin Skadron, Scaling with Design Constraints: Predicting the Future of Big Chips, IEEE Micro, v.31 n.4, p.16-29, July 2011[doi>10.1109/MM.2011.42]
Koji Inoue , Tohru Ishihara , Kazuaki Murakami, Way-predicting set-associative cache for high performance and low energy consumption, Proceedings of the 1999 international symposium on Low power electronics and design, p.273-275, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313948]
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Johnson Kin , Munish Gupta , William H. Mangione-Smith, Filtering Memory References to Increase Energy Efficiency, IEEE Transactions on Computers, v.49 n.1, p.1-15, January 2000[doi>10.1109/12.822560]
Lee, J. H., Weems, C., and Kim, S.-D. 2005. Selective block buffering TLB system for embedded processors. IEE Proceedings on Computers and Digital Techniques 152, 4, 507--516.
MIPS Technologies 2009. MIPS<sup>®</sup> 1004K<sup>#8482;</sup> Coherent Processing System Datasheet. MIPS Technologies.
Nicolaescu, D., Salamat, B., Veidenbaum, A., and Valero, M. 2006. Fast speculative address generation and way caching for reducing L1 data cache energy. In Proceedings of the International Conference on Computer Design. IEEE Computer Society, Washington, DC, 101--107.
Michael D. Powell , Amit Agarwal , T. N. Vijaykumar , Babak Falsafi , Kaushik Roy, Reducing set-associative cache energy via way-prediction and selective direct-mapping, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224093]
Design of a Predictive Filter Cache for Energy Savings in High Performance Processor Architectures, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.68, September 23-26, 2001
Williamson, D. n.d. ARM Cortex A8: A High Performance Processor for Low Power Applications. ARM.
Chuanjun Zhang , Frank Vahid , Jun Yang , Walid Najjar, A way-halting cache for low-energy high-performance systems, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.1, p.34-54, March 2005[doi>10.1145/1061267.1061270]
