
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.31

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[219]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input15/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   264    3.33    1.25    0.78    0.98 ^ input15/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net15 (net)
                  1.25    0.00    0.98 ^ counters[219]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.98   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counters[219]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.42    0.42   library removal time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: prev_event_inc[2]$_DFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: prev_event_inc[2]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ prev_event_inc[2]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.08    0.38    0.38 v prev_event_inc[2]$_DFFE_PN0N_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         prev_event_inc[2] (net)
                  0.08    0.00    0.38 v _2577_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    0.58 v _2577_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0258_ (net)
                  0.07    0.00    0.58 v prev_event_inc[2]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.58   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ prev_event_inc[2]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[100]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input15/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   264    3.33    1.25    0.78    0.98 ^ input15/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net15 (net)
                  1.25    0.00    0.98 ^ counters[100]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.98   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counters[100]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.36    9.64   library recovery time
                                  9.64   data required time
-----------------------------------------------------------------------------
                                  9.64   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  8.66   slack (MET)


Startpoint: counter_sel[1] (input port clocked by core_clock)
Endpoint: count_value[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ counter_sel[1] (in)
                                         counter_sel[1] (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     6    0.11    0.22    0.20    0.40 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net3 (net)
                  0.22    0.00    0.40 ^ _2590_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.09    0.20    0.16    0.57 v _2590_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _0816_ (net)
                  0.20    0.00    0.57 v _2591_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.15    0.18    0.25    0.81 v _2591_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0817_ (net)
                  0.18    0.00    0.81 v _2651_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.03    0.24    0.19    1.00 ^ _2651_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _0872_ (net)
                  0.24    0.00    1.00 ^ _2653_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.03    0.23    0.16    1.16 v _2653_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0874_ (net)
                  0.23    0.00    1.16 v _2656_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.04    0.53    0.36    1.52 ^ _2656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0877_ (net)
                  0.53    0.00    1.52 ^ _2659_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.32    0.20    1.72 v _2659_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         net277 (net)
                  0.32    0.00    1.72 v output277/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.78    2.49 v output277/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         count_value[14] (net)
                  0.14    0.00    2.49 v count_value[14] (out)
                                  2.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[100]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input15/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   264    3.33    1.25    0.78    0.98 ^ input15/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net15 (net)
                  1.25    0.00    0.98 ^ counters[100]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.98   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counters[100]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.36    9.64   library recovery time
                                  9.64   data required time
-----------------------------------------------------------------------------
                                  9.64   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  8.66   slack (MET)


Startpoint: counter_sel[1] (input port clocked by core_clock)
Endpoint: count_value[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ counter_sel[1] (in)
                                         counter_sel[1] (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     6    0.11    0.22    0.20    0.40 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net3 (net)
                  0.22    0.00    0.40 ^ _2590_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.09    0.20    0.16    0.57 v _2590_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _0816_ (net)
                  0.20    0.00    0.57 v _2591_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.15    0.18    0.25    0.81 v _2591_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0817_ (net)
                  0.18    0.00    0.81 v _2651_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.03    0.24    0.19    1.00 ^ _2651_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _0872_ (net)
                  0.24    0.00    1.00 ^ _2653_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.03    0.23    0.16    1.16 v _2653_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0874_ (net)
                  0.23    0.00    1.16 v _2656_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.04    0.53    0.36    1.52 ^ _2656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0877_ (net)
                  0.53    0.00    1.52 ^ _2659_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.32    0.20    1.72 v _2659_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         net277 (net)
                  0.32    0.00    1.72 v output277/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.78    2.49 v output277/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         count_value[14] (net)
                  0.14    0.00    2.49 v count_value[14] (out)
                                  2.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.549387812614441

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5534

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2470274716615677

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8460

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counters[96]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[110]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counters[96]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.54    0.54 ^ counters[96]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.28    0.82 ^ _2938_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.18    1.00 ^ _1468_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.33    1.33 ^ _1469_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.21    1.54 ^ _1470_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.23    1.77 ^ _1517_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    2.02 v _1518_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.14    2.16 v _1519_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    2.16 v counters[110]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.16   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ counters[110]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.11    9.89   library setup time
           9.89   data required time
---------------------------------------------------------
           9.89   data required time
          -2.16   data arrival time
---------------------------------------------------------
           7.72   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: prev_event_inc[2]$_DFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: prev_event_inc[2]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ prev_event_inc[2]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.38 v prev_event_inc[2]$_DFFE_PN0N_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    0.58 v _2577_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.58 v prev_event_inc[2]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.58   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ prev_event_inc[2]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.58   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.4925

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.3075

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
293.179539

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.29e-02   1.87e-04   1.49e-07   2.31e-02  75.2%
Combinational          3.88e-03   3.72e-03   3.80e-07   7.60e-03  24.8%
Clock                  0.00e+00   0.00e+00   2.11e-08   2.11e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.67e-02   3.91e-03   5.50e-07   3.07e-02 100.0%
                          87.3%      12.7%       0.0%
