$date
	Mon May 22 15:45:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fsm_112 $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module u_fsm_112 $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 ! out $end
$var reg 2 $ state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
0!
$end
#5000
1"
#10000
0"
1#
#15000
b1 $
1"
#20000
0"
#25000
b10 $
1"
#30000
0"
#35000
1!
b11 $
1"
#40000
0"
#45000
0!
b0 $
1"
#50000
0"
#55000
b1 $
1"
#60000
0"
#65000
b10 $
1"
#70000
0"
#75000
1!
b11 $
1"
#80000
0"
#85000
0!
b0 $
1"
#90000
0"
#95000
b1 $
1"
#100000
0"
#105000
b10 $
1"
#110000
0"
