0.7
2020.2
May  7 2023
15:10:42
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/background_pic/draw_bg.sv,1685094309,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/sim/common/tiff_writer.sv,,draw_bg,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/char_pic/char_rom_16x16.sv,1685094309,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/char_pic/draw_rect_char.sv,,char_rom_16x16,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/char_pic/draw_rect_char.sv,1685094309,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/display_timing/vga_timing.sv,,draw_rect_char,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/char_pic/font_rom.v,1685094309,verilog,,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/clock/clk_wiz_0_clk_wiz.v,,font_rom,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/clock/clk_wiz_0.v,1685094309,verilog,,,,clk_wiz_0,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/clock/clk_wiz_0_clk_wiz.v,1685094309,verilog,,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/clock/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/display_timing/vga_timing.sv,1685095918,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/interface/vga_if.sv,,vga_timing,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/interface/vga_if.sv,1685094309,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/sim/vga_timing/vga_timing_tb.sv,,vga_if;vga_if_no_rgb,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/mouse_control/MouseCtl.vhd,1685094309,vhdl,,,,mousectl,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/mouse_control/MouseDisplay.vhd,1685094309,vhdl,,,,mousedisplay,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/mouse_control/Ps2Interface.vhd,1685094309,vhdl,,,,ps2interface,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/mouse_control/draw_mouse.sv,1685094309,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/rectangle_pic/draw_rect_ctl.sv,,draw_mouse,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/rectangle_pic/draw_rect.sv,1685094309,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/rectangle_pic/image_rom.sv,,draw_rect,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/rectangle_pic/draw_rect_ctl.sv,1685094309,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/rectangle_pic/draw_rect.sv,,draw_rect_ctl,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/rectangle_pic/image_rom.sv,1685094309,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/synchronization/sync.sv,,image_rom,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/synchronization/sync.sv,1685094309,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/top/top.sv,,sync,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/top/top.sv,1685094309,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/background_pic/draw_bg.sv,,top,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/rtl/variables/vga_pkg.sv,1685097589,systemVerilog,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/display_timing/vga_timing.sv;/home/marek/UEC2_Project/Project_UEC2_copy/sim/vga_timing/vga_timing_tb.sv,/home/marek/UEC2_Project/Project_UEC2_copy/rtl/display_timing/vga_timing.sv,,vga_pkg,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/sim/common/tiff_writer.sv,1685094309,systemVerilog,,/home/marek/UEC2_Project/Project_UEC2_copy/sim/top_vga/top_vga_tb.sv,,tiff_writer,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/sim/top_vga/top_vga_tb.sv,1685096429,systemVerilog,,,,top_vga_tb,,unisims_ver,,,,,,
/home/marek/UEC2_Project/Project_UEC2_copy/sim/vga_timing/vga_timing_tb.sv,1685098159,systemVerilog,,,,vga_timing_tb,,unisims_ver,,,,,,
