Source Block: hdl/library/axi_ad9361/axi_ad9361_tx.v@159:175@HdlStmProcess
    dac_data_sync <= dac_data_sync_s;
  end

  // rate counters and data sync signals

  always @(posedge dac_clk) begin
    if ((dac_data_sync == 1'b1) || (dac_rate_cnt == 16'd0)) begin
      dac_rate_cnt <= dac_datarate_s;
    end else begin
      dac_rate_cnt <= dac_rate_cnt - 1;
    end
  end

  // dma interface

  assign dac_valid = dac_valid_int;
  assign dac_valid_i0 = dac_valid_i0_int;

Diff Content:
- 165     if ((dac_data_sync == 1'b1) || (dac_rate_cnt == 16'd0)) begin
- 166       dac_rate_cnt <= dac_datarate_s;
- 168       dac_rate_cnt <= dac_rate_cnt - 1;
+ 166     if (dac_rst == 1'b1) begin
+ 166       dac_rate_cnt <= 16'b0;
+ 168       if ((dac_data_sync == 1'b1) || (dac_rate_cnt == 16'd0)) begin
+ 168         dac_rate_cnt <= dac_datarate_s;
+ 168       end else begin
+ 168         dac_rate_cnt <= dac_rate_cnt - 1'b1;
+ 168       end

Clone Blocks:
