Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun 12 12:04:47 2024
| Host         : azot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   28          inf        0.000                      0                   28           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.847ns  (logic 3.961ns (67.746%)  route 1.886ns (32.254%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[26]/Q
                         net (fo=2, routed)           1.886     2.342    o_led_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.847 r  o_led_OBUF_inst/O
                         net (fo=0)                   0.000     5.847    o_led
    U16                                                               r  o_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.540ns  (logic 2.034ns (80.076%)  route 0.506ns (19.924%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.506     0.962    counter_reg_n_0_[1]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.636 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    counter_reg[0]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.750 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.750    counter_reg[4]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.864    counter_reg[8]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    counter_reg[12]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.092    counter_reg[16]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.206    counter_reg[20]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.540 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.540    counter_reg[24]_i_1_n_6
    SLICE_X0Y9           FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.445ns  (logic 1.939ns (79.302%)  route 0.506ns (20.698%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.506     0.962    counter_reg_n_0_[1]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.636 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    counter_reg[0]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.750 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.750    counter_reg[4]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.864    counter_reg[8]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    counter_reg[12]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.092    counter_reg[16]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.206    counter_reg[20]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.445 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.445    counter_reg[24]_i_1_n_5
    SLICE_X0Y9           FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.429ns  (logic 1.923ns (79.166%)  route 0.506ns (20.834%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.506     0.962    counter_reg_n_0_[1]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.636 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    counter_reg[0]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.750 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.750    counter_reg[4]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.864    counter_reg[8]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    counter_reg[12]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.092    counter_reg[16]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.206    counter_reg[20]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.429 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.429    counter_reg[24]_i_1_n_7
    SLICE_X0Y9           FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.426ns  (logic 1.920ns (79.140%)  route 0.506ns (20.860%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.506     0.962    counter_reg_n_0_[1]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.636 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    counter_reg[0]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.750 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.750    counter_reg[4]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.864    counter_reg[8]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    counter_reg[12]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.092    counter_reg[16]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.426 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.426    counter_reg[20]_i_1_n_6
    SLICE_X0Y8           FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.405ns  (logic 1.899ns (78.958%)  route 0.506ns (21.042%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.506     0.962    counter_reg_n_0_[1]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.636 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    counter_reg[0]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.750 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.750    counter_reg[4]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.864    counter_reg[8]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    counter_reg[12]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.092    counter_reg[16]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.405 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.405    counter_reg[20]_i_1_n_4
    SLICE_X0Y8           FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 1.825ns (78.290%)  route 0.506ns (21.710%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.506     0.962    counter_reg_n_0_[1]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.636 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    counter_reg[0]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.750 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.750    counter_reg[4]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.864    counter_reg[8]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    counter_reg[12]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.092    counter_reg[16]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.331 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.331    counter_reg[20]_i_1_n_5
    SLICE_X0Y8           FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 1.809ns (78.140%)  route 0.506ns (21.860%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.506     0.962    counter_reg_n_0_[1]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.636 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    counter_reg[0]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.750 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.750    counter_reg[4]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.864    counter_reg[8]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    counter_reg[12]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.092    counter_reg[16]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.315 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.315    counter_reg[20]_i_1_n_7
    SLICE_X0Y8           FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 1.806ns (78.112%)  route 0.506ns (21.888%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.506     0.962    counter_reg_n_0_[1]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.636 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    counter_reg[0]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.750 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.750    counter_reg[4]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.864    counter_reg[8]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    counter_reg[12]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.312 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.312    counter_reg[16]_i_1_n_6
    SLICE_X0Y7           FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.291ns  (logic 1.785ns (77.911%)  route 0.506ns (22.089%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.506     0.962    counter_reg_n_0_[1]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.636 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    counter_reg[0]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.750 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.750    counter_reg[4]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.864 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.864    counter_reg[8]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.978 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    counter_reg[12]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.291 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.291    counter_reg[16]_i_1_n_4
    SLICE_X0Y7           FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[10]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[8]_i_1_n_5
    SLICE_X0Y5           FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[14]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[12]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[18]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[16]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  counter_reg[22]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[22]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[22]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[20]_i_1_n_5
    SLICE_X0Y8           FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[2]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[0]_i_1_n_5
    SLICE_X0Y3           FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[6]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    counter_reg[4]_i_1_n_5
    SLICE_X0Y4           FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.136     0.277    o_led_OBUF
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.388 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    counter_reg[24]_i_1_n_5
    SLICE_X0Y9           FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[10]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    counter_reg[8]_i_1_n_4
    SLICE_X0Y5           FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[14]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    counter_reg[12]_i_1_n_4
    SLICE_X0Y6           FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    counter_reg_n_0_[18]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    counter_reg[16]_i_1_n_4
    SLICE_X0Y7           FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





