{
  "creator": "Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/esteban/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2068.1-2352.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$173": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$174": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$175": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$176": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$177": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$178": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$179": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$180": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$181": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$182": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$183": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$184": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$185": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2187.2-2187.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$186": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2189.2-2189.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$187": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2191.2-2191.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$188": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2192.2-2192.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$189": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2193.2-2193.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$190": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2195.2-2195.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$191": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2197.2-2197.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$192": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2198.2-2198.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$193": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2199.2-2199.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$194": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2201.2-2201.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$195": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2203.2-2203.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$196": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2204.2-2204.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$197": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2205.2-2205.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$198": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2207.2-2207.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$199": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2209.2-2209.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$200": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2210.2-2210.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$201": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2211.2-2211.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$202": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2213.2-2213.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$203": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2215.2-2215.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$204": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2217.2-2217.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$205": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2219.2-2219.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$206": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2220.2-2220.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$207": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2221.2-2221.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2069.24-2069.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2069.29-2069.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2072.9-2072.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2069.8-2069.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2069.12-2069.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2069.16-2069.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2069.20-2069.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2070.9-2070.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2071.9-2071.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2069.39-2069.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3099.1-3434.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.135-3105.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.127-3105.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.54-3105.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.45-3105.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.36-3105.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.27-3105.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.18-3105.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.9-3105.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.119-3105.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.111-3105.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.103-3105.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.95-3105.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.87-3105.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.79-3105.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.71-3105.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3105.63-3105.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3102.100-3102.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3102.91-3102.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3102.9-3102.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3102.82-3102.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3102.73-3102.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3102.64-3102.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3102.55-3102.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3102.46-3102.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3102.37-3102.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3102.28-3102.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3102.19-3102.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3101.9-3101.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3101.15-3101.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.150-3100.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.141-3100.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.59-3100.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.49-3100.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.39-3100.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.29-3100.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.19-3100.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.9-3100.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.132-3100.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.123-3100.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.114-3100.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.105-3100.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.96-3100.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.87-3100.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.78-3100.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3100.69-3100.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3101.22-3101.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3104.100-3104.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3104.91-3104.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3104.9-3104.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3104.82-3104.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3104.73-3104.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3104.64-3104.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3104.55-3104.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3104.46-3104.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3104.37-3104.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3104.28-3104.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3104.19-3104.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3103.9-3103.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3103.15-3103.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.150-3106.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.141-3106.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.59-3106.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.49-3106.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.39-3106.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.29-3106.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.19-3106.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.9-3106.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.132-3106.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.123-3106.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.114-3106.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.105-3106.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.96-3106.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.87-3106.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.78-3106.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3106.69-3106.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:3103.22-3103.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:265.1-298.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:301.1-341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:303.8-303.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:303.21-303.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:303.11-303.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:302.13-302.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:634.1-706.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:636.8-636.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:636.24-636.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:636.11-636.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:635.13-635.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:636.21-636.22"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:765.1-837.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:767.8-767.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:767.24-767.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:767.11-767.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:766.13-766.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:767.21-767.22"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:578.1-631.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:580.8-580.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:580.24-580.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:580.11-580.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:579.13-579.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:580.21-580.22"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:709.1-762.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:711.8-711.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:711.24-711.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:711.11-711.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:710.13-710.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:711.21-711.22"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:842.1-875.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:844.8-844.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:844.11-844.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:843.13-843.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:878.1-918.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:880.8-880.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:880.21-880.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:880.11-880.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:879.13-879.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1211.1-1283.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1213.8-1213.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1213.24-1213.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1213.11-1213.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1212.13-1212.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1213.21-1213.22"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1342.1-1415.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1344.8-1344.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1344.24-1344.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1344.11-1344.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1343.13-1343.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1344.21-1344.22"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1155.1-1208.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1157.8-1157.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1157.24-1157.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1157.11-1157.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1156.13-1156.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1157.21-1157.22"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1286.1-1339.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1288.8-1288.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1288.24-1288.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1288.11-1288.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1287.13-1287.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1288.21-1288.22"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:969.1-1035.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:971.8-971.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:971.14-971.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:970.13-970.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:971.11-971.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1086.1-1152.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1088.8-1088.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1088.14-1088.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1087.13-1087.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1088.11-1088.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:921.1-966.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:923.8-923.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:923.14-923.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:922.13-922.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:923.11-923.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1038.1-1083.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1040.8-1040.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1040.14-1040.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1039.13-1039.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1040.11-1040.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:392.1-458.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:394.8-394.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:394.14-394.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:393.13-393.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:394.11-394.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:509.1-575.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:511.8-511.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:511.14-511.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:510.13-510.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:511.11-511.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:344.1-389.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:346.8-346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:346.14-346.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:345.13-345.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:346.11-346.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:461.1-506.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:463.8-463.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:463.14-463.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:462.13-462.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:463.11-463.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2788.1-2792.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2789.8-2789.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2596.1-2613.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2609.9-2609.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2608.8-2608.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2607.8-2607.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2597.8-2597.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2598.8-2598.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2599.8-2599.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2600.8-2600.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2601.8-2601.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2602.8-2602.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2603.8-2603.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2605.8-2605.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2665.1-2705.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2672.9-2672.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2671.9-2671.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2670.9-2670.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2669.9-2669.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2666.9-2666.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2667.9-2667.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2668.9-2668.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2794.1-2861.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2863.1-2925.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2762.1-2785.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2776.8-2776.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2775.8-2775.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2774.8-2774.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2773.8-2773.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2764.8-2764.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2763.8-2763.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2772.8-2772.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2771.8-2771.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2770.8-2770.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2769.8-2769.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2768.8-2768.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2767.8-2767.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2766.8-2766.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2765.8-2765.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2777.8-2777.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2778.8-2778.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2779.8-2779.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2641.1-2645.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2642.8-2642.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2616.1-2621.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2618.8-2618.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2928.1-3096.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2930.18-2930.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2937.12-2937.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2939.13-2939.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2935.19-2935.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2935.8-2935.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2931.8-2931.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2930.21-2930.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2931.15-2931.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2930.15-2930.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2929.13-2929.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2931.22-2931.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2937.8-2937.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2929.8-2929.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2930.24-2930.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2931.29-2931.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2932.17-2932.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2932.8-2932.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2938.16-2938.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2936.18-2936.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2936.8-2936.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2934.18-2934.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2934.8-2934.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2933.17-2933.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2933.8-2933.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2937.21-2937.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2939.22-2939.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2453.1-2485.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2460.16-2460.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2488.1-2520.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2495.16-2495.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2494.10-2494.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2502.10-2502.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2419.1-2450.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2426.16-2426.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2424.10-2424.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2357.1-2385.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2362.16-2362.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2366.10-2366.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2365.10-2365.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2369.10-2369.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2368.10-2368.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2367.10-2367.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2388.1-2416.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2393.16-2393.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2390.10-2390.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2400.10-2400.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2399.10-2399.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2398.10-2398.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1419.1-1656.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1593$292": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1595$293": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1601$294": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1605$295": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$137": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1593.3-1593.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$138": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1595.3-1595.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$139": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1597.3-1597.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$140": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1599.3-1599.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$141": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1601.3-1601.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$142": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1603.3-1603.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$143": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1605.3-1605.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$144": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1607.3-1607.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1609.3-1609.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1593$292_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1595$293_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1601$294_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1605$295_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1429.16-1429.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1424.16-1424.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1421.16-1421.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1422.16-1422.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1420.16-1420.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1423.16-1423.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1428.16-1428.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1425.16-1425.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1426.16-1426.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1430.16-1430.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1427.16-1427.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1658.1-1792.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1729$296": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1731$297": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1737$298": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1741$299": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$146": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1729.3-1729.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1731.3-1731.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1733.3-1733.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$149": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1735.3-1735.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1737.3-1737.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1739.3-1739.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1741.3-1741.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$153": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1743.3-1743.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1745.3-1745.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1729$296_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1731$297_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1737$298_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1741$299_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1668.16-1668.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1663.16-1663.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1661.16-1661.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1660.16-1660.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1659.16-1659.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1662.16-1662.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1667.16-1667.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1664.16-1664.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1665.16-1665.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1669.16-1669.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1666.16-1666.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1930.1-2064.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2001$304": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2003$305": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2009$306": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2013$307": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$164": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2001.3-2001.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$165": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2003.3-2003.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$166": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2005.3-2005.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$167": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2007.3-2007.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$168": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2009.3-2009.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$169": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2011.3-2011.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$170": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2013.3-2013.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$171": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2015.3-2015.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$172": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2017.3-2017.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2001$304_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2003$305_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2009$306_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2013$307_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1940.16-1940.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1935.16-1935.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1933.16-1933.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1932.16-1932.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1931.16-1931.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1934.16-1934.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1939.16-1939.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1937.16-1937.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1936.16-1936.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1941.16-1941.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1938.16-1938.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1794.1-1928.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1865$300": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1867$301": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1873$302": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1877$303": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1865.3-1865.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1867.3-1867.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1869.3-1869.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$158": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1871.3-1871.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1873.3-1873.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1875.3-1875.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$161": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1877.3-1877.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$162": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1879.3-1879.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$163": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1881.3-1881.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1865$300_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1867$301_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1873$302_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          }
        },
        "$logic_and$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1877$303_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1804.16-1804.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1799.16-1799.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1796.16-1796.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1797.16-1797.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1795.16-1795.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1798.16-1798.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1803.16-1803.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1801.16-1801.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1800.16-1800.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1805.16-1805.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:1802.16-1802.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2624.1-2638.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2625.8-2625.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2627.8-2627.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2628.8-2628.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2629.8-2629.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2626.8-2626.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2648.1-2662.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2650.8-2650.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2651.8-2651.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2652.8-2652.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2649.8-2649.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2653.8-2653.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2708.1-2759.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2728.9-2728.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2727.9-2727.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2726.9-2726.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2725.9-2725.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2721.9-2721.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2733.9-2733.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2732.9-2732.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2730.9-2730.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2731.9-2731.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2729.9-2729.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2532.1-2593.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2533.15-2533.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2536.14-2536.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2536.26-2536.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2534.15-2534.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2537.20-2537.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2535.14-2535.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2536.49-2536.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2536.42-2536.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2536.33-2536.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2536.8-2536.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2525.1-2530.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2526.8-2526.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2528.8-2528.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_sim.v:2527.8-2527.10"
          }
        }
      }
    },
    "pantalla_degrade": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "pantalla_degrade.v:1.1-222.10"
      },
      "ports": {
        "i_clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "enable": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "o_data_clock": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "o_data_latch": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "o_data_blank": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "o_data_r": {
          "direction": "output",
          "bits": [ 7, 8 ]
        },
        "o_data_g": {
          "direction": "output",
          "bits": [ 9, 10 ]
        },
        "o_data_b": {
          "direction": "output",
          "bits": [ 11, 12 ]
        },
        "o_row_select": {
          "direction": "output",
          "bits": [ 13, 14, 15, 16, 17 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 18 ]
        }
      },
      "cells": {
        "Ram.ext_mem.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1000000010001001100000001000100110000000100010011000000010001001100000001000100010100000100010001010000010001000101000001000100110100000100010011010000010001001101000001000100110100000100010011010000010001000101000001000100100000000100010000000000010001000",
            "INIT_1": "0011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000111001000000000011100100001000100110000000000010011000000010001001",
            "INIT_2": "0100000001000110010000000000011001000000000000110100000000000011000100000000001100010000000000110001000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011",
            "INIT_3": "0000000001000100000000000100010000000000010001000000000001000100000000000100011001010000010001100101000001000100010100000100011001010000010001100101000001000110010100000100011001010000010001100101000001000110010000000100011001000000010001100100000000000110",
            "INIT_4": "0001000000000010000100000100001101000001000001100100000100000110010000010000011001000001000001100001000001000110000100000100011000010000010001100001000001000110000000000100011000000000010001000000000001000110000000000100011000000000010001000000000001000110",
            "INIT_5": "0010000001000110001000000100011000110000010001100011000001000110001100000100011001100001000001100110000100000110011000010000011001000001000001100100000100000110010000010000011001000001000001100100000100000110010000010000011000010000010001100001000000000010",
            "INIT_6": "1100000011001100011000001100011001100000010001100111000001000110011100000100011001110000010001100111000001000110011100000100011001110000010001100111000001000110011100000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110",
            "INIT_7": "1011000010001001101100001000100110110000100010011011000010001001101100001000100110110000100010011011000010001001101100001000100110010000100010011001000010001001100100001000100110010000100010011100000010001001110000001000100111000000000010011100000011001100",
            "INIT_8": "0010000000000001100000000000000110000000000000011000000000000001101100000000001110110000100000111011000010000011000100001000001110110000100000110001000010000011000100001000001100010000100000110001000010001001000100001000100100010000100010010001000010001001",
            "INIT_9": "0000000010001000000000001000100000100000100010000010000010001000001000001000100000100000100010010010000010001001000000001000001110100000100000111010000010000011000000001000001110100000100000101010000010000010101000000000000110000000000000010010000000000001",
            "INIT_A": "1000000010001001100000001000100110000000100010001000000010001000100000001000100010000000100010011000000010001001100000001000100110100000100010011010000010001001101000001000100110100000100010011010000010001000101000001000100010100000100010000000000010001000",
            "INIT_B": "0011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001000000000001100100000000000110010000000000011001000000000001100100000000000111000000000000011",
            "INIT_C": "0100000001000100010000000000011001000000000001100100000000000011000100000000001100010000000000110001000000000011001100000000001100010000000000110001000000000011000100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011",
            "INIT_D": "0000000001000100010100000100011001010000010001100101000001000110010100000100010001010000010001100101000001000110010100000100011001010000010001100101000001000110010100000100011001000000010001100100000001000110010000000100011001000000010001100100000001000100",
            "INIT_E": "0000000000000010000000000100001101000000010000110100000001000110010000000100011000010000010001100001000001000110000100000100001100000000010000110000000001000011000000000100001100000000010000010000000001000110000000000100010000000000010001100000000001000100",
            "INIT_F": "0010000001000110001100000100011000010000010001100001000001000110001100000100011001000001000001100100000100000110011000010000011001000001000001100100000100000110010000010000011001000000010001100100000100000110010000000100011000010000010000110001000000000010",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 28 ],
            "RDATA": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.0.0.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 45 ],
            "I3": [ 46 ],
            "O": [ 28 ]
          }
        },
        "Ram.ext_mem.0.0.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 45 ],
            "E": [ 46 ],
            "Q": [ 47 ]
          }
        },
        "Ram.ext_mem.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 49 ],
            "I3": [ 50 ],
            "O": [ 45 ]
          }
        },
        "Ram.ext_mem.0.1.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0001000000000011000100000000001100010000000000110001000000000011000100000000001100010000000000110001000000000011000100000000001100010000000000110001000000000011000100000000001100010000000000110001000000000011000100000000001100010000000000110001000000000011",
            "INIT_1": "0000000001000100010100000100010001010000010001000101000001000100010100000100010001010000010001000101000001000100010000000100011001000000010001100100000001000110010000000100011001000000010001100100000001000110010000000100001101000000010000110001000000000011",
            "INIT_2": "0001000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100001000000000000000100000000000000010000000000000100000000000000010000000000000101010000010000010101000001000001000000000100010000000000010001000000000001000100",
            "INIT_3": "0010000001000110000000000100011000000000010001100101000001000011010000000000001101000000000000100001000000000010000100000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100001000000000010",
            "INIT_4": "0011000000000011001100000100001100110000010000110110000001000110011000000100011001100000010001100110000001000110011000000100011001100000010001100110000001000110011000000100011001110000010001100111000001000110011100000100011001110000010001100010000001000110",
            "INIT_5": "0011000000000001001100000000001110010000000000111001000010000011100100001000001110010000100010011001000010001001100100001000100110010000100010011001000010001001100100001000100110010000100010011001000010001001100100001000001100110000000000110011000000000011",
            "INIT_6": "0000000000000001000000000000000100000000000000010000000000000000000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000100000000000100010000000000010001000000000001",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001",
            "INIT_8": "0010000000000011001000000000001110000000000000111000000010000011100000001000100110000000100010011000000010001001100000001000100110000000100010011000000010001001100000001000001010000000000000100010000000000010001000000000000000000000000000000000000000000000",
            "INIT_9": "0001000000000011001000000000001100100000000000110010000000000011001000000000001100100000000000110010000000000011001000000000001100100000000000110010000000000011001000000000001100100000000000110010000000000011001000000000001100100000000000110010000000000011",
            "INIT_A": "0001000000000011000100000000001100010000000000110001000000000011000100000000001100010000000000110001000000000011000100000000001100010000000000110001000000000011000100000000001100010000000000110001000000000011000000000000001100000000000000110001000000000011",
            "INIT_B": "0101000001000100010100000100010001010000010001000101000001000100010000000100010001000000010001000100000001000100010000000100010001000000010001000100000001000100010000000000010001000000010001100100000001000001000100000100000100010000000000110001000000000011",
            "INIT_C": "0000000000000010000000000000001000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000010000000000000101010000010000010101000001000001",
            "INIT_D": "0100000000000011000100000000001000010000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010",
            "INIT_E": "0011000000000011001100000000001101100000010000110110000001000011011000000100011001100000010001100110000001000110011000000100011001100000010001100110000000000110011000000100011001100000010001100110000001000110011100000100011001110000010000110100000000000011",
            "INIT_F": "0001000000000001000100000000000100000000000000010000000000000001001000000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011100100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 51 ],
            "RDATA": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.0.1.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 46 ],
            "O": [ 51 ]
          }
        },
        "Ram.ext_mem.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 68 ],
            "E": [ 46 ],
            "Q": [ 69 ]
          }
        },
        "Ram.ext_mem.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 50 ],
            "I3": [ 48 ],
            "O": [ 68 ]
          }
        },
        "Ram.ext_mem.0.2.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010",
            "INIT_2": "0001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000000001000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000001000000000000000100000000000000010000000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010000000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001",
            "INIT_4": "0000000000000000000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
            "INIT_6": "0000000000000001000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001",
            "INIT_8": "0000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000000000100000000000000010000000000000001",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000100000000000000010",
            "INIT_A": "0000000000000010000000000000001000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000010000000000000001000000000000000100000000000000010",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000100000000000000000000000000000001",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 70 ],
            "RDATA": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.0.2.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 87 ],
            "I3": [ 46 ],
            "O": [ 70 ]
          }
        },
        "Ram.ext_mem.0.2.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 87 ],
            "E": [ 46 ],
            "Q": [ 88 ]
          }
        },
        "Ram.ext_mem.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 49 ],
            "I3": [ 50 ],
            "O": [ 87 ]
          }
        },
        "Ram.ext_mem.0.3.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000001000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000100000000000000010000000000000001000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 89 ],
            "RDATA": [ 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.0.3.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 106 ],
            "I3": [ 46 ],
            "O": [ 89 ]
          }
        },
        "Ram.ext_mem.0.3.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 106 ],
            "E": [ 46 ],
            "Q": [ 107 ]
          }
        },
        "Ram.ext_mem.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 48 ],
            "I3": [ 50 ],
            "O": [ 106 ]
          }
        },
        "Ram.ext_mem.0.4.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 108 ],
            "RDATA": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.0.4.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 46 ],
            "O": [ 108 ]
          }
        },
        "Ram.ext_mem.0.4.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 125 ],
            "E": [ 46 ],
            "Q": [ 126 ]
          }
        },
        "Ram.ext_mem.0.4.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 50 ],
            "I3": [ 49 ],
            "O": [ 125 ]
          }
        },
        "Ram.ext_mem.0.5.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 127 ],
            "RDATA": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.0.5.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 144 ],
            "I3": [ 46 ],
            "O": [ 127 ]
          }
        },
        "Ram.ext_mem.0.5.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 144 ],
            "E": [ 46 ],
            "Q": [ 145 ]
          }
        },
        "Ram.ext_mem.0.5.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 50 ],
            "I2": [ 49 ],
            "I3": [ 48 ],
            "O": [ 144 ]
          }
        },
        "Ram.ext_mem.0.6.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_1": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_2": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_3": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_4": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_5": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_6": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_7": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 146 ],
            "RDATA": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.0.6.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 48 ],
            "I1": [ 49 ],
            "I2": [ 50 ],
            "I3": [ 46 ],
            "O": [ 146 ]
          }
        },
        "Ram.ext_mem.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1000001100110000000000110011000000000011001100000000001100110000000000110011000010000011001100000000001100011000100000010001100000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000001100000000100000110",
            "INIT_1": "0000001100011000000000110001100010000011000110000000001100110000000000110011000010001001001100001000100100110000000010010011000000001001001100000000100100110000000000110011000000000011001100000000001100110000100000110011000010000011001100001000001100110000",
            "INIT_2": "1100000100011000110000010001100011000001000110001100000100011000000000010001100000000001000110001000000100011000000000010001100000000001000110000000000100011000000000010001100010000001000110000000000100011000000000010001100000000001000110001000000100011000",
            "INIT_3": "0000000000001001000000000000100100000000000010010000000000001001000000000000100110000000000010001100000100001100100000010001100000000001000110000100000100011000000000010001100000000001000110000100000100011000010000010001100001000001000110001100000100011000",
            "INIT_4": "1000001000100000100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001",
            "INIT_5": "1000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100000",
            "INIT_6": "0100001100110000010000110011000001000011001100000100001100110000110000110011000011000011001100001000001100110000110000110011000011000011001100001000001100100100100000100010000010000010001000011000001000100001100000100010000110000010001000011000001000100001",
            "INIT_7": "0000000000000100000000000000010001000001000001000000000100000100000000010000010001000001000100000100000100010000000001000001000000000001000100000000000100010000100000110001100011000011001100001000001100110000010000110011000001000011001100000100001100110000",
            "INIT_8": "1100000000000100110000000000010010000001000001001000000100000100110000010000010011000000000001000100000000000100010000000000011001000000000001000100000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100100000000000110",
            "INIT_9": "0000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001000100000000000100100000000000011010000000000001001000000000000100100000000000010010000000000001001000000000000100",
            "INIT_A": "0000001100110000000000110011000001000011001100001100100100110000000010010011000000000011000110000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010010",
            "INIT_B": "1100000100011000010000110001100001000011001100001100001100110000110000110011000000001001001100001100100100110000100010010011000000001001001100001000100100110000000000110011000000000011001100001000001100110000100000110011000010000011001100000000001100110000",
            "INIT_C": "1100001100011000110000110001100011000001000110001100000100011000110000010001100001000001000110000100000100011000110000010001100011000001000110001100000100011000110000010001100011000001000110000100000100011000010000010001100001000001000110000100000100011000",
            "INIT_D": "1000000000001001000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000100000000000100011000000000011001000000100001100110000010001100001000001000110001100000100011000110000010001100011000011000110001100001100011000",
            "INIT_E": "1000001000100000100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001",
            "INIT_F": "0000001000100001000000100010000100000010001000010000001000100001000000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100001100000100010000110000010001000011000001000100000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 28 ],
            "RDATA": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.1.1.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000010000011000000001000001100000000001000110000000000100011000100000010001100010000001000110001000000100011000000000010001100000000001000110001000000100011000100000010001100010000001000110000000001100011000100000110001100000000011000110001000001100011000",
            "INIT_1": "1000001000001001100000100000100010000010000010001000001000001000100000100000100010000010000010001000001000001000100000100000100010000010000010001000001000001000100000000000100011000001000110001000010000011000100001000001100010000100000110001000010000011000",
            "INIT_2": "0100001000100000010000100010000001000010001000000100001000100000010000100010000001000010001000000100001000100000010000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000110000010001000011000001000100001",
            "INIT_3": "1000001000100001000000100010000100000010001000010000001000100000000000100010000000000010001000000000001000100000000000100010000001000010001000000100001000100000010000100010000001000010001000000100001000100000010000100010000001000010001000000100001000100000",
            "INIT_4": "1000100100110000100010010011000011001100001100001100110000110000100010010011000011001000001000001000100000100000100010000010000010001000001000001000100000100000100010000010000010001000001000001000100000100000100010000010000010000010001000001000001000100001",
            "INIT_5": "1000001000001100010000010000010010000001000100001000010000010000000001000001000000000100000100000000010000010000000001000001010000000100000100000000010000010000000001000001000010000110000110001000110000110000100011000011000010001100001100001000100100110000",
            "INIT_6": "1000001100001100100000110000110000000001000001000100000000000100000000000000010001000000000001000000000000000100100000000000010010000000000001001000000000000100100000000000010011000001000001001100000100000100100000010000010011000010000011000100001000001100",
            "INIT_7": "1000001000001100100000100000110010000000000001001000000000000100100000000000010010000000000001001000000000000100100000000000010010000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010011000010000011001000001100001100",
            "INIT_8": "1000100100110000100010010011000010001001001100000000100100110000100000010001100000000001000100000000000100010000000000010001000000000001000100001100000100010000000000010001000001000001000100001100000100010000010000010001000001000001000100001100000100010000",
            "INIT_9": "1000100100110000100010010011000010001001001100001000100100110000000010110011100000001011001110001000100100111000100010010011100010001001001110000000100100110000000010010011000000001001001110001000100100111000100010010011000010001001001100001000100100110000",
            "INIT_A": "0100010000011000010001000001100001000100000110000100010000011000010001000001100001000100000110000100010000011000010001000001100001000100000110000100010000011000100001000001100010000100000110001000000100011000000000110001100010000011000110001000001100011000",
            "INIT_B": "1100001000001000100000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000001000011001100000100011000011000010001100001100001000110000110000100011000011000",
            "INIT_C": "0000001100100100000000100010000000000010001000000100001000100000010000100010000001000010001000000100001000100000010000100010000001000010001000000100001000100000000000100010000001000010001000000000001000100000000000100010000000000010001000000100001000100000",
            "INIT_D": "1100100000100100100010000010000010000010001000001000001000100000110000100010000010000010001000001100001000100000110000100010000011000010001000001100001000100000010000100010000001000010001000000100001000100000000000100010000000000010001000000000001000100000",
            "INIT_E": "1000110000110000100011000011000010001100001100001000110000110000110010010010010010001000001000001000100000100000100010000010000010001000001000001000100000100000100010000010000010001000001000001000100000100000100010000010000010001000001000001100100000100000",
            "INIT_F": "0000000100000100010000010000010000000100000100000100010000010000010001000001000000000100000101001000011000011100100001000001100000000100000100000000010000010000000001000001000011000100000101000100110000110100010011000011010011001100001100001000110000110000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 51 ],
            "RDATA": [ 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.1.2.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1000001100100100110000110010000001000010001000000100001100100100010000110010010001000010001000000000001000100000000000100010000000000010001000000000001000100100010000100010000000000011001001000000001100100100000000110010010001000010001000000100001000100000",
            "INIT_1": "1100100000100000110010000010000010001001001001001000100100100100100010010010010011001000001000001000100100100100100010010010010011001000001000001000100000100000100010010010010011001001001001001100100100100100110010010010000011000010001000001000001100100100",
            "INIT_2": "0100110000110000010011000011000001001100001100000000100100110000010010000010000000001000001000000000100000100000000010000010000001001000001001001100100100100100100010000010000010001000001000001000100000100000100010000010000010001000001000001000100000100000",
            "INIT_3": "0000000100000100010000010000010011000100000100000100011000011000110001100001100011000110000110000100010100010100010001010001010000000101000101001000010100010100010001000001010001000100000101000100010000010000010011000011000001001100001100000100110000110000",
            "INIT_4": "1100001100011000110000110000010011000011000011001100100100100100010000110000010001000011000001001100001000000100100000100000110001000000000001001100001100001100010000100000110001000010000011000100001100001100100000010000010010000001000001001000001100001100",
            "INIT_5": "1100000100001100110000010000010000000001000100001000001100011000110001100001100001000110000110001100110000011000010001000001000010000110000110001000011000011000100001100001000000000110000100001100100100011000110000110001100011000011000100001100001100010000",
            "INIT_6": "1100100100111000100010010011000000001001001100001000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000100000110001100010000001000110000000001100011000000000010001000000000001000100000000000100010000",
            "INIT_7": "0100011000011000010001100001100001000110000110001100011000011000110001100001100001000110000110001100110000110000110011100011000011001110001110001110010000111000010011100011100011001110001110001100100100111000110010010011100011001011001110001100101100111000",
            "INIT_8": "1000110000110000100011000011000010001100001100001000110000110000100011000011000010001100001100001000110000110000110001100011000011000110000110000100011000011000010001100001100001000110000110001100011000011000110001100001100011000110000110001100011000011000",
            "INIT_9": "1000000000001000100000000000100010000000000010000100001000001000010000100000100010000010000010001000001000001000100000100000100010000010000010000000001000001000000000100010000000000010001000000000100000100000000011000011000010001100001100001000110000110000",
            "INIT_A": "1100011000100100100000110010000010000011001001001000001100100100010000110010000001000011001001000100001100100100000000110010010001000011001001000000001100100100000000110010010000000011001001000000001100100100010000110010010001000010001000000000001000100000",
            "INIT_B": "1000100000100000110010000010000011001000001001001000100100100100100010010010010010001001001001001000100100100100100010010010010010001001001001001000100100100100110010010010010011001001001000001000100100100100100010010010010010001001001000001100110000100100",
            "INIT_C": "0100110000110000000011000011000000001001001100000000100000100000000010000010000000001000001000000000100000100000000010000010000000001000001000000000100000100000000010000010000011001000001000001100100000100100100010000010000010001000001000001000100000100000",
            "INIT_D": "1000000100000100100000110000110000000001000001000100000100000100010001000000010011000100000100000100010000010000010001010001010001000111000111000100110100110100000011010011010001000110000111001100011000110000010011000011000001001100001101000100110000110100",
            "INIT_E": "0100110000011000010011000011000011001100000110001100001100011000110010010000110001000011000011001100000100000100110000010000010001000001000001000100001100001100010000010000010011000001000001001100000000000100110000010000010010000001000001001000000100000100",
            "INIT_F": "1100000100000100110000010000010010000001000001001000000100000100100000010001000011000100000100000100011000011000010001000001000011000110000100001000011000010000000001100001100010001100001100001000011000011000100011000001100010001100001100000100110000011000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 70 ],
            "RDATA": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.1.3.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0100110000110100010011000011000000001100001100000000110000110000010010000010000000001000001000000000100000100000000010000010000000001000001000000000100000100000000010000010000010001000001000001000100000100000100010000010000011001000001001001100100000100000",
            "INIT_1": "1000010000011000010001100001100000000110000110000100011000011000110001100001100010000100000100001100011000011000110001110001100010001101001101001000110100110100000011010011010001001100001101001100110000110100110011000011010011001101001101001100110000110100",
            "INIT_2": "1110101110100100111000111000010001100001001011000100100100001100110010010000110011000011000001000100001100000100110000010000010010000001000100000000000100010000000001000000010010000100000100001000010000010000100001000001000010000110001100001000011000011000",
            "INIT_3": "0000001100001100000000110000110010000001000001001000000100000100110000010000010001000001000001000100000100000100110000010000010011000001000001000000001100000100100000110000010010000011000011000000100100001100000010110010010000100011100001001010101110100100",
            "INIT_4": "0100111000111000010011100011000001001001001100000100100100110000010010010011000001001001001100000100100100110000100010010011000000001001001100000000100100110000000000110001100000000011000110001000011000011000000001100001100000000110000110000000001100011000",
            "INIT_5": "0100110000011000010011000001100001001100000110000100110000110000110011000011000001001100001100000100111000110000010011100011100011001110001110000100111000111000010011100011100001001110001110000100111000111000010011100011100001001110001110000100111000111000",
            "INIT_6": "0000110000011000000011000001100000001100000111001000110000011000000001100001100000000110000110000000011000011000000001100001100000000110000110000000011000011000000001100001100001000110000110000100011000011000010001100001100001001100000110000100110000011000",
            "INIT_7": "0000001000001000010000100000100010000010000010001000001000001000100000100000100010000010000010001000100000001000000010000000100001001000000010000100110000011000000011000001100000001100000110000000110000011000010011000001100001001100000110000000110000011000",
            "INIT_8": "1001100000110000100110000011000000001101001100001000110000100100010011010011000001001100001001000000100100100000010010010010000000001000001000000000100000100000000010000010000000001000001000000100100000100000010010010010010000001001001001000000100000100000",
            "INIT_9": "1000100000100000100010000010000011001000001000001100100000100000110010000010000010001001001000001000100000100000100010000010000011001001001000001000100100100000110010010010010011001100001100001000110000100100100011010011000010011000001100001001100000110000",
            "INIT_A": "1000110000110000000011000011000001001100001100000000111000110000010011100011100000001011001011000100101000101000000010100010000000001010001000000000100000100000100010000010000010001000001000001000100000100000100010000010000011001000001000001000100000100000",
            "INIT_B": "1000110000110000110011000011000011001100001110001100110100111000100011000011100010001100001100000000110100110000000011110011110001001111001111000100110100110100010011000011010001001100001101001100110000110100100011010011010011001101001101001100110000110100",
            "INIT_C": "1010101110101100101010011000110000100001001001000000100100001100100000110000010010000011000011000000001100000100000000010000010010000001000001000000000100000100000000010000010000000001000001000000001100001100000011000010010010001100001001001000110000110000",
            "INIT_D": "0000101100101100010010110010110011001011001001000100100100100100100000110000110010000110000011000000010000000100100001000000010010000110000001000000001100000100100000110000110010000011000011000000100100001100000010110010010010101001100011001110101110101100",
            "INIT_E": "0100111000111000010011100011000001001110001100000100111000110000010011100011000001001011001100000000101100111000100010110011100010001011001110001000101100111000000011100011000000001110001100000000111000111000000011100011100000001011001110000000111000110000",
            "INIT_F": "0100110000011000010011000001100001001100000110000100110000011000010011000001100001001100000110000100110000110000010011100011000001001110001110000100111000110000010011100011100001001110001110000100111000111000010011100011100001001110001110000100111000111000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 89 ],
            "RDATA": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.1.4.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000101100100100000010110010010010100001001011001010000100101100100010110010110000001011001011000000100100100100000010010010010010000011001001000000100100100100000010010010010000001001001001001000100100100100100010010010010010001001001001001000100100100100",
            "INIT_1": "0000101100100100000010110010010000001001001001000000100100100100010010010010010001001001001001000100100100100100110010110010010011001011001001001100101100100100100010110010010010001011001001001010000100101100101000010010110000100001001001000000101100100100",
            "INIT_2": "1100110000110000110011000011000011001100001100000100110000110000010011000011000001001100001100000100110000110000000011100011000000001100001100000000111000110000000011000011000000001100001100000000110000110000000011000011000000001100001100000000111000111000",
            "INIT_3": "0100011000011000010001100001100001000110000110000100011000011000010001100001100001000110000110001100011000011000110001100001100011000110000110001100011000011000110011000001100011001100000110001100110000110000110011000011000011001100001100001100110000110000",
            "INIT_4": "1000010000011000100001000001100000000101000110000000010100011000000001010001110000000101000111000000010100011100000001010001000000000101000110000000010000011000000001000001100000000100000110000000010000011000000001000001100001000100000110000100011000011000",
            "INIT_5": "0000010100010100000001010001010000000100000101000000010000010100000001000001010000000101000100000000010100010000100001010001000010000101000100001000010100011000100001010001110010000101000111001000010000011000100001000001100010000100000110001000010000011000",
            "INIT_6": "0101010001000100010100010001010000000101000100000000010100010000000100000001010001000101000100000100010000000100000000010000010001000001000001000100010000010000000001010001010001000101000101000000010000010000000001010001010000000101000101000000010100010100",
            "INIT_7": "0001000000011100000001010001110000010000000111000101000000011100010100000001110000010000000111000000010100011100010001000001100001000100000110000100010000010000000001010001000000010000000101000000010100010000000001010001000001010000000101000101010001000100",
            "INIT_8": "0100010100011000010001010001100011000101000110001100010100011000110001010001100011000101000110001101000000011100110100000001110011010000000111001101000000011100110100000001110011010000000111001101000000011100000100000001110000010000000111000001000000011100",
            "INIT_9": "0000001100100100000000110010010011000011001001001100001100100100110000110010010011000001001001001100010000100100110001000010010011000100001100001000010100110000000001010001100001000101000110000100010100011000010001010001100001000101000110000100010100011000",
            "INIT_A": "0000001100000100000010110010010010001011001001001000100100100100000010010010110000001001001001000000100100100100000010010010010000000011001001001000001100100100100000110010010010000011001001001000001100100100100000110010010000000011001001000000001100100100",
            "INIT_B": "0000001000100100100000100010010010000010001001001000001000100100110000110010010001000011001001000100001100100100010000110010010001000011001001000100100100100100110010010010010011001001001001001100100100100100100010110010010010001011001001000000001100001100",
            "INIT_C": "0100000100001100000000010000110001000001000011001100000100100100110000010010010011000001001001001100000100100100100000010010010010000001001001001000000100100100100000010010010010000011001001000000001100100100000000110010010000000011001001000000001100100100",
            "INIT_D": "0100000100011000010000010001100001000001000011001100000100001100110000010000110011000001000011001100000100001100110000010000110011000001000011001100000100001100110000010000110011000001000011001100000100001100110000010000110001000001000011000100000100001100",
            "INIT_E": "0000000100011000000000010001100000000001000110000000000100011000000000010001000000000001000110000000000100011000000000010001100001000001000110000100000100011000010000010001100001000001000110000100000100011000010000010001100001000001000110000100000100011000",
            "INIT_F": "0100000100010000010000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000100010000000000010001000000000001000110000000000100011000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 108 ],
            "RDATA": [ 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.1.5.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000001000100100100000100010010010000010001001001000001000100000100000100010010000000010001000000000001000100000000000100010010000000010001001000000001000100100000000100010010000000010001001001000001000100100100000100010010010000010001000001000001000100000",
            "INIT_1": "1100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011000100000000001100010000000000110001000000000011000100000000001100010000000010010001000010001001000100001000100100",
            "INIT_2": "0000000000001100000000000000110000000000000011000000000000001100100000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100",
            "INIT_3": "0000000100010000000000010001000000000001000100000000000100011000000000010001100000000001000100000000000100010000000000010001000001000001000110000100000100010000010000010001000001000001000100000100000100010000010000010001000000000000000001000000000000000100",
            "INIT_4": "0000000000001000000001000001100001000101000100000100010000010100000001000001010000000100000101000000010000011100000001000001000001000001000100000100000100011000010000010001100001000001000110000100000100010000010000010001100001000001000100000000000100010000",
            "INIT_5": "1100000100011000110000010001100011000001000110001100000100011000110000010001100011000001000110001000000100011000100001000001100010000100000110001000010000011000100001000001100001000100000110000100010000011000010001000001100001000101000110000000000100001000",
            "INIT_6": "0000001000100100000000100010010000000000001001000100000000011000010000010001100001000001000110000100000100011000110000010001100011000001000110001100000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000",
            "INIT_7": "1100001000100100010000100010010001000010001001000100001000100100010000100010010001000010001001000100001000100100010000100010010001000010001001001100001000100100110000100010010011000010001001001100001000100100100000100010010010000010001001001000001000100100",
            "INIT_8": "1000000000000100100010000010010001001000001001000100100000100100010010000010010001001000001011000100100000100100110010000010010011001000001001001100001000100100110000100010010011000010001001001100001000100100110000100010010011000010001001001100001000100100",
            "INIT_9": "1000001000100000100000100010000010000010001000001000001000100000000010000010010000001000001000000000100000100000000010000010010000001000001001000000100000100000000010000010000000001000001000000000100000100000000010000010000000001000001001000000000000000100",
            "INIT_A": "1000001000100100100000100010010010000010001001001000001000100000100000100010000010000010001000000000001000100000000000100010000000000010001000000000001000100100000000100010000000000010001000000000001000100000100000100010010010000010001000001000001000100000",
            "INIT_B": "1100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011000100000000001100010000000000110001000000000011000100000000001100000000000010010000000010001001000000001000100100",
            "INIT_C": "0000000100011000000000000001100000000000000110000000000000001100000000000001100000000000000011001000000000001100100000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100",
            "INIT_D": "0100000100010000010000010001000001000001000110000100000100010000000000010001000000000001000110000000000100011000000000010001000000000001000110000000000100011000000000010001100001000001000110000100000100010000010000010001000001000001000100000100000100010000",
            "INIT_E": "0000000000001000010001000001000001000101000100000000010000010000000001000001000000000100000101000000010000010100010001000001100001000100000110000100000100010000010000010001000001000001000100000100000100011000010000010001000001000001000110000100000100010000",
            "INIT_F": "1100000100011000110000010001100011000001000110001100000100011000100000010001100010000100000110001000010000011000100001000001100010000100000111001000010000011000100001000001100010000100000110001100010000011000010001000001100001000100000110000100000100001000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 127 ],
            "RDATA": [ 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.1.6.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "x0x0x0x1x0x1x0x0x0x0x0x1x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0",
            "INIT_1": "x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0",
            "INIT_2": "x1x0x0x0x0x0x0x0x1x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0",
            "INIT_3": "x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x0x0x0x0x0x0",
            "INIT_4": "x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0",
            "INIT_5": "x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x0x0",
            "INIT_6": "x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0",
            "INIT_7": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 146 ],
            "RDATA": [ 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.2.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000110011000010001001100100001000100110010000100010011001000010000011100100001000001100110000100010010011000010001001000100000000001100010000000000110001000010001001000100001000100100010000100010010001000010001001000100001000100100010000100010010001",
            "INIT_1": "0000000000111001000000001001100100000000100110010000000000111011000000000011101100000000001110110000000000111011000000001001101100001000100110110000100010011011000010001001100100001000100110010000000000111001000000000011001100000000001100110000000000110011",
            "INIT_2": "0000000000110011000000000011001100000000001100110000000000110011000000000011100100000000001110010000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100010000000000110011000000000011001100001000001100110000100010010011",
            "INIT_3": "0000010001100010000000000011001000000000011000100000010001100010000001000110001000000100011000100000010001100010000000000011001100000100011000110000010001100011000001000110001100000100011000110000110011000011000001000011001100000100011000110000010001100011",
            "INIT_4": "0000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010",
            "INIT_5": "0000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010",
            "INIT_6": "0000100010011001000010001001100100001000100110010000000000111001000000000011001100000100001100110000010001100110000001000110001100000000001100110000000000110011000000000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010",
            "INIT_7": "0000100010010100000010001001010000001000100101000000100010010100000010001001010100001000100101010000100010010101000010001001010100000100110001010000110011000101000011001100010100001000100101100000100010010110000010001001100100001000001110010000100010011001",
            "INIT_8": "0000100010010001000010001001000100001000100101000000100010010100000010001001000100001000100100010000100010010001000010001001000100001000100100010000100010010001000010001001000100001000100100010000100010010001000010001001000100001100110000010000100010010001",
            "INIT_9": "0000100010010001000010001001000100001000100100010000000010010001000010001001000100001000100100010000100010010001000010001001000100001000100100010000110010010000000010001001000100001100110000010000100010010001000010001001000100001000100100010000100011000001",
            "INIT_A": "0000000010011001000000001001100100001000100110010000000000111001000000000011100100001000001100110000100010010001000010001001000100000000001100010000000000110001000010001001000100001000100100010000100010010001000010001001000100001000100100010000100010010001",
            "INIT_B": "0000100010010011000000001001100100000000001110010000100010011001000000001001100100000000001110110000000000111001000000001001100100001000100110110000100010011001000010001001100100001000100110010000000000110011000000000011001100000000001100110000000000111001",
            "INIT_C": "0000000000110011000001000011001100000100011000110000000000110011000000000011001100000000001110010000000000111001000000000011001100000000001100110000000000110011000000000011001100000000001100110000000000110011000000000011001100000000001100110000100010010011",
            "INIT_D": "0000010001100000000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100011000011000110001100001100011000110000010001100011000001000110001100000100011000110000010001100011",
            "INIT_E": "0000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010000110010",
            "INIT_F": "0000010001101000000001000110100000000100011010000000010001101000000000000110100000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 28 ],
            "RDATA": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.2.1.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000111100000001000110110000000100011011000000000000111100000000000011011000000100001101100000010011000110000000001001110000000000001111000000000000111100000000000011110000000000001111000000000000111110000000000011111000000000001111100000000000111100",
            "INIT_1": "0000010001100010000001000110001000000100011000100000010001100010000001000110001000000100011000100000010001100010000000000011001000000000011000100000010001100010000001000110001000000100011000110000010001100110000001000110011000000000001101100000000000110110",
            "INIT_2": "0000010001101000000001000110100000000100011010000000010001101000000001000110100000000100011010000000010001101000000001000110100000000100011010000000010001101000000001000110100000000100011010000000010001101000000001000110100000000100011000100000010001100010",
            "INIT_3": "0000010001101000000001000110100000001100011010000000110011001000000001000110100000000100011010000000010001101000000001001100100000000100011010000000010001101000000001000110100000000100011010000000010001101000000001000110100000000100011010000000010001101000",
            "INIT_4": "0000010001101100000000000110110000000100011011000000100010011100000000000011110000000000011010000000010001101000000001000110100000000000001110000000000000111000000001000110100000000100011010000000010001101000000001000110100000000100011010000000010001101000",
            "INIT_5": "0000110011000100000011001100010000000100110001000000100010010100000010001001010000001000110001000000100011000100000000001100010000001100110001000000110011000100000011001100010000001100110001000000100010011100000010000011110000000000001111000000000000111100",
            "INIT_6": "0000100010010110000010001001011000000000100101100000100010010011000010001001011000001000100100110000100010010110000010001001010000000000001101000000100010010100000010001001010000001000100101000000100010010100000010001001010000001000100100010000100010010011",
            "INIT_7": "0000100010010001000010001001000100000000100100010000100010010001000010001001000100001000100100010000100010010001000010001001000100001000100100010000100010010011000010001001001100001100100100110000100010010011000010001001001100001000100100110000100010010110",
            "INIT_8": "0000100010011100000010001001110000001000100111000000000000111100000000000011010000000000001101000000000000110100000000000011010000001000001101000000100010010001000010001001010000001000100100010000100010010001000010001001000100001000100100010000100010010001",
            "INIT_9": "0000000000111110000000000011111000001000100111100000100010011110000010001001111000001000100111100000100011001100000010001001110000001000100111000000100000111100000010001001110000001000100111000000000010011100000000000011110000000000001111000000100010011100",
            "INIT_A": "0000000000111100000000000011110000000000001111000000000000111100000000000011110000000000001111000000000010011100000010001001110000000000001111000000000010011100000000000011110000000000001111000000000000111100000000000011111000000000001111100000000000111110",
            "INIT_B": "0000010001100010000001000110001000000100011010000000010001101000000001000110100000000100011010000000000001101000000000000011100000000100011010000000010001101000000001000110100000000100011010010000010001101100000000000011110000000000001111000000000000111100",
            "INIT_C": "0000010001101001000001000110100100000000011010010000010001101000000001000110100000000100011010000000010001101000000001000110100000000100011010000000010001101000000001000110100000000100011010000000010001101000000001000110100000000100011010000000010001101000",
            "INIT_D": "0000110011001000000011001100100000001100110010000000110011001000000011001100100000000100011010000000010001101000000001000110100000000100011010000000010001101000000011001100100000000100011010000000010001101000000001000110100100000100011010010000010001101001",
            "INIT_E": "0000010001101100000001000110110000000100011011000000000000111100000000000011100100000000001110000000000000111000000000000011100000000100011010000000010011001000000001000110100000000100011010000000010001101000000001000110100000000100011010000000010001101000",
            "INIT_F": "0000100010010101000011001100010100001100110001010000100011000100000010001100010000001000110001000000000001100100000001001100010000001100100101000000110010010100000011001100010000001100110001000000100010011100000010001001111000001000100111000000110011001100",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 51 ],
            "RDATA": [ 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.2.2.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000010001101100000001000110100100000100011010010000010001101001000001000110100100000100011010010000010001101001000001000110100100000100001110010000000000111001000001000110100000000100011010010000010001101001000001000110100100000100011010000000010001101000",
            "INIT_1": "0000010011001000000000001100100000001000100110010000110011001001000011001100100100000100011010000000010001101001000001000110100100001100110010000000010001101001000001000110100100000100011010010000010001101001000001000110100100000100011010010000010001101100",
            "INIT_2": "0000010011001110000001001100111000000100110011100000010010011110000000000011101000000000001110100000010000111010000000000011101000000100001110100000010001101000000001000110100000000100011010000000010001101000000011001100100000001100110010000000110001101000",
            "INIT_3": "0000100010010101000010001001010100001100110001010000110011000111000011001100010100000100011001010000010011000101000011001100010100001100110001010000110010010101000011001100010000001100110001000000110011000100000010001100110000001100110011100000110011001110",
            "INIT_4": "0000100010011100000000001001110000001000100111000000100010011100000010001001110000001000100111000000100010010110000010001100011000001000100101100000100011000110000010001100011000001000100101100000100010010110000010001001010100000000100101010000100010010101",
            "INIT_5": "0000100010010001000010001001000100001000100101000000100010010100000010001001010000001000100101100000100010010110000010001001011000001000100101110000100010010111000010001001011100001000100111010000100010011100000010001001110000001000100111000000100010011100",
            "INIT_6": "0000100010011100000010001001110000001000100111000000100000110100000000000011010000001000001101000000000000110100000000000011010000001000001101000000100010010100000010001001010000001000100101000000100010010110000010001001010000001000100101000000100010010100",
            "INIT_7": "0000010011001110000011001100111000001000100111100000110011001110000011001100111000001000100111100000100010011110000010001001111000001000100111100000110011001110000010001001111000001000100111000000100010011100000010001001110000001000100111000000100010011100",
            "INIT_8": "0000000000111101000000000011110100000000001111010000000000111101000000000011110100000000001111010000000000111101000000000011110000001000001111000000000000111110000000000011111000000000001111100000000000111110000000000011111000000000001111100000010011001110",
            "INIT_9": "0000010001100010000001000110001000000100011000100000010001101000000001000110100000000000001110000000000000111000000001000110100000000100011010000000010001101010000001000110101000000100011010100000010001101010000001000110111000000100011011010000010001101101",
            "INIT_A": "0000010001101100000001000110110000000100011011000000010001101100000001000110100100000100011010010000010001101001000001000110100100000100011010010000010001101001000001000110100100000100011010010000010001101001000001000110100000000100011010000000010001101000",
            "INIT_B": "0000010011001000000001000110100000000100110010000000010011001001000001000110100100000100110010010000010011001001000001000110100100000100011010010000010001101001000001000110100100000100011010010000010001101100000001000110110000000100011011000000010001101100",
            "INIT_C": "0000010011001110000001000110111100000000001111100000000000111010000000000011101000000000001110100000000000111010000000000011101000000100011010100000010001101010000001001100101000001100110010000000110011001000000011001100100000001100110010000000010001101000",
            "INIT_D": "0000000011000101000010001100010100001100110001010000110011000101000011001100010100001100110001010000110011000101000011001100010100001100110001110000110011001101000011001100110100001100110001100000110011000110000010001100111000001100110011100000110011001110",
            "INIT_E": "0000100010011110000010001001111000001000100111000000100010011100000010001001110000001000100111000000100010010110000010001001011000001000100101100000100010010110000010001001011000001000100101000000100010010100000000001001010000000000100101010000000010010101",
            "INIT_F": "0000100010010001000010001001000100001000100101000000100010010100000010001001010000001000100101000000100010010110000010001001011000001000100101100000100010010111000010001001110100001000100111010000100010011101000010001001110100001000100111010000100010011110",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 70 ],
            "RDATA": [ 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.2.3.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000010011001110000001000110111000000100011011110000010001101110000001000011101000000100011010100000010010011010000001001001101000000100001110100000010011001010000011001100101000001100110010000000010001101000000001000110100000000100011010000000010001101000",
            "INIT_1": "0000110011000101000011001100011100000100110001110000110011000111000011001100011100001100110001010000110011000111000011001100011100001100110011010000110011001101000001001100111100001100110011100000010011001100000001001100110000000100110011000000010011001100",
            "INIT_2": "0000100010011110000010001001111000100000100111100000100010011110000010001001110000001000100111000000100010011100000010001001011000001000100101110000100010010111000010001001011100000000100101010000000000110101000000001100010100000000011001110000000010010101",
            "INIT_3": "0000100010010110000010001001011000001000100101000000100010010100000010001001010000001000100101100000100010010110000010001001011000001000100101100000100010011101000010001001110100001000100111010000100010011111000010001001111100001000100111110000100010011111",
            "INIT_4": "0000100010011110000010001001111000001000100111100000100010011110000010001001111000001000100111100000100010011110000010001001110000001000100111000000100010011100000010001001011000100000100111000010000010010110001000001011011000100000101101100010000010110110",
            "INIT_5": "0000100010011110000010001001111000001000100111100000100010011110000010001100111000001000100111100000100010011110000010001100111000001000100111000000100010011110000000000011111000001000100111100000100010011110000010001100111000001000100111100000100010011110",
            "INIT_6": "0000000000111111000000000011111100000000001111110000000000111111000000000011111100000000001111110000000000111111000000000011111100000000011011110000000001101111000001000110111100000100011011100000010001101110000000000011111000000000001111100000100010011110",
            "INIT_7": "0000000001101000000001000110100000000100011010000000010001101000000001000110100000000100011010000000010001101000000001000110101000000100011010100000010001101110000001000110111100000100011011110000010001101111000001000110111000000000011011100000000001101111",
            "INIT_8": "0000010001101101000001000110110100000100011011010000010001101101000001000110110000000100011011000000010001101100000001000110100100000100011010010000010001101001000001000110100100000100011010010000000000111000000000000011100000000000011010010000000000111000",
            "INIT_9": "0000010001101000000001001100100000001100110010000000010011001000000001001100100000000100011010010000010001101001000001001100100100000100110010010000010001101100000001000110110000000100011011000000010001101101000001000110110100000100011011010000010001101101",
            "INIT_A": "0000010011001101000001001100111100000100110011100000010011001111000001001100111000000100110010110000010011001010000001001100101000000100110010100000010011001010000011001100100000000100110010000000010001101000000001000110100000000100011010000001000001111000",
            "INIT_B": "0000110011001101000011001100110100001100110011010000110011001101000011001100110100001100110011010000110011001111000011001100111100001100110011100000010011001110000001001100111000000100110011100000010011001100000001000110110100000100110011000000010011001100",
            "INIT_C": "0000100010011111001000001001111100100000101111110000100010011111000010001001110100001000100111010000100010011101000010001001110100001000100101110000100010010111000000001001011100000000100101110000000010010111000001001100110100000000110011010000100011001101",
            "INIT_D": "0000100010011110000010001001111000001000100111000000100010011100000010001001011100001000100101110000100010010111000010001001011100001000100101110000100010011101000010001001110100001000100111010000100010011111000010001001111100001000100111110000100010011111",
            "INIT_E": "0000100010011110000010001001111000001000100111100000100010011110001000001001111000100000100111100010000010011110000010001001111000001000100111100000100010011110001000001011111000100000101111100010000010011110001000001011111000100000101111100000100010011110",
            "INIT_F": "0000100010011110000010001001111000001100110011100000110011001110000010001100111000001000110011100000100010011110000010001001111000001000100111100000100010011110000010001001111000001000100111100000100010011110000010001001111000001000100111100000100010011110",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 89 ],
            "RDATA": [ 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.2.4.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000100010011111001000001011111100001000101111110000100010011111000010001001111100001000100111110000100010011111000010001001111100001000100111010000100010011111000010001001111100001000100111110000100010011101000010001001110100001000100111010000110011001101",
            "INIT_1": "0000100010011110000010001001111000001000100111100000100010011110000010001001111000001000100111100000100010011110000010001001111000001000100111100000100010011110000010001001111100001000100111110000100010011111000010001001111100001000100111110000100010011111",
            "INIT_2": "0000100010011100001000001011110000100000101111000000100010011110000010001001111000001000100111100000100010011110000010001001111000001000100111100000100010011110000010001001111000001000100111100000100010011110000010001001111000001000100111100000100010011110",
            "INIT_3": "0000000000111100000000000011110000001000001111000000100010011100000010001100110000001000100111000000100011001100000010001001110000001000100111000000100010011100000010001001110000001000100111000000100010011100000010001001110000001000100111000000100010011100",
            "INIT_4": "0000000001100111000000000110011100000100011011010000000001101101000000000110110100000000011011010000000001101101000000000110110100000000011011010000000001101101000000000110110100000000001111010000000000111101000000000011110100000000001111000000000000111100",
            "INIT_5": "0000010001100111000001000110011100000100011001110000010001100111000001000110011100000100011001110000000001100111000001000110011100000000011001110000000001100111000000000110011100000000011001110000000000110111000000000110011100000000011001110000000001100111",
            "INIT_6": "0001000001110101000100000111010100000100011001010000010001100101000001000110010100000100011001000000010001100100000001000110010000000100011000010000010001100100000000000110010100000000011001000000000001100100000000000110010100000100011001010000010001100101",
            "INIT_7": "0000010001100101000001001100010100000100110001010000010011000101000001001100010100000100011001010000010001100101000001000110010000000100011001000000010001100100000001000110010100000100011001010000010001100101000001000110010100000100011001010000010001100101",
            "INIT_8": "0000010011000111000001001100011100010000110001010001000011000101000100001100010100010000110001010000010011000101000001001100010100000100110001010001000011010101000100001101010100000100110001010000010011000101000001001100010100000100110001010000010011000101",
            "INIT_9": "0000100010011101000011001100110100001100110001110000110011000111000011001100011100000100110001110000010011000111000001001100011100000100110001110000010011000111000001001100011100001100110001110000010011000111000001001100011100000100110001110000110011000111",
            "INIT_A": "0000100010011101000010001001111100100000101111110000100010011111000010001001111100001000100111110000100010011111000010001001111100001000100111110000100010011101000010001001110100001000100111010000100010011101000010001001110100001000100111010000100010011101",
            "INIT_B": "0000100010011100000010001001110000001000100111000000100010011100000010001001110000001000100111100000100010011110000010001001111000001000100111100000100010011110000010001001111000001000100111100000100010011110000010001001111100001000100111110000100010011101",
            "INIT_C": "0010000010010011000010001001001100001000100100110000100010010011000010001001001100001000100100110000100010010011000010001001001100001000100100110000100010010011000010001001001100001000100100110000100010011001000010001001100100001000100110010000100010011001",
            "INIT_D": "0000100000110001000000000110000100001000011000010000100011000001000010001100000100001000100100010000100010010001000010001001000100001000100100010000100010010001000010001001000100001000100100010000100010010001000010001001000100001000100100110000100010010011",
            "INIT_E": "0000000001100100000000000110010000000000011001000000000001100100000000000110010000000000011001000000000001100100000000000110010000000000011000010000000001100001000000000110000100000000011000010000000000110001000000000011000100000000001100010000000001100001",
            "INIT_F": "0000010001100100000001000110010000000100011001000000000001100100000000000110010000000000011001000000000001100100000000000110010000000000011001000000000001100100000000000110010000000000011001000000000001100100000000000110010000000000011001000000000001100100",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 108 ],
            "RDATA": [ 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.2.5.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000100010010010000010001001001000001000100100100000100010010010000010001001001000001000100110000000100010011000000010001001100000001000100110000000100010011000000010001001100000001000100110000000100010011000000010001001100000001000100110000000100010011000",
            "INIT_1": "0000000001100000000000000110000000000000011000000000100001100000000010001100000000001000110000000000000001100000000000000110000000001000001100000010000010010010001000001001001000100000100100100000100010010010001000001001001000100000101100100010000010010010",
            "INIT_2": "0000010001100001000001000110000100000100011000010000010001100001000001000110000100000100011000000000010001100000000001000110000000000100011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000",
            "INIT_3": "0000010001100100000001000110010000000100011001000000010001100100000001000110010000000100011001000000010001100100000001000110010000000100011000010000010001100001000001000110000100000100011000010000010001100001000001000110000100000100011000010000010001100001",
            "INIT_4": "0000010001100001000001000011010100000100011001010000010001100101000001000110010100000100011001010000010001100101000001000110010100000100011001000000010001100100000001000110010000000100011001000000010001100100000001000110010000000100011001000000010001100100",
            "INIT_5": "0000110011000100000011001100010000001100110001000000110011000100000011001100010000001100110001000000110011000101000011001100010100001100110001010000010011000101000001001100010100000100011001010000010001100101000001000110010100000100011001010000010001100100",
            "INIT_6": "0001100011010011000110001100001100001100110000110000110011000011000011001100001100001100110000110000110011000011000011001100000100001100110000010000110011000001000011001100010000001100110001000000110011000100000011001100010000001100110001000000110011000100",
            "INIT_7": "0000100010011000000010001001100000001000100110000000110011001000000011001100100000001100110010000000110010011000000010001001100000001100110010000000110011000010000011001100001000001100110000100000110011000010000011001100001100001100110000110001100011000011",
            "INIT_8": "0000000000010000000000000001100000000000000110100000000000011010000000000001101000000100000110100000000000011010000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000011100000001000001110000000000000111000",
            "INIT_9": "0000000000111000000000000011100000000000001110000000000000011000000000000001101000000000000110100000000000011010000000000001101000000000000110100000000000011010000000000001101000000000000110100000000000011010000000000001101000000000000110100000000000010010",
            "INIT_A": "0000100010010010000010001001001000001000100100100000100010010010000010001001001000001000100100100000100010011000000010001001100000001000100110000000100010011000000010001001100000001000100110000000100010011000000010001001100000001000100110000000100010011000",
            "INIT_B": "0000010001100000000001000110000000000000011000000000010001100000000011000110000000001100011000000000000001100000000000000110000000001000011000000000100011000010000010001100001000100000110000100010000010010010001000001001001000100000100100100000100010010010",
            "INIT_C": "0000010001100001000001000110000100000100011000010000010001100001000001000110000100000100011000010000010001100001000001000110000100000100011000000000010001100000000001000110000000000100011000000000010001100000000001000110000000000100011000000000010001100000",
            "INIT_D": "0000010001100100000001000110010000000100011001000000010001100100000001000110010000000100011001000000010001100100000001000110010000000100011001000000010001100100000001000110010000000100011000010000010001100001000001000110000100000100011000010000110001100001",
            "INIT_E": "0000000000100001000010000010010000001000001001010000100000100101000010000010010100000000001001010000000000100101000000000010010000001000001101000000100000110100000000000011010000000100001101000000010001100100000001000110010000001100011001000000010001100100",
            "INIT_F": "0000110011000100000011001100010000001100110001000000110011000100000010001001010100001000100101010000100010010101000010001000010100001000100001010000100010010101000010001001010100001000100001010000100010000101000000000010010100001000001001010000000010000001",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 127 ],
            "RDATA": [ 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.ext_mem.2.6.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0x0x0x1x0x1x0x0x0",
            "INIT_1": "x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x0x1x0x1x0x1x0x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1",
            "INIT_2": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0",
            "INIT_3": "x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x0x1",
            "INIT_4": "x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x1x0x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0",
            "INIT_5": "x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1x0x0x1x0x1x0x0x1",
            "INIT_6": "x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x1x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0",
            "INIT_7": "x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:299.439-299.644|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 146 ],
            "RDATA": [ 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "x" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "Ram.o_valor_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 273 ],
            "I3": [ 388 ],
            "O": [ 389 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 271 ],
            "I3": [ 390 ],
            "O": [ 391 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 392 ],
            "I1": [ 393 ],
            "I2": [ 394 ],
            "I3": [ 395 ],
            "O": [ 390 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 207 ],
            "I2": [ 47 ],
            "I3": [ 175 ],
            "O": [ 395 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 239 ],
            "I2": [ 107 ],
            "I3": [ 223 ],
            "O": [ 394 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 145 ],
            "I3": [ 255 ],
            "O": [ 393 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 191 ],
            "O": [ 392 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 267 ],
            "I3": [ 396 ],
            "O": [ 397 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 398 ],
            "I1": [ 399 ],
            "I2": [ 400 ],
            "I3": [ 401 ],
            "O": [ 396 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 235 ],
            "I2": [ 47 ],
            "I3": [ 171 ],
            "O": [ 401 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 251 ],
            "I2": [ 88 ],
            "I3": [ 203 ],
            "O": [ 400 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 219 ],
            "O": [ 399 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 187 ],
            "O": [ 398 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 263 ],
            "I3": [ 402 ],
            "O": [ 403 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 404 ],
            "I1": [ 405 ],
            "I2": [ 406 ],
            "I3": [ 407 ],
            "O": [ 402 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 199 ],
            "I2": [ 47 ],
            "I3": [ 167 ],
            "O": [ 407 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 247 ],
            "I2": [ 107 ],
            "I3": [ 215 ],
            "O": [ 406 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 231 ],
            "O": [ 405 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 183 ],
            "O": [ 404 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 261 ],
            "I3": [ 408 ],
            "O": [ 409 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 410 ],
            "I1": [ 411 ],
            "I2": [ 412 ],
            "I3": [ 413 ],
            "O": [ 408 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 197 ],
            "I2": [ 47 ],
            "I3": [ 165 ],
            "O": [ 413 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 245 ],
            "I2": [ 107 ],
            "I3": [ 213 ],
            "O": [ 412 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 229 ],
            "O": [ 411 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 181 ],
            "O": [ 410 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 159 ],
            "I3": [ 414 ],
            "O": [ 415 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 417 ],
            "I2": [ 418 ],
            "I3": [ 419 ],
            "O": [ 414 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 83 ],
            "I2": [ 47 ],
            "I3": [ 41 ],
            "O": [ 419 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 140 ],
            "I2": [ 107 ],
            "I3": [ 102 ],
            "O": [ 418 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 121 ],
            "O": [ 417 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 64 ],
            "O": [ 416 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 157 ],
            "I3": [ 420 ],
            "O": [ 421 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 422 ],
            "I1": [ 423 ],
            "I2": [ 424 ],
            "I3": [ 425 ],
            "O": [ 420 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 138 ],
            "I2": [ 47 ],
            "I3": [ 39 ],
            "O": [ 425 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 119 ],
            "I2": [ 88 ],
            "I3": [ 81 ],
            "O": [ 424 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 100 ],
            "O": [ 423 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 62 ],
            "O": [ 422 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 153 ],
            "I3": [ 426 ],
            "O": [ 427 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 428 ],
            "I1": [ 429 ],
            "I2": [ 430 ],
            "I3": [ 431 ],
            "O": [ 426 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 77 ],
            "I2": [ 47 ],
            "I3": [ 35 ],
            "O": [ 431 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 134 ],
            "I2": [ 126 ],
            "I3": [ 115 ],
            "O": [ 430 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 96 ],
            "O": [ 429 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 58 ],
            "O": [ 428 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 149 ],
            "I3": [ 432 ],
            "O": [ 433 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 434 ],
            "I1": [ 435 ],
            "I2": [ 436 ],
            "I3": [ 437 ],
            "O": [ 432 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 111 ],
            "I2": [ 47 ],
            "I3": [ 31 ],
            "O": [ 437 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 130 ],
            "I2": [ 88 ],
            "I3": [ 73 ],
            "O": [ 436 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 92 ],
            "O": [ 435 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 54 ],
            "O": [ 434 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 147 ],
            "I3": [ 438 ],
            "O": [ 439 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 440 ],
            "I1": [ 441 ],
            "I2": [ 442 ],
            "I3": [ 443 ],
            "O": [ 438 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 69 ],
            "I3": [ 444 ],
            "O": [ 387 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 107 ],
            "I2": [ 126 ],
            "I3": [ 145 ],
            "O": [ 444 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 71 ],
            "I2": [ 47 ],
            "I3": [ 29 ],
            "O": [ 443 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 128 ],
            "I2": [ 126 ],
            "I3": [ 109 ],
            "O": [ 442 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 90 ],
            "O": [ 441 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 52 ],
            "O": [ 440 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ 446 ],
            "I2": [ 447 ],
            "I3": [ 448 ],
            "O": [ 388 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 209 ],
            "I2": [ 47 ],
            "I3": [ 177 ],
            "O": [ 448 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 257 ],
            "I2": [ 126 ],
            "I3": [ 241 ],
            "O": [ 447 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 225 ],
            "O": [ 446 ]
          }
        },
        "Ram.o_valor_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 193 ],
            "O": [ 445 ]
          }
        },
        "addrRead_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 449 ],
            "E": [ 450 ],
            "Q": [ 49 ]
          }
        },
        "addrRead_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 451 ],
            "E": [ 450 ],
            "Q": [ 50 ]
          }
        },
        "addrRead_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 452 ],
            "E": [ 450 ],
            "Q": [ 20 ]
          }
        },
        "addrRead_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 453 ],
            "E": [ 450 ],
            "Q": [ 19 ]
          }
        },
        "addrRead_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 454 ],
            "E": [ 450 ],
            "Q": [ 48 ]
          }
        },
        "addrRead_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 455 ],
            "E": [ 450 ],
            "Q": [ 27 ]
          }
        },
        "addrRead_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 456 ],
            "E": [ 450 ],
            "Q": [ 26 ]
          }
        },
        "addrRead_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 457 ],
            "E": [ 450 ],
            "Q": [ 25 ]
          }
        },
        "addrRead_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 458 ],
            "E": [ 450 ],
            "Q": [ 24 ]
          }
        },
        "addrRead_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 459 ],
            "E": [ 450 ],
            "Q": [ 23 ]
          }
        },
        "addrRead_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 460 ],
            "E": [ 450 ],
            "Q": [ 22 ]
          }
        },
        "addrRead_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 461 ],
            "E": [ 450 ],
            "Q": [ 21 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 449 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 465 ],
            "I2": [ 466 ],
            "I3": [ 467 ],
            "O": [ 451 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 468 ],
            "I2": [ 469 ],
            "I3": [ 470 ],
            "O": [ 454 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 471 ],
            "I2": [ 472 ],
            "I3": [ 473 ],
            "O": [ 455 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 474 ],
            "I2": [ 475 ],
            "I3": [ 476 ],
            "O": [ 456 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 477 ],
            "I2": [ 14 ],
            "I3": [ 478 ],
            "O": [ 457 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 479 ],
            "I2": [ 13 ],
            "I3": [ "0" ],
            "O": [ 458 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 17 ],
            "I2": [ "0" ],
            "I3": [ 480 ],
            "O": [ 463 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 16 ],
            "I2": [ 481 ],
            "I3": [ 482 ],
            "O": [ 466 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 483 ],
            "I2": [ 484 ],
            "I3": [ 485 ],
            "O": [ 469 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 486 ],
            "I2": [ 487 ],
            "I3": [ "0" ],
            "O": [ 472 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 17 ],
            "I3": [ 15 ],
            "O": [ 483 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 16 ],
            "O": [ 486 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 17 ],
            "I3": [ 15 ],
            "O": [ 481 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 16 ],
            "O": [ 484 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 13 ],
            "I3": [ 15 ],
            "O": [ 487 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 13 ],
            "I3": [ 15 ],
            "O": [ 475 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 482 ],
            "CO": [ 480 ],
            "I0": [ 16 ],
            "I1": [ 481 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 485 ],
            "CO": [ 482 ],
            "I0": [ 483 ],
            "I1": [ 484 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 485 ],
            "I0": [ 486 ],
            "I1": [ 487 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 467 ],
            "CO": [ 464 ],
            "I0": [ 465 ],
            "I1": [ 466 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 470 ],
            "CO": [ 467 ],
            "I0": [ 468 ],
            "I1": [ 469 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 473 ],
            "CO": [ 470 ],
            "I0": [ 471 ],
            "I1": [ 472 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 476 ],
            "CO": [ 473 ],
            "I0": [ 474 ],
            "I1": [ 475 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 478 ],
            "CO": [ 476 ],
            "I0": [ 477 ],
            "I1": [ 14 ]
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 478 ],
            "I0": [ 479 ],
            "I1": [ 13 ]
          }
        },
        "counter_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 488 ],
            "E": [ 489 ],
            "Q": [ 490 ],
            "R": [ 491 ]
          }
        },
        "counter_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 492 ],
            "E": [ 489 ],
            "Q": [ 493 ],
            "R": [ 491 ]
          }
        },
        "counter_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 494 ],
            "E": [ 489 ],
            "Q": [ 495 ],
            "R": [ 491 ]
          }
        },
        "counter_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:208.32-208.43|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 490 ],
            "I3": [ 496 ],
            "O": [ 488 ]
          }
        },
        "counter_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:208.32-208.43|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 493 ],
            "I3": [ 497 ],
            "O": [ 492 ]
          }
        },
        "counter_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:208.32-208.43|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 495 ],
            "I3": [ 498 ],
            "O": [ 494 ]
          }
        },
        "counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:208.32-208.43|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 497 ],
            "CO": [ 496 ],
            "I0": [ "0" ],
            "I1": [ 493 ]
          }
        },
        "counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:208.32-208.43|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 498 ],
            "CO": [ 497 ],
            "I0": [ "0" ],
            "I1": [ 495 ]
          }
        },
        "counter_SB_DFFESR_Q_E_SB_DFFESR_E": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 498 ],
            "E": [ 489 ],
            "Q": [ 499 ],
            "R": [ 491 ]
          }
        },
        "counter_SB_DFFESR_Q_E_SB_DFFESR_E_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 493 ],
            "O": [ 500 ]
          }
        },
        "counter_SB_DFFESR_Q_E_SB_DFFESR_E_Q_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 495 ],
            "O": [ 501 ]
          }
        },
        "counter_SB_DFFESR_Q_E_SB_DFFESR_E_Q_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 490 ],
            "O": [ 502 ]
          }
        },
        "counter_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 15 ],
            "I2": [ 503 ],
            "I3": [ 504 ],
            "O": [ 489 ]
          }
        },
        "counter_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 13 ],
            "I2": [ 14 ],
            "I3": [ 16 ],
            "O": [ 504 ]
          }
        },
        "counter_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 499 ],
            "I2": [ 495 ],
            "I3": [ 493 ],
            "O": [ 491 ]
          }
        },
        "counter_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 499 ],
            "O": [ 498 ]
          }
        },
        "dataPixelB2_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:147.40-147.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 505 ],
            "CO": [ 506 ],
            "I0": [ 507 ],
            "I1": [ 500 ]
          }
        },
        "dataPixelB2_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:147.40-147.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 508 ],
            "CO": [ 505 ],
            "I0": [ 509 ],
            "I1": [ 501 ]
          }
        },
        "dataPixelB2_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:147.40-147.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 508 ],
            "I0": [ 510 ],
            "I1": [ 499 ]
          }
        },
        "dataPixelB2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 433 ],
            "E": [ 450 ],
            "Q": [ 509 ]
          }
        },
        "dataPixelB2_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 439 ],
            "E": [ 450 ],
            "Q": [ 510 ]
          }
        },
        "dataPixelB2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000110000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 499 ],
            "I1": [ 495 ],
            "I2": [ 509 ],
            "I3": [ 510 ],
            "O": [ 511 ]
          }
        },
        "dataPixelB2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 512 ],
            "O": [ 507 ]
          }
        },
        "dataPixelB2_SB_LUT4_O_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 513 ],
            "E": [ 450 ],
            "Q": [ 512 ]
          }
        },
        "dataPixelB2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 151 ],
            "I2": [ 387 ],
            "I3": [ 514 ],
            "O": [ 513 ]
          }
        },
        "dataPixelB2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 516 ],
            "I2": [ 517 ],
            "I3": [ 518 ],
            "O": [ 514 ]
          }
        },
        "dataPixelB2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 113 ],
            "I2": [ 47 ],
            "I3": [ 33 ],
            "O": [ 518 ]
          }
        },
        "dataPixelB2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 132 ],
            "I2": [ 88 ],
            "I3": [ 75 ],
            "O": [ 517 ]
          }
        },
        "dataPixelB2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 94 ],
            "O": [ 516 ]
          }
        },
        "dataPixelB2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 56 ],
            "O": [ 515 ]
          }
        },
        "dataPixelB_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:146.40-146.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 519 ],
            "CO": [ 520 ],
            "I0": [ 521 ],
            "I1": [ 500 ]
          }
        },
        "dataPixelB_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:146.40-146.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 522 ],
            "CO": [ 519 ],
            "I0": [ 523 ],
            "I1": [ 501 ]
          }
        },
        "dataPixelB_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:146.40-146.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 522 ],
            "I0": [ 524 ],
            "I1": [ 499 ]
          }
        },
        "dataPixelB_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 403 ],
            "E": [ 450 ],
            "Q": [ 523 ]
          }
        },
        "dataPixelB_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 409 ],
            "E": [ 450 ],
            "Q": [ 524 ]
          }
        },
        "dataPixelB_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 525 ],
            "O": [ 521 ]
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 526 ],
            "E": [ 450 ],
            "Q": [ 525 ]
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 265 ],
            "I2": [ 387 ],
            "I3": [ 527 ],
            "O": [ 526 ]
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 529 ],
            "I2": [ 530 ],
            "I3": [ 531 ],
            "O": [ 527 ]
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 233 ],
            "I2": [ 47 ],
            "I3": [ 169 ],
            "O": [ 531 ]
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 249 ],
            "I2": [ 88 ],
            "I3": [ 201 ],
            "O": [ 530 ]
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 217 ],
            "O": [ 529 ]
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 185 ],
            "O": [ 528 ]
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 525 ],
            "I1": [ 499 ],
            "I2": [ 524 ],
            "I3": [ 493 ],
            "O": [ 532 ]
          }
        },
        "dataPixelG2_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:145.40-145.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 533 ],
            "CO": [ 534 ],
            "I0": [ 535 ],
            "I1": [ 500 ]
          }
        },
        "dataPixelG2_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:145.40-145.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 536 ],
            "CO": [ 533 ],
            "I0": [ 537 ],
            "I1": [ 501 ]
          }
        },
        "dataPixelG2_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:145.40-145.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 536 ],
            "I0": [ 538 ],
            "I1": [ 499 ]
          }
        },
        "dataPixelG2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 421 ],
            "E": [ 450 ],
            "Q": [ 535 ]
          }
        },
        "dataPixelG2_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 427 ],
            "E": [ 450 ],
            "Q": [ 538 ]
          }
        },
        "dataPixelG2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 539 ],
            "O": [ 537 ]
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 540 ],
            "E": [ 450 ],
            "Q": [ 539 ]
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 155 ],
            "I2": [ 387 ],
            "I3": [ 541 ],
            "O": [ 540 ]
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 542 ],
            "I1": [ 543 ],
            "I2": [ 544 ],
            "I3": [ 545 ],
            "O": [ 541 ]
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 136 ],
            "I2": [ 47 ],
            "I3": [ 37 ],
            "O": [ 545 ]
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 117 ],
            "I2": [ 88 ],
            "I3": [ 79 ],
            "O": [ 544 ]
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 98 ],
            "O": [ 543 ]
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 60 ],
            "O": [ 542 ]
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 539 ],
            "I1": [ 499 ],
            "I2": [ 538 ],
            "I3": [ 495 ],
            "O": [ 546 ]
          }
        },
        "dataPixelG_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:144.40-144.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 547 ],
            "CO": [ 548 ],
            "I0": [ 549 ],
            "I1": [ 500 ]
          }
        },
        "dataPixelG_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:144.40-144.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 550 ],
            "CO": [ 547 ],
            "I0": [ 551 ],
            "I1": [ 501 ]
          }
        },
        "dataPixelG_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:144.40-144.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 550 ],
            "I0": [ 552 ],
            "I1": [ 499 ]
          }
        },
        "dataPixelG_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 391 ],
            "E": [ 450 ],
            "Q": [ 549 ]
          }
        },
        "dataPixelG_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 397 ],
            "E": [ 450 ],
            "Q": [ 552 ]
          }
        },
        "dataPixelG_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 553 ],
            "O": [ 551 ]
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 554 ],
            "E": [ 450 ],
            "Q": [ 553 ]
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 269 ],
            "I2": [ 387 ],
            "I3": [ 555 ],
            "O": [ 554 ]
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 556 ],
            "I1": [ 557 ],
            "I2": [ 558 ],
            "I3": [ 559 ],
            "O": [ 555 ]
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 205 ],
            "I2": [ 47 ],
            "I3": [ 173 ],
            "O": [ 559 ]
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 253 ],
            "I2": [ 126 ],
            "I3": [ 237 ],
            "O": [ 558 ]
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 221 ],
            "O": [ 557 ]
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 189 ],
            "O": [ 556 ]
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 499 ],
            "I2": [ 552 ],
            "I3": [ 495 ],
            "O": [ 560 ]
          }
        },
        "dataPixelR2_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:143.40-143.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 561 ],
            "CO": [ 562 ],
            "I0": [ 563 ],
            "I1": [ 500 ]
          }
        },
        "dataPixelR2_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:143.40-143.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 564 ],
            "CO": [ 561 ],
            "I0": [ 565 ],
            "I1": [ 501 ]
          }
        },
        "dataPixelR2_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:143.40-143.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 564 ],
            "I0": [ 566 ],
            "I1": [ 499 ]
          }
        },
        "dataPixelR2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 415 ],
            "E": [ 450 ],
            "Q": [ 566 ]
          }
        },
        "dataPixelR2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 567 ],
            "O": [ 563 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 568 ],
            "O": [ 565 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 569 ],
            "E": [ 450 ],
            "Q": [ 567 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 259 ],
            "I2": [ 387 ],
            "I3": [ 570 ],
            "O": [ 569 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 571 ],
            "I1": [ 572 ],
            "I2": [ 573 ],
            "I3": [ 574 ],
            "O": [ 570 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 227 ],
            "I2": [ 47 ],
            "I3": [ 163 ],
            "O": [ 574 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 243 ],
            "I2": [ 88 ],
            "I3": [ 195 ],
            "O": [ 573 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 211 ],
            "O": [ 572 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 179 ],
            "O": [ 571 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 567 ],
            "I1": [ 499 ],
            "I2": [ 566 ],
            "I3": [ 493 ],
            "O": [ 575 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 576 ],
            "E": [ 450 ],
            "Q": [ 568 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 161 ],
            "I2": [ 387 ],
            "I3": [ 577 ],
            "O": [ 576 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 578 ],
            "I1": [ 579 ],
            "I2": [ 580 ],
            "I3": [ 581 ],
            "O": [ 577 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 85 ],
            "I2": [ 47 ],
            "I3": [ 43 ],
            "O": [ 581 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 142 ],
            "I2": [ 126 ],
            "I3": [ 123 ],
            "O": [ 580 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 104 ],
            "O": [ 579 ]
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 66 ],
            "O": [ 578 ]
          }
        },
        "dataPixelR_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:142.40-142.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 582 ],
            "CO": [ 583 ],
            "I0": [ 584 ],
            "I1": [ 500 ]
          }
        },
        "dataPixelR_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:142.40-142.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 585 ],
            "CO": [ 582 ],
            "I0": [ 586 ],
            "I1": [ 501 ]
          }
        },
        "dataPixelR_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:142.40-142.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 585 ],
            "I0": [ 587 ],
            "I1": [ 499 ]
          }
        },
        "dataPixelR_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 389 ],
            "E": [ 450 ],
            "Q": [ 587 ]
          }
        },
        "dataPixelR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 588 ],
            "O": [ 584 ]
          }
        },
        "dataPixelR_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 589 ],
            "O": [ 586 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 590 ],
            "E": [ 450 ],
            "Q": [ 588 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 373 ],
            "I2": [ 387 ],
            "I3": [ 591 ],
            "O": [ 590 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 592 ],
            "I1": [ 593 ],
            "I2": [ 594 ],
            "I3": [ 595 ],
            "O": [ 591 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 357 ],
            "I2": [ 47 ],
            "I3": [ 277 ],
            "O": [ 595 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 341 ],
            "I2": [ 88 ],
            "I3": [ 309 ],
            "O": [ 594 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 325 ],
            "O": [ 593 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 293 ],
            "O": [ 592 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 588 ],
            "I1": [ 499 ],
            "I2": [ 587 ],
            "I3": [ 493 ],
            "O": [ 596 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 597 ],
            "E": [ 450 ],
            "Q": [ 589 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 371 ],
            "I2": [ 387 ],
            "I3": [ 598 ],
            "O": [ 597 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 599 ],
            "I1": [ 600 ],
            "I2": [ 601 ],
            "I3": [ 602 ],
            "O": [ 598 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 307 ],
            "I2": [ 47 ],
            "I3": [ 275 ],
            "O": [ 602 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 355 ],
            "I2": [ 126 ],
            "I3": [ 339 ],
            "O": [ 601 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 323 ],
            "O": [ 600 ]
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 291 ],
            "O": [ 599 ]
          }
        },
        "data_b_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 603 ],
            "E": [ 604 ],
            "Q": [ 12 ]
          }
        },
        "data_b_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 605 ],
            "E": [ 604 ],
            "Q": [ 11 ]
          }
        },
        "data_b_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 606 ],
            "I3": [ 607 ],
            "O": [ 605 ]
          }
        },
        "data_b_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 495 ],
            "I2": [ 523 ],
            "I3": [ 532 ],
            "O": [ 606 ]
          }
        },
        "data_b_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:146.40-146.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 520 ],
            "CO": [ 607 ],
            "I0": [ "0" ],
            "I1": [ 502 ]
          }
        },
        "data_b_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 490 ],
            "I2": [ 608 ],
            "I3": [ 609 ],
            "O": [ 603 ]
          }
        },
        "data_b_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 512 ],
            "I2": [ 493 ],
            "I3": [ 511 ],
            "O": [ 608 ]
          }
        },
        "data_b_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:147.40-147.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 506 ],
            "CO": [ 609 ],
            "I0": [ "0" ],
            "I1": [ 502 ]
          }
        },
        "data_g_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 610 ],
            "E": [ 604 ],
            "Q": [ 10 ]
          }
        },
        "data_g_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 611 ],
            "E": [ 604 ],
            "Q": [ 9 ]
          }
        },
        "data_g_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 612 ],
            "I3": [ 613 ],
            "O": [ 611 ]
          }
        },
        "data_g_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 493 ],
            "I2": [ 549 ],
            "I3": [ 560 ],
            "O": [ 612 ]
          }
        },
        "data_g_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:144.40-144.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 548 ],
            "CO": [ 613 ],
            "I0": [ "0" ],
            "I1": [ 502 ]
          }
        },
        "data_g_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 614 ],
            "I3": [ 615 ],
            "O": [ 610 ]
          }
        },
        "data_g_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 493 ],
            "I2": [ 535 ],
            "I3": [ 546 ],
            "O": [ 614 ]
          }
        },
        "data_g_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:145.40-145.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 534 ],
            "CO": [ 615 ],
            "I0": [ "0" ],
            "I1": [ 502 ]
          }
        },
        "data_r_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 616 ],
            "E": [ 604 ],
            "Q": [ 8 ]
          }
        },
        "data_r_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 617 ],
            "E": [ 604 ],
            "Q": [ 7 ]
          }
        },
        "data_r_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 618 ],
            "I3": [ 619 ],
            "O": [ 617 ]
          }
        },
        "data_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:142.40-142.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 583 ],
            "CO": [ 618 ],
            "I0": [ "0" ],
            "I1": [ 502 ]
          }
        },
        "data_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 589 ],
            "I2": [ 495 ],
            "I3": [ 596 ],
            "O": [ 619 ]
          }
        },
        "data_r_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 620 ],
            "I3": [ 621 ],
            "O": [ 616 ]
          }
        },
        "data_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:143.40-143.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 562 ],
            "CO": [ 620 ],
            "I0": [ "0" ],
            "I1": [ 502 ]
          }
        },
        "data_r_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 568 ],
            "I2": [ 495 ],
            "I3": [ 575 ],
            "O": [ 621 ]
          }
        },
        "enable_ram_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 622 ],
            "E": [ 623 ],
            "Q": [ 46 ]
          }
        },
        "enable_ram_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 624 ],
            "I3": [ 625 ],
            "O": [ 622 ]
          }
        },
        "enable_ram_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 450 ],
            "I3": [ 622 ],
            "O": [ 623 ]
          }
        },
        "led_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:56.5-61.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3 ],
            "Q": [ 18 ]
          }
        },
        "o_data_blank_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 626 ],
            "E": [ 625 ],
            "Q": [ 6 ]
          }
        },
        "o_data_blank_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 503 ],
            "O": [ 626 ]
          }
        },
        "o_data_blank_SB_DFFE_Q_E_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 625 ],
            "I3": [ 624 ],
            "O": [ 503 ]
          }
        },
        "o_data_blank_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 627 ],
            "I3": [ 628 ],
            "O": [ 625 ]
          }
        },
        "o_data_clock_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 629 ],
            "E": [ 630 ],
            "Q": [ 4 ]
          }
        },
        "o_data_clock_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 631 ],
            "I1": [ 632 ],
            "I2": [ 633 ],
            "I3": [ 450 ],
            "O": [ 630 ]
          }
        },
        "o_data_clock_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 503 ],
            "I2": [ 4 ],
            "I3": [ 630 ],
            "O": [ 634 ]
          }
        },
        "o_data_clock_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 4 ],
            "O": [ 629 ]
          }
        },
        "o_data_clock_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 630 ],
            "I3": [ 4 ],
            "O": [ 604 ]
          }
        },
        "o_data_latch_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 635 ],
            "E": [ 636 ],
            "Q": [ 5 ]
          }
        },
        "o_data_latch_SB_DFFE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 637 ],
            "I3": [ 635 ],
            "O": [ 638 ]
          }
        },
        "o_data_latch_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 628 ],
            "I2": [ 627 ],
            "I3": [ 624 ],
            "O": [ 636 ]
          }
        },
        "o_data_latch_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 624 ],
            "I2": [ 627 ],
            "I3": [ 628 ],
            "O": [ 639 ]
          }
        },
        "o_data_latch_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 627 ],
            "I2": [ 628 ],
            "I3": [ 624 ],
            "O": [ 635 ]
          }
        },
        "o_row_select_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 640 ],
            "E": [ 637 ],
            "Q": [ 17 ],
            "R": [ 641 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 642 ],
            "E": [ 637 ],
            "Q": [ 16 ],
            "R": [ 641 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 643 ],
            "E": [ 637 ],
            "Q": [ 15 ],
            "R": [ 641 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 644 ],
            "E": [ 637 ],
            "Q": [ 14 ],
            "R": [ 641 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 645 ],
            "E": [ 637 ],
            "Q": [ 13 ],
            "R": [ 641 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 13 ],
            "O": [ 645 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:189.33-189.49|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 17 ],
            "I3": [ 646 ],
            "O": [ 640 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:189.33-189.49|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 16 ],
            "I3": [ 647 ],
            "O": [ 642 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:189.33-189.49|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 15 ],
            "I3": [ 648 ],
            "O": [ 643 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:189.33-189.49|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 13 ],
            "O": [ 644 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:189.33-189.49|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 647 ],
            "CO": [ 646 ],
            "I0": [ "0" ],
            "I1": [ 16 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:189.33-189.49|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 648 ],
            "CO": [ 647 ],
            "I0": [ "0" ],
            "I1": [ 15 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:189.33-189.49|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 13 ],
            "CO": [ 648 ],
            "I0": [ "0" ],
            "I1": [ 14 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 624 ],
            "I2": [ 627 ],
            "I3": [ 628 ],
            "O": [ 637 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 15 ],
            "I2": [ 13 ],
            "I3": [ 649 ],
            "O": [ 641 ]
          }
        },
        "o_row_select_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 16 ],
            "I2": [ 14 ],
            "I3": [ 17 ],
            "O": [ 649 ]
          }
        },
        "pixels_to_shift_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 453 ],
            "CO": [ 650 ],
            "I0": [ "0" ],
            "I1": [ 452 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 651 ],
            "CO": [ 652 ],
            "I0": [ "0" ],
            "I1": [ 468 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 653 ],
            "CO": [ 651 ],
            "I0": [ "0" ],
            "I1": [ 471 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 654 ],
            "CO": [ 655 ],
            "I0": [ "0" ],
            "I1": [ 656 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 657 ],
            "CO": [ 654 ],
            "I0": [ "0" ],
            "I1": [ 658 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 650 ],
            "CO": [ 659 ],
            "I0": [ "0" ],
            "I1": [ 461 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 660 ],
            "CO": [ 657 ],
            "I0": [ "0" ],
            "I1": [ 661 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 662 ],
            "CO": [ 660 ],
            "I0": [ "0" ],
            "I1": [ 663 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 664 ],
            "CO": [ 662 ],
            "I0": [ "0" ],
            "I1": [ 665 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 666 ],
            "CO": [ 664 ],
            "I0": [ "0" ],
            "I1": [ 667 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 668 ],
            "CO": [ 666 ],
            "I0": [ "0" ],
            "I1": [ 669 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 670 ],
            "CO": [ 668 ],
            "I0": [ "0" ],
            "I1": [ 671 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 672 ],
            "CO": [ 670 ],
            "I0": [ "0" ],
            "I1": [ 673 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 674 ],
            "CO": [ 653 ],
            "I0": [ "0" ],
            "I1": [ 474 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 675 ],
            "CO": [ 672 ],
            "I0": [ "0" ],
            "I1": [ 676 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 677 ],
            "CO": [ 675 ],
            "I0": [ "0" ],
            "I1": [ 678 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 679 ],
            "CO": [ 677 ],
            "I0": [ "0" ],
            "I1": [ 680 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 681 ],
            "CO": [ 679 ],
            "I0": [ "0" ],
            "I1": [ 682 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 683 ],
            "CO": [ 681 ],
            "I0": [ "0" ],
            "I1": [ 684 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 685 ],
            "CO": [ 683 ],
            "I0": [ "0" ],
            "I1": [ 686 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 687 ],
            "CO": [ 685 ],
            "I0": [ "0" ],
            "I1": [ 688 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 689 ],
            "CO": [ 687 ],
            "I0": [ "0" ],
            "I1": [ 690 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 691 ],
            "CO": [ 689 ],
            "I0": [ "0" ],
            "I1": [ 692 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 693 ],
            "CO": [ 691 ],
            "I0": [ "0" ],
            "I1": [ 694 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 695 ],
            "CO": [ 674 ],
            "I0": [ "0" ],
            "I1": [ 477 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 696 ],
            "CO": [ 693 ],
            "I0": [ "0" ],
            "I1": [ 697 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_31": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 698 ],
            "CO": [ 696 ],
            "I0": [ "0" ],
            "I1": [ 462 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_32": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 652 ],
            "CO": [ 698 ],
            "I0": [ "0" ],
            "I1": [ 465 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 699 ],
            "CO": [ 695 ],
            "I0": [ "0" ],
            "I1": [ 479 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 700 ],
            "CO": [ 699 ],
            "I0": [ "0" ],
            "I1": [ 459 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 659 ],
            "CO": [ 700 ],
            "I0": [ "0" ],
            "I1": [ 460 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 701 ],
            "CO": [ 702 ],
            "I0": [ "0" ],
            "I1": [ 703 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 704 ],
            "CO": [ 701 ],
            "I0": [ "0" ],
            "I1": [ 705 ]
          }
        },
        "pixels_to_shift_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 655 ],
            "CO": [ 704 ],
            "I0": [ "0" ],
            "I1": [ 706 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 707 ],
            "E": [ 634 ],
            "Q": [ 708 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 709 ],
            "E": [ 634 ],
            "Q": [ 703 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 710 ],
            "E": [ 634 ],
            "Q": [ 669 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 711 ],
            "E": [ 634 ],
            "Q": [ 671 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 712 ],
            "E": [ 634 ],
            "Q": [ 673 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 713 ],
            "E": [ 634 ],
            "Q": [ 676 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 714 ],
            "E": [ 634 ],
            "Q": [ 678 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 715 ],
            "E": [ 634 ],
            "Q": [ 680 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 716 ],
            "E": [ 634 ],
            "Q": [ 682 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 717 ],
            "E": [ 634 ],
            "Q": [ 684 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 718 ],
            "E": [ 634 ],
            "Q": [ 686 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 719 ],
            "E": [ 634 ],
            "Q": [ 688 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 720 ],
            "E": [ 634 ],
            "Q": [ 705 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 721 ],
            "E": [ 634 ],
            "Q": [ 690 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 722 ],
            "E": [ 634 ],
            "Q": [ 692 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 723 ],
            "E": [ 634 ],
            "Q": [ 694 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 724 ],
            "E": [ 634 ],
            "Q": [ 697 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 725 ],
            "E": [ 634 ],
            "Q": [ 462 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 726 ],
            "E": [ 634 ],
            "Q": [ 465 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 727 ],
            "E": [ 634 ],
            "Q": [ 468 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 728 ],
            "E": [ 634 ],
            "Q": [ 471 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 729 ],
            "E": [ 634 ],
            "Q": [ 474 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 730 ],
            "E": [ 634 ],
            "Q": [ 477 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 731 ],
            "E": [ 634 ],
            "Q": [ 706 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 732 ],
            "E": [ 634 ],
            "Q": [ 479 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 733 ],
            "E": [ 634 ],
            "Q": [ 459 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_32": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 734 ],
            "E": [ 634 ],
            "Q": [ 460 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_33": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 735 ],
            "E": [ 634 ],
            "Q": [ 461 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_34": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 736 ],
            "E": [ 634 ],
            "Q": [ 452 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_35": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 737 ],
            "E": [ 634 ],
            "Q": [ 453 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 738 ],
            "E": [ 634 ],
            "Q": [ 656 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 739 ],
            "E": [ 634 ],
            "Q": [ 658 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 740 ],
            "E": [ 634 ],
            "Q": [ 661 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 741 ],
            "E": [ 634 ],
            "Q": [ 663 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 742 ],
            "E": [ 634 ],
            "Q": [ 665 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 743 ],
            "E": [ 634 ],
            "Q": [ 667 ],
            "R": [ 503 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 471 ],
            "I3": [ 653 ],
            "O": [ 728 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 474 ],
            "I3": [ 674 ],
            "O": [ 729 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 656 ],
            "I3": [ 654 ],
            "O": [ 738 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 658 ],
            "I3": [ 657 ],
            "O": [ 739 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 461 ],
            "I3": [ 650 ],
            "O": [ 735 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 661 ],
            "I3": [ 660 ],
            "O": [ 740 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 663 ],
            "I3": [ 662 ],
            "O": [ 741 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 665 ],
            "I3": [ 664 ],
            "O": [ 742 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 667 ],
            "I3": [ 666 ],
            "O": [ 743 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 669 ],
            "I3": [ 668 ],
            "O": [ 710 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 671 ],
            "I3": [ 670 ],
            "O": [ 711 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 673 ],
            "I3": [ 672 ],
            "O": [ 712 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 477 ],
            "I3": [ 695 ],
            "O": [ 730 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 676 ],
            "I3": [ 675 ],
            "O": [ 713 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 678 ],
            "I3": [ 677 ],
            "O": [ 714 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 680 ],
            "I3": [ 679 ],
            "O": [ 715 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 452 ],
            "I3": [ 453 ],
            "O": [ 736 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 682 ],
            "I3": [ 681 ],
            "O": [ 716 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 684 ],
            "I3": [ 683 ],
            "O": [ 717 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 686 ],
            "I3": [ 685 ],
            "O": [ 718 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 688 ],
            "I3": [ 687 ],
            "O": [ 719 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 690 ],
            "I3": [ 689 ],
            "O": [ 721 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 692 ],
            "I3": [ 691 ],
            "O": [ 722 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 479 ],
            "I3": [ 699 ],
            "O": [ 732 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 694 ],
            "I3": [ 693 ],
            "O": [ 723 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 697 ],
            "I3": [ 696 ],
            "O": [ 724 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_32": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 462 ],
            "I3": [ 698 ],
            "O": [ 725 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_33": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 465 ],
            "I3": [ 652 ],
            "O": [ 726 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_34": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 468 ],
            "I3": [ 651 ],
            "O": [ 727 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_35": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 453 ],
            "O": [ 737 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 459 ],
            "I3": [ 700 ],
            "O": [ 733 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 460 ],
            "I3": [ 659 ],
            "O": [ 734 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 708 ],
            "I3": [ 702 ],
            "O": [ 707 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 703 ],
            "I3": [ 701 ],
            "O": [ 709 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 705 ],
            "I3": [ 704 ],
            "O": [ 720 ]
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 706 ],
            "I3": [ 655 ],
            "O": [ 731 ]
          }
        },
        "state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 639 ],
            "E": [ 744 ],
            "Q": [ 627 ],
            "R": [ 745 ]
          }
        },
        "state_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 638 ],
            "E": [ 744 ],
            "Q": [ 624 ],
            "R": [ 745 ]
          }
        },
        "state_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 624 ],
            "I2": [ 627 ],
            "I3": [ 630 ],
            "O": [ 744 ]
          }
        },
        "state_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 628 ],
            "I2": [ 624 ],
            "I3": [ 627 ],
            "O": [ 745 ]
          }
        },
        "state_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:114.5-221.8|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 636 ],
            "E": [ 744 ],
            "Q": [ 628 ],
            "S": [ 745 ]
          }
        },
        "state_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 627 ],
            "I2": [ 624 ],
            "I3": [ 628 ],
            "O": [ 450 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 746 ],
            "I1": [ 747 ],
            "I2": [ 748 ],
            "I3": [ 749 ],
            "O": [ 633 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 750 ],
            "I3": [ 751 ],
            "O": [ 632 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 453 ],
            "I1": [ 452 ],
            "I2": [ 461 ],
            "I3": [ 460 ],
            "O": [ 751 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 459 ],
            "I1": [ 477 ],
            "I2": [ 471 ],
            "I3": [ 468 ],
            "O": [ 750 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 752 ],
            "I2": [ 753 ],
            "I3": [ 754 ],
            "O": [ 631 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 667 ],
            "I1": [ 665 ],
            "I2": [ 663 ],
            "I3": [ 661 ],
            "O": [ 754 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 658 ],
            "I1": [ 656 ],
            "I2": [ 706 ],
            "I3": [ 705 ],
            "O": [ 753 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 703 ],
            "I1": [ 708 ],
            "I2": [ 479 ],
            "I3": [ 474 ],
            "O": [ 752 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 684 ],
            "I1": [ 682 ],
            "I2": [ 680 ],
            "I3": [ 678 ],
            "O": [ 749 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 676 ],
            "I1": [ 673 ],
            "I2": [ 671 ],
            "I3": [ 669 ],
            "O": [ 748 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 465 ],
            "I1": [ 462 ],
            "I2": [ 697 ],
            "I3": [ 694 ],
            "O": [ 747 ]
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 692 ],
            "I1": [ 690 ],
            "I2": [ 688 ],
            "I3": [ 686 ],
            "O": [ 746 ]
          }
        }
      },
      "netnames": {
        "Ram.addrRead": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 48, 50, 49 ],
          "attributes": {
            "hdlname": "Ram addrRead",
            "src": "pantalla_degrade.v:23.9-23.83|ram/ram.v:5.17-5.25"
          }
        },
        "Ram.ext_mem.0.0.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
          }
        },
        "Ram.ext_mem.0.0.0_RCLKE_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 45, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.ext_mem.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.0.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 29, 31, 33, 35, 37, 39, 41, 43, 52, 54, 56, 58, 60, 62, 64, 66, 71, 73, 75, 77, 79, 81, 83, 85, 90, 92, 94, 96, 98, 100, 102, 104, 109, 111, 113, 115, 117, 119, 121, 123, 128, 130, 132, 134, 136, 138, 140, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "Ram.ext_mem.0.1.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
          }
        },
        "Ram.ext_mem.0.1.0_RCLKE_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 68, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.ext_mem.0.1.0_RDATA": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.0.2.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
          }
        },
        "Ram.ext_mem.0.2.0_RCLKE_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 87, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.ext_mem.0.2.0_RDATA": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.0.3.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "Ram.ext_mem.0.3.0_RCLKE_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 106, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.ext_mem.0.3.0_RDATA": {
          "hide_name": 0,
          "bits": [ 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.0.4.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "Ram.ext_mem.0.4.0_RCLKE_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.ext_mem.0.4.0_RDATA": {
          "hide_name": 0,
          "bits": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.0.5.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "Ram.ext_mem.0.5.0_RCLKE_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 144, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.ext_mem.0.5.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q": {
          "hide_name": 0,
          "bits": [ 47, 69, 88, 107, 126, 145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "Ram.ext_mem.0.5.0_RDATA": {
          "hide_name": 0,
          "bits": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.0.6.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "Ram.ext_mem.0.6.0_RDATA": {
          "hide_name": 0,
          "bits": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.0.6.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 147, 149, 151, 153, 155, 157, 159, 161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "Ram.ext_mem.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.1.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 163, 165, 167, 169, 171, 173, 175, 177, 179, 181, 183, 185, 187, 189, 191, 193, 195, 197, 199, 201, 203, 205, 207, 209, 211, 213, 215, 217, 219, 221, 223, 225, 227, 229, 231, 233, 235, 237, 239, 241, 243, 245, 247, 249, 251, 253, 255, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:571.28-571.29"
          }
        },
        "Ram.ext_mem.1.1.0_RDATA": {
          "hide_name": 0,
          "bits": [ 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.1.2.0_RDATA": {
          "hide_name": 0,
          "bits": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.1.3.0_RDATA": {
          "hide_name": 0,
          "bits": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.1.4.0_RDATA": {
          "hide_name": 0,
          "bits": [ 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.1.5.0_RDATA": {
          "hide_name": 0,
          "bits": [ 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.1.6.0_RDATA": {
          "hide_name": 0,
          "bits": [ 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "Ram.ext_mem.1.6.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 259, 261, 263, 265, 267, 269, 271, 273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "Ram.ext_mem.2.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "Ram.ext_mem.2.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 275, 277, 279, 281, 283, 285, 287, 289, 291, 293, 295, 297, 299, 301, 303, 305, 307, 309, 311, 313, 315, 317, 319, 321, 323, 325, 327, 329, 331, 333, 335, 337, 339, 341, 343, 345, 347, 349, 351, 353, 355, 357, 359, 361, 363, 365, 367, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "2 3 4 5 6 7 10 11 12 13 14 15 18 19 20 21 22 23 26 27 28 29 30 31 34 35 36 37 38 39 42 43 44 45 46 47"
          }
        },
        "Ram.ext_mem.2.1.0_RDATA": {
          "hide_name": 0,
          "bits": [ 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "Ram.ext_mem.2.2.0_RDATA": {
          "hide_name": 0,
          "bits": [ 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "Ram.ext_mem.2.3.0_RDATA": {
          "hide_name": 0,
          "bits": [ 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "Ram.ext_mem.2.4.0_RDATA": {
          "hide_name": 0,
          "bits": [ 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "Ram.ext_mem.2.5.0_RDATA": {
          "hide_name": 0,
          "bits": [ 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "Ram.ext_mem.2.6.0_RDATA": {
          "hide_name": 0,
          "bits": [ 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386 ],
          "attributes": {
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "Ram.ext_mem.2.6.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 371, 373, 375, 377, 379, 381, 383, 385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:569.20-569.21",
            "unused_bits": "2 3 4 5 6 7"
          }
        },
        "Ram.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Ram i_clk",
            "src": "pantalla_degrade.v:23.9-23.83|ram/ram.v:2.16-2.21"
          }
        },
        "Ram.o_valor": {
          "hide_name": 0,
          "bits": [ 439, 433, 755, 427, 756, 421, 415, 757, 758, 409, 403, 759, 397, 760, 391, 389, 761, 762, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Ram o_valor",
            "src": "pantalla_degrade.v:23.9-23.83|ram/ram.v:4.23-4.30",
            "unused_bits": "2 4 7 8 11 13 16 17"
          }
        },
        "Ram.o_valor_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 387, 271, 390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_1_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 392, 393, 394, 395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 387, 267, 396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_2_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 398, 399, 400, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 387, 263, 402 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_3_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 404, 405, 406, 407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 387, 261, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_4_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 410, 411, 412, 413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 387, 159, 414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_5_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 416, 417, 418, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 387, 157, 420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_6_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 422, 423, 424, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 387, 153, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_7_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 428, 429, 430, 431 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 387, 149, 432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_8_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 434, 435, 436, 437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 387, 147, 438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 47, 69, 444 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 440, 441, 442, 443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 387, 273, 388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.o_valor_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 445, 446, 447, 448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Ram.request": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "hdlname": "Ram request",
            "src": "pantalla_degrade.v:23.9-23.83|ram/ram.v:3.16-3.23"
          }
        },
        "addrRead": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 48, 50, 49 ],
          "attributes": {
            "src": "pantalla_degrade.v:21.15-21.23"
          }
        },
        "addrRead_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 458, 457, 456, 455, 454, 451, 449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 13, 14, 475, 472, 469, 466, 463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:31.22-31.23"
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 13, 14, 475, 486, 483, 16, 17 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:200.24-200.25"
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 487, 484, 481, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:200.21-200.22"
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", 485, 482, 480 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "addrRead_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 478, 476, 473, 470, 467, 464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:125.23-125.55|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "counter": {
          "hide_name": 0,
          "bits": [ 498, 495, 493, 490 ],
          "attributes": {
            "src": "pantalla_degrade.v:100.15-100.22"
          }
        },
        "counter_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 499, 494, 492, 488 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:208.32-208.43|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "counter_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 498, 497, 496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:208.32-208.43|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "counter_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
          }
        },
        "counter_SB_DFFESR_Q_E_SB_DFFESR_E_Q": {
          "hide_name": 0,
          "bits": [ 499, 501, 500, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:143.40-143.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "counter_SB_DFFESR_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 17, 15, 503, 504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "counter_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
          }
        },
        "data": {
          "hide_name": 0,
          "bits": [ 439, 433, 755, 427, 756, 421, 415, 757, 758, 409, 403, 759, 397, 760, 391, 389, 761, 762, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "pantalla_degrade.v:19.17-19.21",
            "unused_bits": "2 4 7 8 11 13 16 17"
          }
        },
        "dataPixelB": {
          "hide_name": 0,
          "bits": [ 524, 523, 521, "0" ],
          "attributes": {
            "src": "pantalla_degrade.v:108.15-108.25"
          }
        },
        "dataPixelB2": {
          "hide_name": 0,
          "bits": [ 510, 509, 507, "0" ],
          "attributes": {
            "src": "pantalla_degrade.v:112.15-112.26"
          }
        },
        "dataPixelB2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 512, 493, 511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelB2_SB_LUT4_O_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
          }
        },
        "dataPixelB2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 151, 387, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelB2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 515, 516, 517, 518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelB_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 525, 499, 524, 493 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 265, 387, 527 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 528, 529, 530, 531 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelB_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 490, 495, 523, 532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelG": {
          "hide_name": 0,
          "bits": [ 552, 551, 549, "0" ],
          "attributes": {
            "src": "pantalla_degrade.v:107.15-107.25"
          }
        },
        "dataPixelG2": {
          "hide_name": 0,
          "bits": [ 538, 537, 535, "0" ],
          "attributes": {
            "src": "pantalla_degrade.v:111.15-111.26"
          }
        },
        "dataPixelG2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 539, 499, 538, 495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 155, 387, 541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 542, 543, 544, 545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelG2_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 490, 493, 535, 546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelG_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 553, 499, 552, 495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 554 ],
          "attributes": {
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 269, 387, 555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 556, 557, 558, 559 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelG_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 490, 493, 549, 560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR": {
          "hide_name": 0,
          "bits": [ 587, 586, 584, "0" ],
          "attributes": {
            "src": "pantalla_degrade.v:106.15-106.25"
          }
        },
        "dataPixelR2": {
          "hide_name": 0,
          "bits": [ 566, 565, 563, "0" ],
          "attributes": {
            "src": "pantalla_degrade.v:110.15-110.26"
          }
        },
        "dataPixelR2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 567, 499, 566, 493 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 259, 387, 570 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 571, 572, 573, 574 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 490, 568, 495, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 576 ],
          "attributes": {
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 161, 387, 577 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 578, 579, 580, 581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 588, 499, 587, 493 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 590 ],
          "attributes": {
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 373, 387, 591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 592, 593, 594, 595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 490, 589, 495, 596 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 597 ],
          "attributes": {
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 371, 387, 598 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dataPixelR_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 599, 600, 601, 602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_b": {
          "hide_name": 0,
          "bits": [ 11, 12 ],
          "attributes": {
            "src": "pantalla_degrade.v:41.15-41.21"
          }
        },
        "data_b_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
          }
        },
        "data_b_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 606, 607 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_b_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 522, 519, 520, 607 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:146.40-146.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "data_b_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 522, 519, 520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:146.40-146.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "data_b_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
          }
        },
        "data_b_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 490, 608, 609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_b_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 508, 505, 506, 609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:147.40-147.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "data_b_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 508, 505, 506 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:147.40-147.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "data_g": {
          "hide_name": 0,
          "bits": [ 9, 10 ],
          "attributes": {
            "src": "pantalla_degrade.v:40.15-40.21"
          }
        },
        "data_g_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
          }
        },
        "data_g_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 612, 613 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_g_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 550, 547, 548, 613 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:144.40-144.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "data_g_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 550, 547, 548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:144.40-144.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "data_g_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
          }
        },
        "data_g_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 614, 615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_g_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 536, 533, 534, 615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:145.40-145.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "data_g_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 536, 533, 534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:145.40-145.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "data_r": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "attributes": {
            "src": "pantalla_degrade.v:39.15-39.21"
          }
        },
        "data_r_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
          }
        },
        "data_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 585, 582, 583, 618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:142.40-142.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "data_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 585, 582, 583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:142.40-142.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "data_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 618, 619 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_r_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
          }
        },
        "data_r_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 564, 561, 562, 620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:143.40-143.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "data_r_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 564, 561, 562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:143.40-143.60|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "data_r_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 620, 621 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "enable": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "pantalla_degrade.v:5.11-5.17"
          }
        },
        "enable_ram": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "pantalla_degrade.v:20.9-20.19"
          }
        },
        "enable_ram_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 450, 622 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "enable_ram_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
          }
        },
        "i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "pantalla_degrade.v:3.16-3.21"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "pantalla_degrade.v:17.12-17.15"
          }
        },
        "o_data_b": {
          "hide_name": 0,
          "bits": [ 11, 12 ],
          "attributes": {
            "src": "pantalla_degrade.v:13.22-13.30"
          }
        },
        "o_data_blank": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "pantalla_degrade.v:9.16-9.28"
          }
        },
        "o_data_blank_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
            "src": "pantalla_degrade.v:114.5-221.8"
          }
        },
        "o_data_blank_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 625, 624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "o_data_blank_SB_DFFE_Q_E_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 503, 763, 637, 764, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:0.0-0.0|pantalla_degrade.v:115.9-220.16|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:573.22-573.23",
            "unused_bits": "1 3 4"
          }
        },
        "o_data_clock": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "pantalla_degrade.v:7.16-7.28"
          }
        },
        "o_data_clock_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
          }
        },
        "o_data_clock_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 624, 627, 630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "o_data_clock_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
          }
        },
        "o_data_clock_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
          }
        },
        "o_data_g": {
          "hide_name": 0,
          "bits": [ 9, 10 ],
          "attributes": {
            "src": "pantalla_degrade.v:12.22-12.30"
          }
        },
        "o_data_latch": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "pantalla_degrade.v:8.16-8.28"
          }
        },
        "o_data_latch_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 637, 635 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "o_data_latch_SB_DFFE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 636, 639, 638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:0.0-0.0|pantalla_degrade.v:115.9-220.16|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "o_data_r": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "attributes": {
            "src": "pantalla_degrade.v:11.22-11.30"
          }
        },
        "o_row_select": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "pantalla_degrade.v:15.22-15.34"
          }
        },
        "o_row_select_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 645, 14, 15, 16, 17 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:189.33-189.49|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "o_row_select_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 645, 644, 643, 642, 640 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:189.33-189.49|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "o_row_select_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 13, 648, 647, 646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:189.33-189.49|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "o_row_select_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 763, "0", 763, "0", "0", 637, 764, 764, "0", "0", 765, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:0.0-0.0|pantalla_degrade.v:115.9-220.16|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "3 5 9 10 13"
          }
        },
        "o_row_select_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
          }
        },
        "o_row_select_SB_DFFESR_Q_R_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 15, 13, 649 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "pixels_to_shift": {
          "hide_name": 0,
          "bits": [ 453, 452, 461, 460, 459, 479, 477, 474, 471, 468, 465, 462, 697, 694, 692, 690, 688, 686, 684, 682, 680, 678, 676, 673, 671, 669, 667, 665, 663, 661, 658, 656, 706, 705, 703, 708 ],
          "attributes": {
            "src": "pantalla_degrade.v:105.16-105.31"
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 737, 736, 735, 734, 733, 732, 730, 729, 728, 727, 726, 725, 724, 723, 722, 721, 719, 718, 717, 716, 715, 714, 713, 712, 711, 710, 743, 742, 741, 740, 739, 738, 731, 720, 709, 707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "pixels_to_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 453, 650, 659, 700, 699, 695, 674, 653, 651, 652, 698, 696, 693, 691, 689, 687, 685, 683, 681, 679, 677, 675, 672, 670, 668, 666, 664, 662, 660, 657, 654, 655, 704, 701, 702 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "pantalla_degrade.v:167.40-167.59|/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 628, 627, 624 ],
          "attributes": {
            "src": "pantalla_degrade.v:103.15-103.20"
          }
        },
        "state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
          }
        },
        "state_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
          }
        },
        "state_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 631, 632, 633, 450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 750, 751 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 752, 753, 754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "state_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 746, 747, 748, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        }
      }
    }
  }
}
