{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1507046741285 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1507046741285 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1507046743486 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1507046743527 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1507046743533 ""}
{ "Info" "" "" "2017.10.03.10:06:01 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.10.03.10:06:01 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1507046762009 ""}
{ "Info" "" "" "2017.10.03.10:06:02 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.10.03.10:06:02 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1507046762025 ""}
{ "Info" "soc_system_generation.rpt" "" "2017.10.03.10:06:18 Info: Saving generation log to C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Saving generation log to C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1507046778143 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1507046778143 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: qsys-generate C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2017.10.03.10:06:18 Info: qsys-generate C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1507046778143 ""}
{ "Info" "soc_system.qsys" "" "2017.10.03.10:06:18 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1507046778183 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Reading input file" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Reading input file" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding ILC \[interrupt_latency_counter 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding ILC \[interrupt_latency_counter 17.0\]" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module ILC" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding button_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding button_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module button_pio" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1507046778215 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding led_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding led_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module led_pio" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing module sysid_qsys\n2017.10.03.10:06:18 Info: Building connections" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing module sysid_qsys\n2017.10.03.10:06:18 Info: Building connections" 0 0 "Shell" 0 -1 1507046778231 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Parameterizing connections" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1507046778246 ""}
{ "Info" "" "" "2017.10.03.10:06:18 Info: Validating" {  } {  } 0 0 "2017.10.03.10:06:18 Info: Validating" 0 0 "Shell" 0 -1 1507046778246 ""}
{ "Info" "" "" "2017.10.03.10:06:23 Info: Done reading input file" {  } {  } 0 0 "2017.10.03.10:06:23 Info: Done reading input file" 0 0 "Shell" 0 -1 1507046783312 ""}
{ "Info" "" "" "2017.10.03.10:06:24 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.03.10:06:24 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507046784959 ""}
{ "Info" "" "" "2017.10.03.10:06:24 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.03.10:06:24 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507046784959 ""}
{ "Info" "" "" "2017.10.03.10:06:24 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.10.03.10:06:24 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1507046784959 ""}
{ "Info" "" "" "2017.10.03.10:06:24 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.10.03.10:06:24 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1507046784959 ""}
{ "Info" "" "" "2017.10.03.10:06:24 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.10.03.10:06:24 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1507046784959 ""}
{ "Info" "" "" "2017.10.03.10:06:24 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.10.03.10:06:24 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1507046784959 ""}
{ "Info" "" "" "2017.10.03.10:06:24 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.10.03.10:06:24 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1507046784959 ""}
{ "Info" "" "" "2017.10.03.10:06:26 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2017.10.03.10:06:26 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1507046786039 ""}
{ "Info" "" "" "2017.10.03.10:06:28 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2017.10.03.10:06:28 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1507046788582 ""}
{ "Info" "" "" "2017.10.03.10:06:30 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.10.03.10:06:30 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1507046790131 ""}
{ "Info" "" "" "2017.10.03.10:06:30 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2017.10.03.10:06:30 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1507046790412 ""}
{ "Info" "" "" "2017.10.03.10:06:30 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2017.10.03.10:06:30 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1507046790412 ""}
{ "Info" "" "" "2017.10.03.10:06:30 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2017.10.03.10:06:30 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1507046790412 ""}
{ "Info" "" "" "2017.10.03.10:06:30 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2017.10.03.10:06:30 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1507046790412 ""}
{ "Warning" "" "" "2017.10.03.10:06:30 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.10.03.10:06:30 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1507046790653 ""}
{ "Warning" "" "" "2017.10.03.10:06:30 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.10.03.10:06:30 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1507046790653 ""}
{ "Warning" "" "" "2017.10.03.10:06:30 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2017.10.03.10:06:30 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1507046790653 ""}
{ "Warning" "" "" "2017.10.03.10:06:30 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2017.10.03.10:06:30 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1507046790653 ""}
{ "Info" "" "" "2017.10.03.10:06:33 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2017.10.03.10:06:33 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1507046793594 ""}
{ "Info" "" "" "2017.10.03.10:06:33 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.10.03.10:06:33 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1507046793693 ""}
{ "Info" "  ]" "" "2017.10.03.10:06:33 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0002_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0002_button_pio_gen" {  } {  } 0 0 "2017.10.03.10:06:33 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0002_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0002_button_pio_gen" 0 0 "Shell" 0 -1 1507046793693 ""}
{ "Info" "" "" "2017.10.03.10:06:34 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.10.03.10:06:34 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1507046794866 ""}
{ "Info" "" "" "2017.10.03.10:06:34 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2017.10.03.10:06:34 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1507046794866 ""}
{ "Info" "" "" "2017.10.03.10:06:35 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.10.03.10:06:35 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1507046795038 ""}
{ "Info" "  ]" "" "2017.10.03.10:06:35 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0003_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0003_dipsw_pio_gen" {  } {  } 0 0 "2017.10.03.10:06:35 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0003_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0003_dipsw_pio_gen" 0 0 "Shell" 0 -1 1507046795038 ""}
{ "Info" "" "" "2017.10.03.10:06:35 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.10.03.10:06:35 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1507046795305 ""}
{ "Info" "" "" "2017.10.03.10:06:35 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2017.10.03.10:06:35 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1507046795305 ""}
{ "Info" "" "" "2017.10.03.10:06:35 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2017.10.03.10:06:35 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1507046795432 ""}
{ "Info" "" "" "2017.10.03.10:06:35 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.10.03.10:06:35 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1507046795432 ""}
{ "Info" "" "" "2017.10.03.10:06:35 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.10.03.10:06:35 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1507046795994 ""}
{ "Info" "" "" "2017.10.03.10:06:36 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.10.03.10:06:36 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1507046796370 ""}
{ "Info" "" "" "2017.10.03.10:06:37 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.10.03.10:06:37 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1507046797261 ""}
{ "Info" "" "" "2017.10.03.10:06:37 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.10.03.10:06:37 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1507046797340 ""}
{ "Info" "  ]" "" "2017.10.03.10:06:37 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0004_jtag_uart_gen" {  } {  } 0 0 "2017.10.03.10:06:37 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0004_jtag_uart_gen" 0 0 "Shell" 0 -1 1507046797340 ""}
{ "Info" "" "" "2017.10.03.10:06:37 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.10.03.10:06:37 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1507046797679 ""}
{ "Info" "" "" "2017.10.03.10:06:37 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.10.03.10:06:37 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1507046797684 ""}
{ "Info" "" "" "2017.10.03.10:06:37 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.10.03.10:06:37 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1507046797752 ""}
{ "Info" "  ]" "" "2017.10.03.10:06:37 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0005_led_pio_gen" {  } {  } 0 0 "2017.10.03.10:06:37 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0005_led_pio_gen" 0 0 "Shell" 0 -1 1507046797752 ""}
{ "Info" "" "" "2017.10.03.10:06:37 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.10.03.10:06:37 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1507046797955 ""}
{ "Info" "" "" "2017.10.03.10:06:37 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2017.10.03.10:06:37 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1507046797955 ""}
{ "Info" "" "" "2017.10.03.10:06:37 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2017.10.03.10:06:37 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1507046797970 ""}
{ "Info" "" "" "2017.10.03.10:06:37 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.10.03.10:06:37 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1507046797986 ""}
{ "Info" "" "" "2017.10.03.10:06:38 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:06:38 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046798247 ""}
{ "Info" "" "" "2017.10.03.10:06:38 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.10.03.10:06:38 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1507046798373 ""}
{ "Info" "" "" "2017.10.03.10:06:38 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:06:38 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046798955 ""}
{ "Info" "" "" "2017.10.03.10:06:39 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:06:39 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046799002 ""}
{ "Info" "" "" "2017.10.03.10:06:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:06:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046799064 ""}
{ "Info" "" "" "2017.10.03.10:06:39 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:06:39 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046799111 ""}
{ "Info" "" "" "2017.10.03.10:06:39 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:06:39 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046799174 ""}
{ "Info" "" "" "2017.10.03.10:06:39 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:06:39 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046799232 ""}
{ "Info" "" "" "2017.10.03.10:06:39 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.10.03.10:06:39 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1507046799684 ""}
{ "Info" "" "" "2017.10.03.10:06:39 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2017.10.03.10:06:39 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1507046799857 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:06:40 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046800066 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1507046800180 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1507046800180 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1507046800180 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1507046800195 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1507046800245 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1507046800327 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1507046800343 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1507046800343 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1507046800358 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1507046800374 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1507046800374 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1507046800390 ""}
{ "Info" "" "" "2017.10.03.10:06:40 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.10.03.10:06:40 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1507046800405 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1507046839519 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839519 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839519 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839519 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1507046839688 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1507046839688 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839688 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1507046839703 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839703 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1507046839719 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839719 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839719 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507046839719 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1507046839740 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1507046839746 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839746 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839747 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839747 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839748 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839748 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839748 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839749 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839749 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839750 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839750 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507046839754 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507046839764 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839765 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507046839770 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507046839778 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839780 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1507046839856 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1507046839856 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839856 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1507046839856 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839856 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507046839871 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1507046839871 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1507046839902 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839902 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839918 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507046839918 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507046839918 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839918 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507046839934 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507046839934 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839934 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1507046839949 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839949 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839949 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839949 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507046839949 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1507046839965 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507046839965 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507046839981 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839981 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507046839981 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507046839996 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839996 ""}
{ "Info" "" "" "2017.10.03.10:07:19 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2017.10.03.10:07:19 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1507046839996 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839996 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:19 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046839996 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.03.10:07:20 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507046840012 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.10.03.10:07:20 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1507046840027 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.03.10:07:20 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507046840027 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.03.10:07:20 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507046840043 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046840043 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.03.10:07:20 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507046840043 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046840043 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.10.03.10:07:20 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1507046840154 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.10.03.10:07:20 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1507046840261 ""}
{ "Info" "verbosity_pkg.sv" "" "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046840261 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046840261 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046840262 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046840262 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046840263 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046840263 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.03.10:07:20 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507046840263 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.10.03.10:07:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1507046840268 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.10.03.10:07:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1507046840273 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" {  } {  } 0 0 "2017.10.03.10:07:20 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" 0 0 "Shell" 0 -1 1507046840274 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.10.03.10:07:20 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1507046840425 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.10.03.10:07:20 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1507046840425 ""}
{ "Info" "" "" "2017.10.03.10:07:20 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.10.03.10:07:20 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1507046840425 ""}
{ "Info" " --use-relative-paths=true" "" "2017.10.03.10:07:20 Info: sim-script-gen --spd=C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.03.10:07:20 Info: sim-script-gen --spd=C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507046840425 ""}
{ "Info" " --use-relative-paths=true" "" "2017.10.03.10:07:20 Info: Doing: ip-make-simscript --spd=C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.03.10:07:20 Info: Doing: ip-make-simscript --spd=C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507046840425 ""}
{ "Info" " directory:" "" "2017.10.03.10:07:21 Info: Generating the following file(s) for MODELSIM simulator in C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Generating the following file(s) for MODELSIM simulator in C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507046841489 ""}
{ "Info" "msim_setup.tcl" "" "2017.10.03.10:07:21 Info:     mentor" {  } {  } 0 0 "2017.10.03.10:07:21 Info:     mentor" 0 0 "Shell" 0 -1 1507046841489 ""}
{ "Info" " directory:" "" "2017.10.03.10:07:21 Info: Generating the following file(s) for VCS simulator in C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Generating the following file(s) for VCS simulator in C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507046841489 ""}
{ "Info" "vcs_setup.sh" "" "2017.10.03.10:07:21 Info:     synopsys/vcs" {  } {  } 0 0 "2017.10.03.10:07:21 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1507046841489 ""}
{ "Info" " directory:" "" "2017.10.03.10:07:21 Info: Generating the following file(s) for VCSMX simulator in C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Generating the following file(s) for VCSMX simulator in C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507046841504 ""}
{ "Info" "synopsys_sim.setup" "" "2017.10.03.10:07:21 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.10.03.10:07:21 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1507046841504 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.10.03.10:07:21 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.10.03.10:07:21 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1507046841504 ""}
{ "Info" " directory:" "" "2017.10.03.10:07:21 Info: Generating the following file(s) for NCSIM simulator in C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Generating the following file(s) for NCSIM simulator in C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507046841520 ""}
{ "Info" "cds.lib" "" "2017.10.03.10:07:21 Info:     cadence" {  } {  } 0 0 "2017.10.03.10:07:21 Info:     cadence" 0 0 "Shell" 0 -1 1507046841520 ""}
{ "Info" "hdl.var" "" "2017.10.03.10:07:21 Info:     cadence" {  } {  } 0 0 "2017.10.03.10:07:21 Info:     cadence" 0 0 "Shell" 0 -1 1507046841551 ""}
{ "Info" "ncsim_setup.sh" "" "2017.10.03.10:07:21 Info:     cadence" {  } {  } 0 0 "2017.10.03.10:07:21 Info:     cadence" 0 0 "Shell" 0 -1 1507046841551 ""}
{ "Info" " directory" "" "2017.10.03.10:07:21 Info:     47 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.10.03.10:07:21 Info:     47 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1507046841551 ""}
{ "Info" " directory:" "" "2017.10.03.10:07:21 Info: Generating the following file(s) for RIVIERA simulator in C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Generating the following file(s) for RIVIERA simulator in C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507046841551 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.10.03.10:07:21 Info:     aldec" {  } {  } 0 0 "2017.10.03.10:07:21 Info:     aldec" 0 0 "Shell" 0 -1 1507046841551 ""}
{ "Info" "." "" "2017.10.03.10:07:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.03.10:07:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507046841551 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.10.03.10:07:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1507046841551 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.10.03.10:07:21 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1507046841551 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1507046841551 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: qsys-generate C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2017.10.03.10:07:21 Info: qsys-generate C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1507046841551 ""}
{ "Info" "soc_system.qsys" "" "2017.10.03.10:07:21 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1507046841551 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Reading input file" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Reading input file" 0 0 "Shell" 0 -1 1507046841583 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding ILC \[interrupt_latency_counter 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding ILC \[interrupt_latency_counter 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module ILC" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding button_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding button_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module button_pio" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding led_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding led_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module led_pio" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Building connections" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Building connections" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Parameterizing connections" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:21 Info: Validating" {  } {  } 0 0 "2017.10.03.10:07:21 Info: Validating" 0 0 "Shell" 0 -1 1507046841598 ""}
{ "Info" "" "" "2017.10.03.10:07:26 Info: Done reading input file" {  } {  } 0 0 "2017.10.03.10:07:26 Info: Done reading input file" 0 0 "Shell" 0 -1 1507046846628 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.03.10:07:28 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507046848354 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.03.10:07:28 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507046848354 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.10.03.10:07:28 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1507046848354 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.10.03.10:07:28 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1507046848354 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.10.03.10:07:28 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1507046848354 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.10.03.10:07:28 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1507046848354 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.10.03.10:07:28 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1507046848354 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.10.03.10:07:28 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1507046848995 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.10.03.10:07:28 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1507046848995 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info:" {  } {  } 0 0 "2017.10.03.10:07:28 Info:" 0 0 "Shell" 0 -1 1507046848995 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.10.03.10:07:28 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1507046848995 ""}
{ "Info" "" "" "2017.10.03.10:07:28 Info: qsys-generate C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2017.10.03.10:07:28 Info: qsys-generate C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\EELE475\\ajb\\Lab4\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1507046848995 ""}
{ "Info" "soc_system.qsys" "" "2017.10.03.10:07:28 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2017.10.03.10:07:28 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1507046848995 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Reading input file" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Reading input file" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding ILC \[interrupt_latency_counter 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding ILC \[interrupt_latency_counter 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module ILC" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding button_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding button_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module button_pio" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding dipsw_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding led_pio \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding led_pio \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module led_pio" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.0\]" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Building connections" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Building connections" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Parameterizing connections" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:29 Info: Validating" {  } {  } 0 0 "2017.10.03.10:07:29 Info: Validating" 0 0 "Shell" 0 -1 1507046849026 ""}
{ "Info" "" "" "2017.10.03.10:07:34 Info: Done reading input file" {  } {  } 0 0 "2017.10.03.10:07:34 Info: Done reading input file" 0 0 "Shell" 0 -1 1507046854013 ""}
{ "Info" "" "" "2017.10.03.10:07:35 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.03.10:07:35 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507046855510 ""}
{ "Info" "" "" "2017.10.03.10:07:35 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.03.10:07:35 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507046855510 ""}
{ "Info" "" "" "2017.10.03.10:07:35 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.10.03.10:07:35 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1507046855510 ""}
{ "Info" "" "" "2017.10.03.10:07:35 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.10.03.10:07:35 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1507046855511 ""}
{ "Info" "" "" "2017.10.03.10:07:35 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.10.03.10:07:35 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1507046855512 ""}
{ "Info" "" "" "2017.10.03.10:07:35 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.10.03.10:07:35 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1507046855512 ""}
{ "Info" "" "" "2017.10.03.10:07:35 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.10.03.10:07:35 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1507046855512 ""}
{ "Info" "" "" "2017.10.03.10:07:37 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.10.03.10:07:37 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1507046857244 ""}
{ "Info" "" "" "2017.10.03.10:07:39 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2017.10.03.10:07:39 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1507046859099 ""}
{ "Info" "" "" "2017.10.03.10:07:39 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.10.03.10:07:39 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1507046859931 ""}
{ "Info" "" "" "2017.10.03.10:07:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2017.10.03.10:07:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1507046860147 ""}
{ "Info" "" "" "2017.10.03.10:07:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2017.10.03.10:07:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1507046860147 ""}
{ "Info" "" "" "2017.10.03.10:07:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2017.10.03.10:07:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1507046860147 ""}
{ "Info" "" "" "2017.10.03.10:07:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2017.10.03.10:07:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1507046860147 ""}
{ "Warning" "" "" "2017.10.03.10:07:40 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.10.03.10:07:40 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1507046860324 ""}
{ "Warning" "" "" "2017.10.03.10:07:40 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.10.03.10:07:40 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1507046860324 ""}
{ "Warning" "" "" "2017.10.03.10:07:40 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2017.10.03.10:07:40 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1507046860324 ""}
{ "Warning" "" "" "2017.10.03.10:07:40 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2017.10.03.10:07:40 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1507046860324 ""}
{ "Info" "" "" "2017.10.03.10:07:43 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2017.10.03.10:07:43 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1507046863024 ""}
{ "Info" "" "" "2017.10.03.10:07:43 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.10.03.10:07:43 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1507046863150 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.03.10:07:43 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0058_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0058_button_pio_gen/" {  } {  } 0 0 "2017.10.03.10:07:43 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0058_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0058_button_pio_gen/" 0 0 "Shell" 0 -1 1507046863150 ""}
{ "Info" "" "" "2017.10.03.10:07:43 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.10.03.10:07:43 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1507046863384 ""}
{ "Info" "" "" "2017.10.03.10:07:43 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2017.10.03.10:07:43 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1507046863400 ""}
{ "Info" "" "" "2017.10.03.10:07:43 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.10.03.10:07:43 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1507046863478 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.03.10:07:43 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0059_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0059_dipsw_pio_gen/" {  } {  } 0 0 "2017.10.03.10:07:43 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0059_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0059_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1507046863478 ""}
{ "Info" "" "" "2017.10.03.10:07:43 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.10.03.10:07:43 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1507046863696 ""}
{ "Info" "" "" "2017.10.03.10:07:43 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2017.10.03.10:07:43 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1507046863696 ""}
{ "Info" "" "" "2017.10.03.10:07:43 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2017.10.03.10:07:43 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1507046863810 ""}
{ "Info" "" "" "2017.10.03.10:07:43 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.10.03.10:07:43 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1507046863810 ""}
{ "Info" "" "" "2017.10.03.10:07:44 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.10.03.10:07:44 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1507046864337 ""}
{ "Info" "" "" "2017.10.03.10:07:44 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.10.03.10:07:44 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1507046864690 ""}
{ "Info" "" "" "2017.10.03.10:07:45 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.10.03.10:07:45 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1507046865169 ""}
{ "Info" "" "" "2017.10.03.10:07:45 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.10.03.10:07:45 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1507046865281 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.03.10:07:45 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0060_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0060_jtag_uart_gen/" {  } {  } 0 0 "2017.10.03.10:07:45 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0060_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0060_jtag_uart_gen/" 0 0 "Shell" 0 -1 1507046865281 ""}
{ "Info" "" "" "2017.10.03.10:07:45 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.10.03.10:07:45 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1507046865547 ""}
{ "Info" "" "" "2017.10.03.10:07:45 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.10.03.10:07:45 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1507046865547 ""}
{ "Info" "" "" "2017.10.03.10:07:45 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.10.03.10:07:45 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1507046865625 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.03.10:07:45 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0061_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0061_led_pio_gen/" {  } {  } 0 0 "2017.10.03.10:07:45 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0061_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/s15z586/AppData/Local/Temp/alt7442_8846225865602565683.dir/0061_led_pio_gen/" 0 0 "Shell" 0 -1 1507046865625 ""}
{ "Info" "" "" "2017.10.03.10:07:45 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.10.03.10:07:45 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1507046865816 ""}
{ "Info" "" "" "2017.10.03.10:07:45 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2017.10.03.10:07:45 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1507046865816 ""}
{ "Info" "" "" "2017.10.03.10:07:45 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2017.10.03.10:07:45 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1507046865831 ""}
{ "Info" "" "" "2017.10.03.10:07:45 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.10.03.10:07:45 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1507046865847 ""}
{ "Info" "" "" "2017.10.03.10:07:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:07:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046865997 ""}
{ "Info" "" "" "2017.10.03.10:07:46 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.10.03.10:07:46 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1507046866115 ""}
{ "Info" "" "" "2017.10.03.10:07:46 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:07:46 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046866676 ""}
{ "Info" "" "" "2017.10.03.10:07:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:07:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046866715 ""}
{ "Info" "" "" "2017.10.03.10:07:46 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:07:46 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046866778 ""}
{ "Info" "" "" "2017.10.03.10:07:46 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:07:46 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046866825 ""}
{ "Info" "" "" "2017.10.03.10:07:46 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:07:46 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046866871 ""}
{ "Info" "" "" "2017.10.03.10:07:46 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:07:46 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046866918 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1507046867340 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1507046867497 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.03.10:07:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507046867695 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1507046867794 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1507046867794 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1507046867810 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1507046867810 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1507046867825 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1507046867919 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1507046867935 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1507046867935 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1507046867950 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1507046867950 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1507046867966 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1507046867966 ""}
{ "Info" "" "" "2017.10.03.10:07:47 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.10.03.10:07:47 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1507046867966 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1507046868044 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1507046868160 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1507046868162 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1507046868165 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1507046868169 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507046868179 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1507046868188 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1507046868194 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868197 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868198 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868198 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507046868201 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507046868210 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507046868214 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507046868216 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868216 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1507046868276 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1507046868276 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1507046868276 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507046868291 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1507046868307 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1507046868307 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868307 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868307 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507046868307 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507046868323 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868323 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507046868323 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507046868338 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868338 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1507046868338 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868338 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868338 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868338 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507046868354 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1507046868354 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507046868354 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507046868370 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868370 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507046868370 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507046868385 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868385 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1507046868385 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868385 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868385 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507046868401 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1507046868401 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507046868417 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507046868432 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868432 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507046868432 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.03.10:07:48 Info: Reusing file C:/EELE475/ajb/Lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507046868432 ""}
{ "Info" "" "" "2017.10.03.10:07:48 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.10.03.10:07:48 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1507046868496 ""}
{ "Info" "" "" "2017.10.03.10:08:14 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.10.03.10:08:14 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1507046894500 ""}
{ "Info" "" "" "2017.10.03.10:08:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.10.03.10:08:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1507046894562 ""}
{ "Info" "" "" "2017.10.03.10:08:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.10.03.10:08:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1507046894578 ""}
{ "Info" "" "" "2017.10.03.10:08:14 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2017.10.03.10:08:14 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1507046894578 ""}
{ "Info" "" "" "2017.10.03.10:08:15 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.10.03.10:08:15 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1507046895220 ""}
{ "Info" "" "" "2017.10.03.10:08:15 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.10.03.10:08:15 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1507046895220 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1507046895313 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1507046895315 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1507046901637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 8 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507046901637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 10:08:21 2017 " "Processing ended: Tue Oct 03 10:08:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507046901637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:52 " "Elapsed time: 00:02:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507046901637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:30 " "Total CPU time (on all processors): 00:04:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507046901637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1507046901637 ""}
