// Created by 'symgen' -- DO NOT EDIT
// 2008 02 01 04 23 49
`timescale 1ns / 1ps
module Op1_a (
   input a,
   output o
);
assign o = a;
endmodule
