C:\Users\ali\Desktop\my fpga first\FPGA_Project\Verilog1.V
C:\Users\ali\Desktop\my fpga first\FPGA_Project\ProjectOutputs\Default - All Constraints\fpga schematic.V
