// Seed: 524677318
module module_0 (
    output supply1 id_0,
    output supply0 id_1
);
  always disable id_3;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    output wand id_7,
    input tri id_8,
    output uwire id_9,
    output tri0 id_10,
    input uwire id_11,
    output wor id_12
);
  assign id_9 = 1;
  wire id_14;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_3,
      id_10
  );
  wire [-1 : 1] id_15;
endmodule
