# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Nov 12 2022 19:03:39

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for blinky|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (blinky|clk:R vs. blinky|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: blinky|clk  | Frequency: 68.64 MHz  | Target: 109.41 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
blinky|clk    blinky|clk     9140             -5429       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
led        clk         13314         blinky|clk:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
led        clk         12802                 blinky|clk:R           


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for blinky|clk
****************************************
Clock: blinky|clk
Frequency: 68.64 MHz | Target: 109.41 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_2_LC_14_30_5/in1
Capture Clock    : counter_2_LC_14_30_5/clk
Setup Constraint : 9140p
Path slack       : -5429p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                            12119
------------------------------------------   ----- 
End-of-path arrival time (ps)                19609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
counter_9_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0             13821  -5429  RISE       1
counter_9_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    278             14099  -5429  RISE       2
counter_8_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0             14099  -5429  RISE       1
counter_8_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    278             14378  -5429  RISE       2
counter_RNO_0_7_LC_15_29_7/carryin     LogicCell40_SEQ_MODE_0000      0             14378  -5429  RISE       1
counter_RNO_0_7_LC_15_29_7/carryout    LogicCell40_SEQ_MODE_0000    278             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin        ICE_CARRY_IN_MUX               0             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout       ICE_CARRY_IN_MUX             556             15212  -5429  RISE       2
counter_RNO_0_6_LC_15_30_0/carryin     LogicCell40_SEQ_MODE_0000      0             15212  -5429  RISE       1
counter_RNO_0_6_LC_15_30_0/carryout    LogicCell40_SEQ_MODE_0000    278             15490  -5429  RISE       2
counter_RNO_0_5_LC_15_30_1/carryin     LogicCell40_SEQ_MODE_0000      0             15490  -5429  RISE       1
counter_RNO_0_5_LC_15_30_1/carryout    LogicCell40_SEQ_MODE_0000    278             15768  -5429  RISE       2
counter_4_LC_15_30_2/carryin           LogicCell40_SEQ_MODE_1000      0             15768  -5429  RISE       1
counter_4_LC_15_30_2/carryout          LogicCell40_SEQ_MODE_1000    278             16046  -5429  RISE       2
counter_RNO_0_3_LC_15_30_3/carryin     LogicCell40_SEQ_MODE_0000      0             16046  -5429  RISE       1
counter_RNO_0_3_LC_15_30_3/carryout    LogicCell40_SEQ_MODE_0000    278             16325  -5429  RISE       2
I__247/I                               InMux                          0             16325  -5429  RISE       1
I__247/O                               InMux                        662             16987  -5429  RISE       1
counter_RNO_0_2_LC_15_30_4/in3         LogicCell40_SEQ_MODE_0000      0             16987  -5429  RISE       1
counter_RNO_0_2_LC_15_30_4/lcout       LogicCell40_SEQ_MODE_0000    861             17848  -5429  RISE       1
I__248/I                               LocalMux                       0             17848  -5429  RISE       1
I__248/O                               LocalMux                    1099             18947  -5429  RISE       1
I__249/I                               InMux                          0             18947  -5429  RISE       1
I__249/O                               InMux                        662             19609  -5429  RISE       1
counter_2_LC_14_30_5/in1               LogicCell40_SEQ_MODE_1000      0             19609  -5429  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (blinky|clk:R vs. blinky|clk:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_2_LC_14_30_5/in1
Capture Clock    : counter_2_LC_14_30_5/clk
Setup Constraint : 9140p
Path slack       : -5429p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                            12119
------------------------------------------   ----- 
End-of-path arrival time (ps)                19609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
counter_9_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0             13821  -5429  RISE       1
counter_9_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    278             14099  -5429  RISE       2
counter_8_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0             14099  -5429  RISE       1
counter_8_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    278             14378  -5429  RISE       2
counter_RNO_0_7_LC_15_29_7/carryin     LogicCell40_SEQ_MODE_0000      0             14378  -5429  RISE       1
counter_RNO_0_7_LC_15_29_7/carryout    LogicCell40_SEQ_MODE_0000    278             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin        ICE_CARRY_IN_MUX               0             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout       ICE_CARRY_IN_MUX             556             15212  -5429  RISE       2
counter_RNO_0_6_LC_15_30_0/carryin     LogicCell40_SEQ_MODE_0000      0             15212  -5429  RISE       1
counter_RNO_0_6_LC_15_30_0/carryout    LogicCell40_SEQ_MODE_0000    278             15490  -5429  RISE       2
counter_RNO_0_5_LC_15_30_1/carryin     LogicCell40_SEQ_MODE_0000      0             15490  -5429  RISE       1
counter_RNO_0_5_LC_15_30_1/carryout    LogicCell40_SEQ_MODE_0000    278             15768  -5429  RISE       2
counter_4_LC_15_30_2/carryin           LogicCell40_SEQ_MODE_1000      0             15768  -5429  RISE       1
counter_4_LC_15_30_2/carryout          LogicCell40_SEQ_MODE_1000    278             16046  -5429  RISE       2
counter_RNO_0_3_LC_15_30_3/carryin     LogicCell40_SEQ_MODE_0000      0             16046  -5429  RISE       1
counter_RNO_0_3_LC_15_30_3/carryout    LogicCell40_SEQ_MODE_0000    278             16325  -5429  RISE       2
I__247/I                               InMux                          0             16325  -5429  RISE       1
I__247/O                               InMux                        662             16987  -5429  RISE       1
counter_RNO_0_2_LC_15_30_4/in3         LogicCell40_SEQ_MODE_0000      0             16987  -5429  RISE       1
counter_RNO_0_2_LC_15_30_4/lcout       LogicCell40_SEQ_MODE_0000    861             17848  -5429  RISE       1
I__248/I                               LocalMux                       0             17848  -5429  RISE       1
I__248/O                               LocalMux                    1099             18947  -5429  RISE       1
I__249/I                               InMux                          0             18947  -5429  RISE       1
I__249/O                               InMux                        662             19609  -5429  RISE       1
counter_2_LC_14_30_5/in1               LogicCell40_SEQ_MODE_1000      0             19609  -5429  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

       6.2.1::Path details for port: led
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : blinky|clk:R
Clock to Out Delay : 13314


Launch Clock Path Delay        6100
+ Clock To Q Delay             1391
+ Data Path Delay              5824
---------------------------- ------
Clock To Out Delay            13314

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               blinky                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__173/I                                          gio2CtrlBuf                0      4961               RISE  1       
I__173/O                                          gio2CtrlBuf                0      4961               RISE  1       
I__174/I                                          GlobalMux                  0      4961               RISE  1       
I__174/O                                          GlobalMux                  252    5212               RISE  1       
I__175/I                                          ClkMux                     0      5212               RISE  1       
I__175/O                                          ClkMux                     887    6100               RISE  1       
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000  0      6100               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ledZ0_LC_14_30_1/lcout         LogicCell40_SEQ_MODE_1000  1391   7490               RISE  2       
I__66/I                        Odrv4                      0      7490               RISE  1       
I__66/O                        Odrv4                      596    8086               RISE  1       
I__68/I                        Span4Mux_s0_v              0      8086               RISE  1       
I__68/O                        Span4Mux_s0_v              344    8431               RISE  1       
I__69/I                        LocalMux                   0      8431               RISE  1       
I__69/O                        LocalMux                   1099   9530               RISE  1       
I__70/I                        IoInMux                    0      9530               RISE  1       
I__70/O                        IoInMux                    662    10192              RISE  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10192              RISE  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    10960              FALL  1       
led_obuf_iopad/DIN             IO_PAD                     0      10960              FALL  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   13314              FALL  1       
led                            blinky                     0      13314              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : blinky|clk:R
Clock to Out Delay : 12802


Launch Clock Path Delay        6100
+ Clock To Q Delay             1391
+ Data Path Delay              5312
---------------------------- ------
Clock To Out Delay            12802

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               blinky                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__173/I                                          gio2CtrlBuf                0      4961               RISE  1       
I__173/O                                          gio2CtrlBuf                0      4961               RISE  1       
I__174/I                                          GlobalMux                  0      4961               RISE  1       
I__174/O                                          GlobalMux                  252    5212               RISE  1       
I__175/I                                          ClkMux                     0      5212               RISE  1       
I__175/O                                          ClkMux                     887    6100               RISE  1       
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000  0      6100               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ledZ0_LC_14_30_1/lcout         LogicCell40_SEQ_MODE_1000  1391   7490               FALL  2       
I__66/I                        Odrv4                      0      7490               FALL  1       
I__66/O                        Odrv4                      649    8139               FALL  1       
I__68/I                        Span4Mux_s0_v              0      8139               FALL  1       
I__68/O                        Span4Mux_s0_v              344    8484               FALL  1       
I__69/I                        LocalMux                   0      8484               FALL  1       
I__69/O                        LocalMux                   768    9252               FALL  1       
I__70/I                        IoInMux                    0      9252               FALL  1       
I__70/O                        IoInMux                    503    9755               FALL  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9755               FALL  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    10510              RISE  1       
led_obuf_iopad/DIN             IO_PAD                     0      10510              RISE  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   12802              RISE  1       
led                            blinky                     0      12802              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_2_LC_14_30_5/in1
Capture Clock    : counter_2_LC_14_30_5/clk
Setup Constraint : 9140p
Path slack       : -5429p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                            12119
------------------------------------------   ----- 
End-of-path arrival time (ps)                19609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
counter_9_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0             13821  -5429  RISE       1
counter_9_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    278             14099  -5429  RISE       2
counter_8_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0             14099  -5429  RISE       1
counter_8_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    278             14378  -5429  RISE       2
counter_RNO_0_7_LC_15_29_7/carryin     LogicCell40_SEQ_MODE_0000      0             14378  -5429  RISE       1
counter_RNO_0_7_LC_15_29_7/carryout    LogicCell40_SEQ_MODE_0000    278             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin        ICE_CARRY_IN_MUX               0             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout       ICE_CARRY_IN_MUX             556             15212  -5429  RISE       2
counter_RNO_0_6_LC_15_30_0/carryin     LogicCell40_SEQ_MODE_0000      0             15212  -5429  RISE       1
counter_RNO_0_6_LC_15_30_0/carryout    LogicCell40_SEQ_MODE_0000    278             15490  -5429  RISE       2
counter_RNO_0_5_LC_15_30_1/carryin     LogicCell40_SEQ_MODE_0000      0             15490  -5429  RISE       1
counter_RNO_0_5_LC_15_30_1/carryout    LogicCell40_SEQ_MODE_0000    278             15768  -5429  RISE       2
counter_4_LC_15_30_2/carryin           LogicCell40_SEQ_MODE_1000      0             15768  -5429  RISE       1
counter_4_LC_15_30_2/carryout          LogicCell40_SEQ_MODE_1000    278             16046  -5429  RISE       2
counter_RNO_0_3_LC_15_30_3/carryin     LogicCell40_SEQ_MODE_0000      0             16046  -5429  RISE       1
counter_RNO_0_3_LC_15_30_3/carryout    LogicCell40_SEQ_MODE_0000    278             16325  -5429  RISE       2
I__247/I                               InMux                          0             16325  -5429  RISE       1
I__247/O                               InMux                        662             16987  -5429  RISE       1
counter_RNO_0_2_LC_15_30_4/in3         LogicCell40_SEQ_MODE_0000      0             16987  -5429  RISE       1
counter_RNO_0_2_LC_15_30_4/lcout       LogicCell40_SEQ_MODE_0000    861             17848  -5429  RISE       1
I__248/I                               LocalMux                       0             17848  -5429  RISE       1
I__248/O                               LocalMux                    1099             18947  -5429  RISE       1
I__249/I                               InMux                          0             18947  -5429  RISE       1
I__249/O                               InMux                        662             19609  -5429  RISE       1
counter_2_LC_14_30_5/in1               LogicCell40_SEQ_MODE_1000      0             19609  -5429  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_3_LC_14_29_5/in3
Capture Clock    : counter_3_LC_14_29_5/clk
Setup Constraint : 9140p
Path slack       : -4820p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                            11841
------------------------------------------   ----- 
End-of-path arrival time (ps)                19331
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
counter_9_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0             13821  -5429  RISE       1
counter_9_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    278             14099  -5429  RISE       2
counter_8_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0             14099  -5429  RISE       1
counter_8_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    278             14378  -5429  RISE       2
counter_RNO_0_7_LC_15_29_7/carryin     LogicCell40_SEQ_MODE_0000      0             14378  -5429  RISE       1
counter_RNO_0_7_LC_15_29_7/carryout    LogicCell40_SEQ_MODE_0000    278             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin        ICE_CARRY_IN_MUX               0             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout       ICE_CARRY_IN_MUX             556             15212  -5429  RISE       2
counter_RNO_0_6_LC_15_30_0/carryin     LogicCell40_SEQ_MODE_0000      0             15212  -5429  RISE       1
counter_RNO_0_6_LC_15_30_0/carryout    LogicCell40_SEQ_MODE_0000    278             15490  -5429  RISE       2
counter_RNO_0_5_LC_15_30_1/carryin     LogicCell40_SEQ_MODE_0000      0             15490  -5429  RISE       1
counter_RNO_0_5_LC_15_30_1/carryout    LogicCell40_SEQ_MODE_0000    278             15768  -5429  RISE       2
counter_4_LC_15_30_2/carryin           LogicCell40_SEQ_MODE_1000      0             15768  -5429  RISE       1
counter_4_LC_15_30_2/carryout          LogicCell40_SEQ_MODE_1000    278             16046  -5429  RISE       2
I__255/I                               InMux                          0             16046  -4820  RISE       1
I__255/O                               InMux                        662             16709  -4820  RISE       1
counter_RNO_0_3_LC_15_30_3/in3         LogicCell40_SEQ_MODE_0000      0             16709  -4820  RISE       1
counter_RNO_0_3_LC_15_30_3/lcout       LogicCell40_SEQ_MODE_0000    861             17569  -4820  RISE       1
I__256/I                               LocalMux                       0             17569  -4820  RISE       1
I__256/O                               LocalMux                    1099             18669  -4820  RISE       1
I__257/I                               InMux                          0             18669  -4820  RISE       1
I__257/O                               InMux                        662             19331  -4820  RISE       1
counter_3_LC_14_29_5/in3               LogicCell40_SEQ_MODE_1000      0             19331  -4820  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_6_LC_14_30_3/in1
Capture Clock    : counter_6_LC_14_30_3/clk
Setup Constraint : 9140p
Path slack       : -4317p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                            11007
------------------------------------------   ----- 
End-of-path arrival time (ps)                18497
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
counter_9_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0             13821  -5429  RISE       1
counter_9_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    278             14099  -5429  RISE       2
counter_8_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0             14099  -5429  RISE       1
counter_8_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    278             14378  -5429  RISE       2
counter_RNO_0_7_LC_15_29_7/carryin     LogicCell40_SEQ_MODE_0000      0             14378  -5429  RISE       1
counter_RNO_0_7_LC_15_29_7/carryout    LogicCell40_SEQ_MODE_0000    278             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin        ICE_CARRY_IN_MUX               0             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout       ICE_CARRY_IN_MUX             556             15212  -5429  RISE       2
I__124/I                               InMux                          0             15212  -4316  RISE       1
I__124/O                               InMux                        662             15874  -4316  RISE       1
counter_RNO_0_6_LC_15_30_0/in3         LogicCell40_SEQ_MODE_0000      0             15874  -4316  RISE       1
counter_RNO_0_6_LC_15_30_0/lcout       LogicCell40_SEQ_MODE_0000    861             16735  -4316  RISE       1
I__125/I                               LocalMux                       0             16735  -4316  RISE       1
I__125/O                               LocalMux                    1099             17834  -4316  RISE       1
I__126/I                               InMux                          0             17834  -4316  RISE       1
I__126/O                               InMux                        662             18497  -4316  RISE       1
counter_6_LC_14_30_3/in1               LogicCell40_SEQ_MODE_1000      0             18497  -4316  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_6_LC_14_30_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_5_LC_14_30_6/in3
Capture Clock    : counter_5_LC_14_30_6/clk
Setup Constraint : 9140p
Path slack       : -4264p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                            11285
------------------------------------------   ----- 
End-of-path arrival time (ps)                18775
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
counter_9_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0             13821  -5429  RISE       1
counter_9_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    278             14099  -5429  RISE       2
counter_8_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0             14099  -5429  RISE       1
counter_8_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    278             14378  -5429  RISE       2
counter_RNO_0_7_LC_15_29_7/carryin     LogicCell40_SEQ_MODE_0000      0             14378  -5429  RISE       1
counter_RNO_0_7_LC_15_29_7/carryout    LogicCell40_SEQ_MODE_0000    278             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin        ICE_CARRY_IN_MUX               0             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout       ICE_CARRY_IN_MUX             556             15212  -5429  RISE       2
counter_RNO_0_6_LC_15_30_0/carryin     LogicCell40_SEQ_MODE_0000      0             15212  -5429  RISE       1
counter_RNO_0_6_LC_15_30_0/carryout    LogicCell40_SEQ_MODE_0000    278             15490  -5429  RISE       2
I__268/I                               InMux                          0             15490  -4263  RISE       1
I__268/O                               InMux                        662             16152  -4263  RISE       1
counter_RNO_0_5_LC_15_30_1/in3         LogicCell40_SEQ_MODE_0000      0             16152  -4263  RISE       1
counter_RNO_0_5_LC_15_30_1/lcout       LogicCell40_SEQ_MODE_0000    861             17013  -4263  RISE       1
I__269/I                               LocalMux                       0             17013  -4263  RISE       1
I__269/O                               LocalMux                    1099             18113  -4263  RISE       1
I__270/I                               InMux                          0             18113  -4263  RISE       1
I__270/O                               InMux                        662             18775  -4263  RISE       1
counter_5_LC_14_30_6/in3               LogicCell40_SEQ_MODE_1000      0             18775  -4263  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_0_LC_15_30_7/in2
Capture Clock    : counter_0_LC_15_30_7/clk
Setup Constraint : 9140p
Path slack       : -3866p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                14260

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                            10636
------------------------------------------   ----- 
End-of-path arrival time (ps)                18126
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
counter_9_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0             13821  -5429  RISE       1
counter_9_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    278             14099  -5429  RISE       2
counter_8_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0             14099  -5429  RISE       1
counter_8_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    278             14378  -5429  RISE       2
counter_RNO_0_7_LC_15_29_7/carryin     LogicCell40_SEQ_MODE_0000      0             14378  -5429  RISE       1
counter_RNO_0_7_LC_15_29_7/carryout    LogicCell40_SEQ_MODE_0000    278             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin        ICE_CARRY_IN_MUX               0             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout       ICE_CARRY_IN_MUX             556             15212  -5429  RISE       2
counter_RNO_0_6_LC_15_30_0/carryin     LogicCell40_SEQ_MODE_0000      0             15212  -5429  RISE       1
counter_RNO_0_6_LC_15_30_0/carryout    LogicCell40_SEQ_MODE_0000    278             15490  -5429  RISE       2
counter_RNO_0_5_LC_15_30_1/carryin     LogicCell40_SEQ_MODE_0000      0             15490  -5429  RISE       1
counter_RNO_0_5_LC_15_30_1/carryout    LogicCell40_SEQ_MODE_0000    278             15768  -5429  RISE       2
counter_4_LC_15_30_2/carryin           LogicCell40_SEQ_MODE_1000      0             15768  -5429  RISE       1
counter_4_LC_15_30_2/carryout          LogicCell40_SEQ_MODE_1000    278             16046  -5429  RISE       2
counter_RNO_0_3_LC_15_30_3/carryin     LogicCell40_SEQ_MODE_0000      0             16046  -5429  RISE       1
counter_RNO_0_3_LC_15_30_3/carryout    LogicCell40_SEQ_MODE_0000    278             16325  -5429  RISE       2
counter_RNO_0_2_LC_15_30_4/carryin     LogicCell40_SEQ_MODE_0000      0             16325  -3866  RISE       1
counter_RNO_0_2_LC_15_30_4/carryout    LogicCell40_SEQ_MODE_0000    278             16603  -3866  RISE       2
counter_1_LC_15_30_5/carryin           LogicCell40_SEQ_MODE_1000      0             16603  -3866  RISE       1
counter_1_LC_15_30_5/carryout          LogicCell40_SEQ_MODE_1000    278             16881  -3866  RISE       1
I__232/I                               InMux                          0             16881  -3866  RISE       1
I__232/O                               InMux                        662             17543  -3866  RISE       1
counter_RNO_0_0_LC_15_30_6/in3         LogicCell40_SEQ_MODE_0000      0             17543  -3866  RISE       1
counter_RNO_0_0_LC_15_30_6/ltout       LogicCell40_SEQ_MODE_0000    583             18126  -3866  RISE       1
I__207/I                               CascadeMux                     0             18126  -3866  RISE       1
I__207/O                               CascadeMux                     0             18126  -3866  RISE       1
counter_0_LC_15_30_7/in2               LogicCell40_SEQ_MODE_1000      0             18126  -3866  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_7_LC_14_29_1/in1
Capture Clock    : counter_7_LC_14_29_1/clk
Setup Constraint : 9140p
Path slack       : -3482p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                            10172
------------------------------------------   ----- 
End-of-path arrival time (ps)                17662
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
counter_9_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0             13821  -5429  RISE       1
counter_9_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    278             14099  -5429  RISE       2
counter_8_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0             14099  -5429  RISE       1
counter_8_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    278             14378  -5429  RISE       2
I__131/I                               InMux                          0             14378  -3482  RISE       1
I__131/O                               InMux                        662             15040  -3482  RISE       1
counter_RNO_0_7_LC_15_29_7/in3         LogicCell40_SEQ_MODE_0000      0             15040  -3482  RISE       1
counter_RNO_0_7_LC_15_29_7/lcout       LogicCell40_SEQ_MODE_0000    861             15901  -3482  RISE       1
I__132/I                               LocalMux                       0             15901  -3482  RISE       1
I__132/O                               LocalMux                    1099             17000  -3482  RISE       1
I__133/I                               InMux                          0             17000  -3482  RISE       1
I__133/O                               InMux                        662             17662  -3482  RISE       1
counter_7_LC_14_29_1/in1               LogicCell40_SEQ_MODE_1000      0             17662  -3482  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_7_LC_14_29_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_1_LC_15_30_5/in3
Capture Clock    : counter_1_LC_15_30_5/clk
Setup Constraint : 9140p
Path slack       : -2754p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             9775
------------------------------------------   ----- 
End-of-path arrival time (ps)                17265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
counter_9_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0             13821  -5429  RISE       1
counter_9_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    278             14099  -5429  RISE       2
counter_8_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0             14099  -5429  RISE       1
counter_8_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    278             14378  -5429  RISE       2
counter_RNO_0_7_LC_15_29_7/carryin     LogicCell40_SEQ_MODE_0000      0             14378  -5429  RISE       1
counter_RNO_0_7_LC_15_29_7/carryout    LogicCell40_SEQ_MODE_0000    278             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin        ICE_CARRY_IN_MUX               0             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout       ICE_CARRY_IN_MUX             556             15212  -5429  RISE       2
counter_RNO_0_6_LC_15_30_0/carryin     LogicCell40_SEQ_MODE_0000      0             15212  -5429  RISE       1
counter_RNO_0_6_LC_15_30_0/carryout    LogicCell40_SEQ_MODE_0000    278             15490  -5429  RISE       2
counter_RNO_0_5_LC_15_30_1/carryin     LogicCell40_SEQ_MODE_0000      0             15490  -5429  RISE       1
counter_RNO_0_5_LC_15_30_1/carryout    LogicCell40_SEQ_MODE_0000    278             15768  -5429  RISE       2
counter_4_LC_15_30_2/carryin           LogicCell40_SEQ_MODE_1000      0             15768  -5429  RISE       1
counter_4_LC_15_30_2/carryout          LogicCell40_SEQ_MODE_1000    278             16046  -5429  RISE       2
counter_RNO_0_3_LC_15_30_3/carryin     LogicCell40_SEQ_MODE_0000      0             16046  -5429  RISE       1
counter_RNO_0_3_LC_15_30_3/carryout    LogicCell40_SEQ_MODE_0000    278             16325  -5429  RISE       2
counter_RNO_0_2_LC_15_30_4/carryin     LogicCell40_SEQ_MODE_0000      0             16325  -3866  RISE       1
counter_RNO_0_2_LC_15_30_4/carryout    LogicCell40_SEQ_MODE_0000    278             16603  -3866  RISE       2
I__233/I                               InMux                          0             16603  -2754  RISE       1
I__233/O                               InMux                        662             17265  -2754  RISE       1
counter_1_LC_15_30_5/in3               LogicCell40_SEQ_MODE_1000      0             17265  -2754  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_11_LC_14_29_7/in0
Capture Clock    : counter_11_LC_14_29_7/clk
Setup Constraint : 9140p
Path slack       : -2542p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             9060
------------------------------------------   ----- 
End-of-path arrival time (ps)                16550
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
I__153/I                               InMux                          0             13265  -2542  RISE       1
I__153/O                               InMux                        662             13927  -2542  RISE       1
counter_RNO_0_11_LC_15_29_3/in3        LogicCell40_SEQ_MODE_0000      0             13927  -2542  RISE       1
counter_RNO_0_11_LC_15_29_3/lcout      LogicCell40_SEQ_MODE_0000    861             14788  -2542  RISE       1
I__154/I                               LocalMux                       0             14788  -2542  RISE       1
I__154/O                               LocalMux                    1099             15887  -2542  RISE       1
I__155/I                               InMux                          0             15887  -2542  RISE       1
I__155/O                               InMux                        662             16550  -2542  RISE       1
counter_11_LC_14_29_7/in0              LogicCell40_SEQ_MODE_1000      0             16550  -2542  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_11_LC_14_29_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_12_LC_14_28_0/in1
Capture Clock    : counter_12_LC_14_28_0/clk
Setup Constraint : 9140p
Path slack       : -2092p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8782
------------------------------------------   ----- 
End-of-path arrival time (ps)                16272
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
I__160/I                               InMux                          0             12987  -2091  RISE       1
I__160/O                               InMux                        662             13649  -2091  RISE       1
counter_RNO_0_12_LC_15_29_2/in3        LogicCell40_SEQ_MODE_0000      0             13649  -2091  RISE       1
counter_RNO_0_12_LC_15_29_2/lcout      LogicCell40_SEQ_MODE_0000    861             14510  -2091  RISE       1
I__161/I                               LocalMux                       0             14510  -2091  RISE       1
I__161/O                               LocalMux                    1099             15609  -2091  RISE       1
I__162/I                               InMux                          0             15609  -2091  RISE       1
I__162/O                               InMux                        662             16272  -2091  RISE       1
counter_12_LC_14_28_0/in1              LogicCell40_SEQ_MODE_1000      0             16272  -2091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_12_LC_14_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_4_LC_15_30_2/in3
Capture Clock    : counter_4_LC_15_30_2/clk
Setup Constraint : 9140p
Path slack       : -1919p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8940
------------------------------------------   ----- 
End-of-path arrival time (ps)                16430
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
counter_9_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0             13821  -5429  RISE       1
counter_9_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    278             14099  -5429  RISE       2
counter_8_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0             14099  -5429  RISE       1
counter_8_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    278             14378  -5429  RISE       2
counter_RNO_0_7_LC_15_29_7/carryin     LogicCell40_SEQ_MODE_0000      0             14378  -5429  RISE       1
counter_RNO_0_7_LC_15_29_7/carryout    LogicCell40_SEQ_MODE_0000    278             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin        ICE_CARRY_IN_MUX               0             14656  -5429  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout       ICE_CARRY_IN_MUX             556             15212  -5429  RISE       2
counter_RNO_0_6_LC_15_30_0/carryin     LogicCell40_SEQ_MODE_0000      0             15212  -5429  RISE       1
counter_RNO_0_6_LC_15_30_0/carryout    LogicCell40_SEQ_MODE_0000    278             15490  -5429  RISE       2
counter_RNO_0_5_LC_15_30_1/carryin     LogicCell40_SEQ_MODE_0000      0             15490  -5429  RISE       1
counter_RNO_0_5_LC_15_30_1/carryout    LogicCell40_SEQ_MODE_0000    278             15768  -5429  RISE       2
I__263/I                               InMux                          0             15768  -1919  RISE       1
I__263/O                               InMux                        662             16430  -1919  RISE       1
counter_4_LC_15_30_2/in3               LogicCell40_SEQ_MODE_1000      0             16430  -1919  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_5_LC_14_30_6/in2
Capture Clock    : counter_5_LC_14_30_6/clk
Setup Constraint : 9140p
Path slack       : -1535p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                14260

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8305
------------------------------------------   ----- 
End-of-path arrival time (ps)                15795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14033  -1535  RISE      11
I__190/I                             LocalMux                       0             14033  -1535  RISE       1
I__190/O                             LocalMux                    1099             15133  -1535  RISE       1
I__196/I                             InMux                          0             15133  -1535  RISE       1
I__196/O                             InMux                        662             15795  -1535  RISE       1
I__204/I                             CascadeMux                     0             15795  -1535  RISE       1
I__204/O                             CascadeMux                     0             15795  -1535  RISE       1
counter_5_LC_14_30_6/in2             LogicCell40_SEQ_MODE_1000      0             15795  -1535  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_14_LC_14_28_7/in2
Capture Clock    : counter_14_LC_14_28_7/clk
Setup Constraint : 9140p
Path slack       : -1535p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                14260

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8305
------------------------------------------   ----- 
End-of-path arrival time (ps)                15795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14033  -1535  RISE      11
I__192/I                             LocalMux                       0             14033  -1535  RISE       1
I__192/O                             LocalMux                    1099             15133  -1535  RISE       1
I__201/I                             InMux                          0             15133  -1535  RISE       1
I__201/O                             InMux                        662             15795  -1535  RISE       1
I__205/I                             CascadeMux                     0             15795  -1535  RISE       1
I__205/O                             CascadeMux                     0             15795  -1535  RISE       1
counter_14_LC_14_28_7/in2            LogicCell40_SEQ_MODE_1000      0             15795  -1535  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_14_LC_14_28_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_23_LC_14_28_5/in2
Capture Clock    : counter_23_LC_14_28_5/clk
Setup Constraint : 9140p
Path slack       : -1535p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                14260

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8305
------------------------------------------   ----- 
End-of-path arrival time (ps)                15795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14033  -1535  RISE      11
I__192/I                             LocalMux                       0             14033  -1535  RISE       1
I__192/O                             LocalMux                    1099             15133  -1535  RISE       1
I__203/I                             InMux                          0             15133  -1535  RISE       1
I__203/O                             InMux                        662             15795  -1535  RISE       1
I__206/I                             CascadeMux                     0             15795  -1535  RISE       1
I__206/O                             CascadeMux                     0             15795  -1535  RISE       1
counter_23_LC_14_28_5/in2            LogicCell40_SEQ_MODE_1000      0             15795  -1535  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_11_LC_14_29_7/in3
Capture Clock    : counter_11_LC_14_29_7/clk
Setup Constraint : 9140p
Path slack       : -1284p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8305
------------------------------------------   ----- 
End-of-path arrival time (ps)                15795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14033  -1535  RISE      11
I__189/I                             LocalMux                       0             14033  -1283  RISE       1
I__189/O                             LocalMux                    1099             15133  -1283  RISE       1
I__193/I                             InMux                          0             15133  -1283  RISE       1
I__193/O                             InMux                        662             15795  -1283  RISE       1
counter_11_LC_14_29_7/in3            LogicCell40_SEQ_MODE_1000      0             15795  -1283  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_11_LC_14_29_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_0_LC_15_30_7/in3
Capture Clock    : counter_0_LC_15_30_7/clk
Setup Constraint : 9140p
Path slack       : -1284p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8305
------------------------------------------   ----- 
End-of-path arrival time (ps)                15795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14033  -1535  RISE      11
I__191/I                             LocalMux                       0             14033  -1283  RISE       1
I__191/O                             LocalMux                    1099             15133  -1283  RISE       1
I__199/I                             InMux                          0             15133  -1283  RISE       1
I__199/O                             InMux                        662             15795  -1283  RISE       1
counter_0_LC_15_30_7/in3             LogicCell40_SEQ_MODE_1000      0             15795  -1283  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_7_LC_14_29_1/in3
Capture Clock    : counter_7_LC_14_29_1/clk
Setup Constraint : 9140p
Path slack       : -1284p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8305
------------------------------------------   ----- 
End-of-path arrival time (ps)                15795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14033  -1535  RISE      11
I__189/I                             LocalMux                       0             14033  -1283  RISE       1
I__189/O                             LocalMux                    1099             15133  -1283  RISE       1
I__194/I                             InMux                          0             15133  -1283  RISE       1
I__194/O                             InMux                        662             15795  -1283  RISE       1
counter_7_LC_14_29_1/in3             LogicCell40_SEQ_MODE_1000      0             15795  -1283  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_7_LC_14_29_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_2_LC_14_30_5/in3
Capture Clock    : counter_2_LC_14_30_5/clk
Setup Constraint : 9140p
Path slack       : -1284p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8305
------------------------------------------   ----- 
End-of-path arrival time (ps)                15795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14033  -1535  RISE      11
I__190/I                             LocalMux                       0             14033  -1535  RISE       1
I__190/O                             LocalMux                    1099             15133  -1535  RISE       1
I__195/I                             InMux                          0             15133  -1283  RISE       1
I__195/O                             InMux                        662             15795  -1283  RISE       1
counter_2_LC_14_30_5/in3             LogicCell40_SEQ_MODE_1000      0             15795  -1283  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_6_LC_14_30_3/in3
Capture Clock    : counter_6_LC_14_30_3/clk
Setup Constraint : 9140p
Path slack       : -1284p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8305
------------------------------------------   ----- 
End-of-path arrival time (ps)                15795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14033  -1535  RISE      11
I__190/I                             LocalMux                       0             14033  -1535  RISE       1
I__190/O                             LocalMux                    1099             15133  -1535  RISE       1
I__197/I                             InMux                          0             15133  -1283  RISE       1
I__197/O                             InMux                        662             15795  -1283  RISE       1
counter_6_LC_14_30_3/in3             LogicCell40_SEQ_MODE_1000      0             15795  -1283  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_6_LC_14_30_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : ledZ0_LC_14_30_1/in3
Capture Clock    : ledZ0_LC_14_30_1/clk
Setup Constraint : 9140p
Path slack       : -1284p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8305
------------------------------------------   ----- 
End-of-path arrival time (ps)                15795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14033  -1535  RISE      11
I__190/I                             LocalMux                       0             14033  -1535  RISE       1
I__190/O                             LocalMux                    1099             15133  -1535  RISE       1
I__198/I                             InMux                          0             15133  -1283  RISE       1
I__198/O                             InMux                        662             15795  -1283  RISE       1
ledZ0_LC_14_30_1/in3                 LogicCell40_SEQ_MODE_1000      0             15795  -1283  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_12_LC_14_28_0/in3
Capture Clock    : counter_12_LC_14_28_0/clk
Setup Constraint : 9140p
Path slack       : -1284p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8305
------------------------------------------   ----- 
End-of-path arrival time (ps)                15795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14033  -1535  RISE      11
I__192/I                             LocalMux                       0             14033  -1535  RISE       1
I__192/O                             LocalMux                    1099             15133  -1535  RISE       1
I__200/I                             InMux                          0             15133  -1283  RISE       1
I__200/O                             InMux                        662             15795  -1283  RISE       1
counter_12_LC_14_28_0/in3            LogicCell40_SEQ_MODE_1000      0             15795  -1283  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_12_LC_14_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_15_LC_14_28_4/in3
Capture Clock    : counter_15_LC_14_28_4/clk
Setup Constraint : 9140p
Path slack       : -1284p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8305
------------------------------------------   ----- 
End-of-path arrival time (ps)                15795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             14033  -1535  RISE      11
I__192/I                             LocalMux                       0             14033  -1535  RISE       1
I__192/O                             LocalMux                    1099             15133  -1535  RISE       1
I__202/I                             InMux                          0             15133  -1283  RISE       1
I__202/O                             InMux                        662             15795  -1283  RISE       1
counter_15_LC_14_28_4/in3            LogicCell40_SEQ_MODE_1000      0             15795  -1283  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_15_LC_14_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_14_LC_14_28_7/in3
Capture Clock    : counter_14_LC_14_28_7/clk
Setup Constraint : 9140p
Path slack       : -1204p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             8225
------------------------------------------   ----- 
End-of-path arrival time (ps)                15715
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
I__80/I                                InMux                          0             12431  -1204  RISE       1
I__80/O                                InMux                        662             13093  -1204  RISE       1
counter_RNO_0_14_LC_15_29_0/in3        LogicCell40_SEQ_MODE_0000      0             13093  -1204  RISE       1
counter_RNO_0_14_LC_15_29_0/lcout      LogicCell40_SEQ_MODE_0000    861             13954  -1204  RISE       1
I__81/I                                LocalMux                       0             13954  -1204  RISE       1
I__81/O                                LocalMux                    1099             15053  -1204  RISE       1
I__82/I                                InMux                          0             15053  -1204  RISE       1
I__82/O                                InMux                        662             15715  -1204  RISE       1
counter_14_LC_14_28_7/in3              LogicCell40_SEQ_MODE_1000      0             15715  -1204  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_14_LC_14_28_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_15_LC_14_28_4/in1
Capture Clock    : counter_15_LC_14_28_4/clk
Setup Constraint : 9140p
Path slack       : -701p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             7391
------------------------------------------   ----- 
End-of-path arrival time (ps)                14881
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
I__88/I                                InMux                          0             11596   -701  RISE       1
I__88/O                                InMux                        662             12258   -701  RISE       1
counter_RNO_0_15_LC_15_28_7/in3        LogicCell40_SEQ_MODE_0000      0             12258   -701  RISE       1
counter_RNO_0_15_LC_15_28_7/lcout      LogicCell40_SEQ_MODE_0000    861             13119   -701  RISE       1
I__89/I                                LocalMux                       0             13119   -701  RISE       1
I__89/O                                LocalMux                    1099             14219   -701  RISE       1
I__90/I                                InMux                          0             14219   -701  RISE       1
I__90/O                                InMux                        662             14881   -701  RISE       1
counter_15_LC_14_28_4/in1              LogicCell40_SEQ_MODE_1000      0             14881   -701  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_15_LC_14_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_8_LC_15_29_6/in3
Capture Clock    : counter_8_LC_15_29_6/clk
Setup Constraint : 9140p
Path slack       : -251p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             7272
------------------------------------------   ----- 
End-of-path arrival time (ps)                14762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
counter_9_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0             13821  -5429  RISE       1
counter_9_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    278             14099  -5429  RISE       2
I__138/I                               InMux                          0             14099   -250  RISE       1
I__138/O                               InMux                        662             14762   -250  RISE       1
counter_8_LC_15_29_6/in3               LogicCell40_SEQ_MODE_1000      0             14762   -250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_8_LC_15_29_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_9_LC_15_29_5/in3
Capture Clock    : counter_9_LC_15_29_5/clk
Setup Constraint : 9140p
Path slack       : 27p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             6994
------------------------------------------   ----- 
End-of-path arrival time (ps)                14484
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
counter_10_LC_15_29_4/carryin          LogicCell40_SEQ_MODE_1000      0             13543  -5429  RISE       1
counter_10_LC_15_29_4/carryout         LogicCell40_SEQ_MODE_1000    278             13821  -5429  RISE       2
I__143/I                               InMux                          0             13821     28  RISE       1
I__143/O                               InMux                        662             14484     28  RISE       1
counter_9_LC_15_29_5/in3               LogicCell40_SEQ_MODE_1000      0             14484     28  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_9_LC_15_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_10_LC_15_29_4/in3
Capture Clock    : counter_10_LC_15_29_4/clk
Setup Constraint : 9140p
Path slack       : 306p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             6715
------------------------------------------   ----- 
End-of-path arrival time (ps)                14205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
counter_13_LC_15_29_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709  -5429  RISE       1
counter_13_LC_15_29_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987  -5429  RISE       2
counter_RNO_0_12_LC_15_29_2/carryin    LogicCell40_SEQ_MODE_0000      0             12987  -5429  RISE       1
counter_RNO_0_12_LC_15_29_2/carryout   LogicCell40_SEQ_MODE_0000    278             13265  -5429  RISE       2
counter_RNO_0_11_LC_15_29_3/carryin    LogicCell40_SEQ_MODE_0000      0             13265  -5429  RISE       1
counter_RNO_0_11_LC_15_29_3/carryout   LogicCell40_SEQ_MODE_0000    278             13543  -5429  RISE       2
I__148/I                               InMux                          0             13543    306  RISE       1
I__148/O                               InMux                        662             14205    306  RISE       1
counter_10_LC_15_29_4/in3              LogicCell40_SEQ_MODE_1000      0             14205    306  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_10_LC_15_29_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_3_LC_14_29_5/in2
Capture Clock    : counter_3_LC_14_29_5/clk
Setup Constraint : 9140p
Path slack       : 637p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                14379

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             6252
------------------------------------------   ----- 
End-of-path arrival time (ps)                13742
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__272/I                             LocalMux                       0              7490  -1535  RISE       1
I__272/O                             LocalMux                    1099              8590  -1535  RISE       1
I__274/I                             InMux                          0              8590  -1535  RISE       1
I__274/O                             InMux                        662              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/in0     LogicCell40_SEQ_MODE_0000      0              9252  -1535  RISE       1
counter_RNIAQS9_5_LC_14_30_7/lcout   LogicCell40_SEQ_MODE_0000   1245             10497  -1535  RISE       1
I__60/I                              Odrv4                          0             10497  -1535  RISE       1
I__60/O                              Odrv4                        596             11093  -1535  RISE       1
I__61/I                              LocalMux                       0             11093  -1535  RISE       1
I__61/O                              LocalMux                    1099             12192  -1535  RISE       1
I__62/I                              InMux                          0             12192  -1535  RISE       1
I__62/O                              InMux                        662             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/in1    LogicCell40_SEQ_MODE_0000      0             12854  -1535  RISE       1
counter_RNISD003_4_LC_14_29_4/ltout  LogicCell40_SEQ_MODE_0000    887             13742    637  FALL       1
I__55/I                              CascadeMux                     0             13742    637  FALL       1
I__55/O                              CascadeMux                     0             13742    637  FALL       1
counter_3_LC_14_29_5/in2             LogicCell40_SEQ_MODE_1000      0             13742    637  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_13_LC_15_29_1/in3
Capture Clock    : counter_13_LC_15_29_1/clk
Setup Constraint : 9140p
Path slack       : 1140p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             5881
------------------------------------------   ----- 
End-of-path arrival time (ps)                13371
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
counter_16_LC_15_28_6/carryin          LogicCell40_SEQ_MODE_1000      0             11318  -5429  RISE       1
counter_16_LC_15_28_6/carryout         LogicCell40_SEQ_MODE_1000    278             11596  -5429  RISE       2
counter_RNO_0_15_LC_15_28_7/carryin    LogicCell40_SEQ_MODE_0000      0             11596  -5429  RISE       1
counter_RNO_0_15_LC_15_28_7/carryout   LogicCell40_SEQ_MODE_0000    278             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitin        ICE_CARRY_IN_MUX               0             11874  -5429  RISE       1
IN_MUX_bfv_15_29_0_/carryinitout       ICE_CARRY_IN_MUX             556             12431  -5429  RISE       2
counter_RNO_0_14_LC_15_29_0/carryin    LogicCell40_SEQ_MODE_0000      0             12431  -5429  RISE       1
counter_RNO_0_14_LC_15_29_0/carryout   LogicCell40_SEQ_MODE_0000    278             12709  -5429  RISE       2
I__167/I                               InMux                          0             12709   1140  RISE       1
I__167/O                               InMux                        662             13371   1140  RISE       1
counter_13_LC_15_29_1/in3              LogicCell40_SEQ_MODE_1000      0             13371   1140  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_13_LC_15_29_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_5_LC_14_30_6/in0
Capture Clock    : counter_5_LC_14_30_6/clk
Setup Constraint : 9140p
Path slack       : 1154p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             5364
------------------------------------------   ----- 
End-of-path arrival time (ps)                12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1154  RISE       4
I__181/I                            LocalMux                       0              7490   1154  RISE       1
I__181/O                            LocalMux                    1099              8590   1154  RISE       1
I__183/I                            InMux                          0              8590   1154  RISE       1
I__183/O                            InMux                        662              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/in0    LogicCell40_SEQ_MODE_0000      0              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1154  RISE       6
I__218/I                            Odrv4                          0             10497   1154  RISE       1
I__218/O                            Odrv4                        596             11093   1154  RISE       1
I__222/I                            LocalMux                       0             11093   1154  RISE       1
I__222/O                            LocalMux                    1099             12192   1154  RISE       1
I__226/I                            InMux                          0             12192   1154  RISE       1
I__226/O                            InMux                        662             12854   1154  RISE       1
counter_5_LC_14_30_6/in0            LogicCell40_SEQ_MODE_1000      0             12854   1154  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_3_LC_14_29_5/in0
Capture Clock    : counter_3_LC_14_29_5/clk
Setup Constraint : 9140p
Path slack       : 1154p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             5364
------------------------------------------   ----- 
End-of-path arrival time (ps)                12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1154  RISE       4
I__181/I                            LocalMux                       0              7490   1154  RISE       1
I__181/O                            LocalMux                    1099              8590   1154  RISE       1
I__183/I                            InMux                          0              8590   1154  RISE       1
I__183/O                            InMux                        662              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/in0    LogicCell40_SEQ_MODE_0000      0              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1154  RISE       6
I__221/I                            Odrv4                          0             10497   1154  RISE       1
I__221/O                            Odrv4                        596             11093   1154  RISE       1
I__225/I                            LocalMux                       0             11093   1154  RISE       1
I__225/O                            LocalMux                    1099             12192   1154  RISE       1
I__228/I                            InMux                          0             12192   1154  RISE       1
I__228/O                            InMux                        662             12854   1154  RISE       1
counter_3_LC_14_29_5/in0            LogicCell40_SEQ_MODE_1000      0             12854   1154  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_14_LC_14_28_7/in1
Capture Clock    : counter_14_LC_14_28_7/clk
Setup Constraint : 9140p
Path slack       : 1326p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             5364
------------------------------------------   ----- 
End-of-path arrival time (ps)                12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__237/I                            InMux                          0              8590   1326  RISE       1
I__237/O                            InMux                        662              9252   1326  RISE       1
counter_RNI6R5D_0_LC_14_30_0/in0    LogicCell40_SEQ_MODE_0000      0              9252   1326  RISE       1
counter_RNI6R5D_0_LC_14_30_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1326  RISE       4
I__72/I                             Odrv4                          0             10497   1326  RISE       1
I__72/O                             Odrv4                        596             11093   1326  RISE       1
I__73/I                             LocalMux                       0             11093   1326  RISE       1
I__73/O                             LocalMux                    1099             12192   1326  RISE       1
I__75/I                             InMux                          0             12192   1326  RISE       1
I__75/O                             InMux                        662             12854   1326  RISE       1
counter_14_LC_14_28_7/in1           LogicCell40_SEQ_MODE_1000      0             12854   1326  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_14_LC_14_28_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_12_LC_14_28_0/in2
Capture Clock    : counter_12_LC_14_28_0/clk
Setup Constraint : 9140p
Path slack       : 1406p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                14260

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             5364
------------------------------------------   ----- 
End-of-path arrival time (ps)                12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__237/I                            InMux                          0              8590   1326  RISE       1
I__237/O                            InMux                        662              9252   1326  RISE       1
counter_RNI6R5D_0_LC_14_30_0/in0    LogicCell40_SEQ_MODE_0000      0              9252   1326  RISE       1
counter_RNI6R5D_0_LC_14_30_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1326  RISE       4
I__72/I                             Odrv4                          0             10497   1326  RISE       1
I__72/O                             Odrv4                        596             11093   1326  RISE       1
I__73/I                             LocalMux                       0             11093   1326  RISE       1
I__73/O                             LocalMux                    1099             12192   1326  RISE       1
I__74/I                             InMux                          0             12192   1405  RISE       1
I__74/O                             InMux                        662             12854   1405  RISE       1
I__78/I                             CascadeMux                     0             12854   1405  RISE       1
I__78/O                             CascadeMux                     0             12854   1405  RISE       1
counter_12_LC_14_28_0/in2           LogicCell40_SEQ_MODE_1000      0             12854   1405  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_12_LC_14_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_15_LC_14_28_4/in2
Capture Clock    : counter_15_LC_14_28_4/clk
Setup Constraint : 9140p
Path slack       : 1406p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                14260

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             5364
------------------------------------------   ----- 
End-of-path arrival time (ps)                12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__237/I                            InMux                          0              8590   1326  RISE       1
I__237/O                            InMux                        662              9252   1326  RISE       1
counter_RNI6R5D_0_LC_14_30_0/in0    LogicCell40_SEQ_MODE_0000      0              9252   1326  RISE       1
counter_RNI6R5D_0_LC_14_30_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1326  RISE       4
I__72/I                             Odrv4                          0             10497   1326  RISE       1
I__72/O                             Odrv4                        596             11093   1326  RISE       1
I__73/I                             LocalMux                       0             11093   1326  RISE       1
I__73/O                             LocalMux                    1099             12192   1326  RISE       1
I__76/I                             InMux                          0             12192   1405  RISE       1
I__76/O                             InMux                        662             12854   1405  RISE       1
I__79/I                             CascadeMux                     0             12854   1405  RISE       1
I__79/O                             CascadeMux                     0             12854   1405  RISE       1
counter_15_LC_14_28_4/in2           LogicCell40_SEQ_MODE_1000      0             12854   1405  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_15_LC_14_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_11_LC_14_29_7/in2
Capture Clock    : counter_11_LC_14_29_7/clk
Setup Constraint : 9140p
Path slack       : 1406p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                14260

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             5364
------------------------------------------   ----- 
End-of-path arrival time (ps)                12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1154  RISE       4
I__181/I                            LocalMux                       0              7490   1154  RISE       1
I__181/O                            LocalMux                    1099              8590   1154  RISE       1
I__183/I                            InMux                          0              8590   1154  RISE       1
I__183/O                            InMux                        662              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/in0    LogicCell40_SEQ_MODE_0000      0              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1154  RISE       6
I__221/I                            Odrv4                          0             10497   1154  RISE       1
I__221/O                            Odrv4                        596             11093   1154  RISE       1
I__225/I                            LocalMux                       0             11093   1154  RISE       1
I__225/O                            LocalMux                    1099             12192   1154  RISE       1
I__227/I                            InMux                          0             12192   1405  RISE       1
I__227/O                            InMux                        662             12854   1405  RISE       1
I__230/I                            CascadeMux                     0             12854   1405  RISE       1
I__230/O                            CascadeMux                     0             12854   1405  RISE       1
counter_11_LC_14_29_7/in2           LogicCell40_SEQ_MODE_1000      0             12854   1405  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_11_LC_14_29_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_7_LC_14_29_1/in2
Capture Clock    : counter_7_LC_14_29_1/clk
Setup Constraint : 9140p
Path slack       : 1406p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                14260

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             5364
------------------------------------------   ----- 
End-of-path arrival time (ps)                12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1154  RISE       4
I__181/I                            LocalMux                       0              7490   1154  RISE       1
I__181/O                            LocalMux                    1099              8590   1154  RISE       1
I__183/I                            InMux                          0              8590   1154  RISE       1
I__183/O                            InMux                        662              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/in0    LogicCell40_SEQ_MODE_0000      0              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1154  RISE       6
I__221/I                            Odrv4                          0             10497   1154  RISE       1
I__221/O                            Odrv4                        596             11093   1154  RISE       1
I__225/I                            LocalMux                       0             11093   1154  RISE       1
I__225/O                            LocalMux                    1099             12192   1154  RISE       1
I__229/I                            InMux                          0             12192   1405  RISE       1
I__229/O                            InMux                        662             12854   1405  RISE       1
I__231/I                            CascadeMux                     0             12854   1405  RISE       1
I__231/O                            CascadeMux                     0             12854   1405  RISE       1
counter_7_LC_14_29_1/in2            LogicCell40_SEQ_MODE_1000      0             12854   1405  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_7_LC_14_29_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_23_LC_14_28_5/in3
Capture Clock    : counter_23_LC_14_28_5/clk
Setup Constraint : 9140p
Path slack       : 1657p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             5364
------------------------------------------   ----- 
End-of-path arrival time (ps)                12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__237/I                            InMux                          0              8590   1326  RISE       1
I__237/O                            InMux                        662              9252   1326  RISE       1
counter_RNI6R5D_0_LC_14_30_0/in0    LogicCell40_SEQ_MODE_0000      0              9252   1326  RISE       1
counter_RNI6R5D_0_LC_14_30_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1326  RISE       4
I__72/I                             Odrv4                          0             10497   1326  RISE       1
I__72/O                             Odrv4                        596             11093   1326  RISE       1
I__73/I                             LocalMux                       0             11093   1326  RISE       1
I__73/O                             LocalMux                    1099             12192   1326  RISE       1
I__77/I                             InMux                          0             12192   1657  RISE       1
I__77/O                             InMux                        662             12854   1657  RISE       1
counter_23_LC_14_28_5/in3           LogicCell40_SEQ_MODE_1000      0             12854   1657  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_6_LC_14_30_3/in0
Capture Clock    : counter_6_LC_14_30_3/clk
Setup Constraint : 9140p
Path slack       : 1750p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4768
------------------------------------------   ----- 
End-of-path arrival time (ps)                12258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1154  RISE       4
I__181/I                            LocalMux                       0              7490   1154  RISE       1
I__181/O                            LocalMux                    1099              8590   1154  RISE       1
I__183/I                            InMux                          0              8590   1154  RISE       1
I__183/O                            InMux                        662              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/in0    LogicCell40_SEQ_MODE_0000      0              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1154  RISE       6
I__219/I                            LocalMux                       0             10497   1750  RISE       1
I__219/O                            LocalMux                    1099             11596   1750  RISE       1
I__223/I                            InMux                          0             11596   1750  RISE       1
I__223/O                            InMux                        662             12258   1750  RISE       1
counter_6_LC_14_30_3/in0            LogicCell40_SEQ_MODE_1000      0             12258   1750  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_6_LC_14_30_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_0_LC_15_30_7/in0
Capture Clock    : counter_0_LC_15_30_7/clk
Setup Constraint : 9140p
Path slack       : 1750p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4768
------------------------------------------   ----- 
End-of-path arrival time (ps)                12258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1154  RISE       4
I__181/I                            LocalMux                       0              7490   1154  RISE       1
I__181/O                            LocalMux                    1099              8590   1154  RISE       1
I__183/I                            InMux                          0              8590   1154  RISE       1
I__183/O                            InMux                        662              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/in0    LogicCell40_SEQ_MODE_0000      0              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1154  RISE       6
I__220/I                            LocalMux                       0             10497   1750  RISE       1
I__220/O                            LocalMux                    1099             11596   1750  RISE       1
I__224/I                            InMux                          0             11596   1750  RISE       1
I__224/O                            InMux                        662             12258   1750  RISE       1
counter_0_LC_15_30_7/in0            LogicCell40_SEQ_MODE_1000      0             12258   1750  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_2_LC_14_30_5/in0
Capture Clock    : counter_2_LC_14_30_5/clk
Setup Constraint : 9140p
Path slack       : 1750p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4768
------------------------------------------   ----- 
End-of-path arrival time (ps)                12258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__238/I                            InMux                          0              8590   1750  RISE       1
I__238/O                            InMux                        662              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/in0    LogicCell40_SEQ_MODE_0000      0              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1750  RISE       6
I__208/I                            LocalMux                       0             10497   1750  RISE       1
I__208/O                            LocalMux                    1099             11596   1750  RISE       1
I__212/I                            InMux                          0             11596   1750  RISE       1
I__212/O                            InMux                        662             12258   1750  RISE       1
counter_2_LC_14_30_5/in0            LogicCell40_SEQ_MODE_1000      0             12258   1750  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_7_LC_14_29_1/in0
Capture Clock    : counter_7_LC_14_29_1/clk
Setup Constraint : 9140p
Path slack       : 1750p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4768
------------------------------------------   ----- 
End-of-path arrival time (ps)                12258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__238/I                            InMux                          0              8590   1750  RISE       1
I__238/O                            InMux                        662              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/in0    LogicCell40_SEQ_MODE_0000      0              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1750  RISE       6
I__211/I                            LocalMux                       0             10497   1750  RISE       1
I__211/O                            LocalMux                    1099             11596   1750  RISE       1
I__217/I                            InMux                          0             11596   1750  RISE       1
I__217/O                            InMux                        662             12258   1750  RISE       1
counter_7_LC_14_29_1/in0            LogicCell40_SEQ_MODE_1000      0             12258   1750  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_7_LC_14_29_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_0_LC_15_30_7/in1
Capture Clock    : counter_0_LC_15_30_7/clk
Setup Constraint : 9140p
Path slack       : 1922p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4768
------------------------------------------   ----- 
End-of-path arrival time (ps)                12258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__238/I                            InMux                          0              8590   1750  RISE       1
I__238/O                            InMux                        662              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/in0    LogicCell40_SEQ_MODE_0000      0              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1750  RISE       6
I__209/I                            LocalMux                       0             10497   1922  RISE       1
I__209/O                            LocalMux                    1099             11596   1922  RISE       1
I__214/I                            InMux                          0             11596   1922  RISE       1
I__214/O                            InMux                        662             12258   1922  RISE       1
counter_0_LC_15_30_7/in1            LogicCell40_SEQ_MODE_1000      0             12258   1922  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_11_LC_14_29_7/in1
Capture Clock    : counter_11_LC_14_29_7/clk
Setup Constraint : 9140p
Path slack       : 1922p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4768
------------------------------------------   ----- 
End-of-path arrival time (ps)                12258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__238/I                            InMux                          0              8590   1750  RISE       1
I__238/O                            InMux                        662              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/in0    LogicCell40_SEQ_MODE_0000      0              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1750  RISE       6
I__210/I                            LocalMux                       0             10497   1922  RISE       1
I__210/O                            LocalMux                    1099             11596   1922  RISE       1
I__215/I                            InMux                          0             11596   1922  RISE       1
I__215/O                            InMux                        662             12258   1922  RISE       1
counter_11_LC_14_29_7/in1           LogicCell40_SEQ_MODE_1000      0             12258   1922  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_11_LC_14_29_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_5_LC_14_30_6/in1
Capture Clock    : counter_5_LC_14_30_6/clk
Setup Constraint : 9140p
Path slack       : 1922p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4768
------------------------------------------   ----- 
End-of-path arrival time (ps)                12258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__238/I                            InMux                          0              8590   1750  RISE       1
I__238/O                            InMux                        662              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/in0    LogicCell40_SEQ_MODE_0000      0              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1750  RISE       6
I__208/I                            LocalMux                       0             10497   1750  RISE       1
I__208/O                            LocalMux                    1099             11596   1750  RISE       1
I__213/I                            InMux                          0             11596   1922  RISE       1
I__213/O                            InMux                        662             12258   1922  RISE       1
counter_5_LC_14_30_6/in1            LogicCell40_SEQ_MODE_1000      0             12258   1922  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_3_LC_14_29_5/in1
Capture Clock    : counter_3_LC_14_29_5/clk
Setup Constraint : 9140p
Path slack       : 1922p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4768
------------------------------------------   ----- 
End-of-path arrival time (ps)                12258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__238/I                            InMux                          0              8590   1750  RISE       1
I__238/O                            InMux                        662              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/in0    LogicCell40_SEQ_MODE_0000      0              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   1750  RISE       6
I__210/I                            LocalMux                       0             10497   1922  RISE       1
I__210/O                            LocalMux                    1099             11596   1922  RISE       1
I__216/I                            InMux                          0             11596   1922  RISE       1
I__216/O                            InMux                        662             12258   1922  RISE       1
counter_3_LC_14_29_5/in1            LogicCell40_SEQ_MODE_1000      0             12258   1922  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_16_LC_15_28_6/in3
Capture Clock    : counter_16_LC_15_28_6/clk
Setup Constraint : 9140p
Path slack       : 2531p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4490
------------------------------------------   ----- 
End-of-path arrival time (ps)                11980
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
counter_17_LC_15_28_5/carryin          LogicCell40_SEQ_MODE_1000      0             11040  -5429  RISE       1
counter_17_LC_15_28_5/carryout         LogicCell40_SEQ_MODE_1000    278             11318  -5429  RISE       2
I__95/I                                InMux                          0             11318   2531  RISE       1
I__95/O                                InMux                        662             11980   2531  RISE       1
counter_16_LC_15_28_6/in3              LogicCell40_SEQ_MODE_1000      0             11980   2531  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_16_LC_15_28_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_17_LC_15_28_5/in3
Capture Clock    : counter_17_LC_15_28_5/clk
Setup Constraint : 9140p
Path slack       : 2809p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4212
------------------------------------------   ----- 
End-of-path arrival time (ps)                11702
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
counter_18_LC_15_28_4/carryin          LogicCell40_SEQ_MODE_1000      0             10762  -5429  RISE       1
counter_18_LC_15_28_4/carryout         LogicCell40_SEQ_MODE_1000    278             11040  -5429  RISE       2
I__98/I                                InMux                          0             11040   2809  RISE       1
I__98/O                                InMux                        662             11702   2809  RISE       1
counter_17_LC_15_28_5/in3              LogicCell40_SEQ_MODE_1000      0             11702   2809  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_17_LC_15_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_18_LC_15_28_4/in3
Capture Clock    : counter_18_LC_15_28_4/clk
Setup Constraint : 9140p
Path slack       : 3087p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3934
------------------------------------------   ----- 
End-of-path arrival time (ps)                11424
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
counter_19_LC_15_28_3/carryin          LogicCell40_SEQ_MODE_1000      0             10484  -5429  RISE       1
counter_19_LC_15_28_3/carryout         LogicCell40_SEQ_MODE_1000    278             10762  -5429  RISE       2
I__101/I                               InMux                          0             10762   3087  RISE       1
I__101/O                               InMux                        662             11424   3087  RISE       1
counter_18_LC_15_28_4/in3              LogicCell40_SEQ_MODE_1000      0             11424   3087  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_18_LC_15_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_19_LC_15_28_3/in3
Capture Clock    : counter_19_LC_15_28_3/clk
Setup Constraint : 9140p
Path slack       : 3365p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3656
------------------------------------------   ----- 
End-of-path arrival time (ps)                11146
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
counter_20_LC_15_28_2/carryin          LogicCell40_SEQ_MODE_1000      0             10206  -5429  RISE       1
counter_20_LC_15_28_2/carryout         LogicCell40_SEQ_MODE_1000    278             10484  -5429  RISE       2
I__104/I                               InMux                          0             10484   3365  RISE       1
I__104/O                               InMux                        662             11146   3365  RISE       1
counter_19_LC_15_28_3/in3              LogicCell40_SEQ_MODE_1000      0             11146   3365  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_19_LC_15_28_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_20_LC_15_28_2/in3
Capture Clock    : counter_20_LC_15_28_2/clk
Setup Constraint : 9140p
Path slack       : 3643p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3378
------------------------------------------   ----- 
End-of-path arrival time (ps)                10868
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9927  -5429  RISE       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278             10206  -5429  RISE       2
I__107/I                               InMux                          0             10206   3644  RISE       1
I__107/O                               InMux                        662             10868   3644  RISE       1
counter_20_LC_15_28_2/in3              LogicCell40_SEQ_MODE_1000      0             10868   3644  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_20_LC_15_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_21_LC_15_28_1/in3
Capture Clock    : counter_21_LC_15_28_1/clk
Setup Constraint : 9140p
Path slack       : 3921p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3100
------------------------------------------   ----- 
End-of-path arrival time (ps)                10590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__120/I                               LocalMux                       0              7490  -5429  RISE       1
I__120/O                               LocalMux                    1099              8590  -5429  RISE       1
I__122/I                               InMux                          0              8590  -5429  RISE       1
I__122/O                               InMux                        662              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -5429  RISE       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927  -5429  RISE       2
I__110/I                               InMux                          0              9927   3922  RISE       1
I__110/O                               InMux                        662             10590   3922  RISE       1
counter_21_LC_15_28_1/in3              LogicCell40_SEQ_MODE_1000      0             10590   3922  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_21_LC_15_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_2_LC_14_30_5/in2
Capture Clock    : counter_2_LC_14_30_5/clk
Setup Constraint : 9140p
Path slack       : 4160p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                14260

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             2610
------------------------------------------   ----- 
End-of-path arrival time (ps)                10100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1154  RISE       4
I__181/I                            LocalMux                       0              7490   1154  RISE       1
I__181/O                            LocalMux                    1099              8590   1154  RISE       1
I__183/I                            InMux                          0              8590   1154  RISE       1
I__183/O                            InMux                        662              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/in0    LogicCell40_SEQ_MODE_0000      0              9252   1154  RISE       1
counter_RNITCS9_0_LC_14_30_4/ltout  LogicCell40_SEQ_MODE_0000    848             10100   4160  RISE       1
I__63/I                             CascadeMux                     0             10100   4160  RISE       1
I__63/O                             CascadeMux                     0             10100   4160  RISE       1
counter_2_LC_14_30_5/in2            LogicCell40_SEQ_MODE_1000      0             10100   4160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_6_LC_14_30_3/in2
Capture Clock    : counter_6_LC_14_30_3/clk
Setup Constraint : 9140p
Path slack       : 4160p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                14260

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             2610
------------------------------------------   ----- 
End-of-path arrival time (ps)                10100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__238/I                            InMux                          0              8590   1750  RISE       1
I__238/O                            InMux                        662              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/in0    LogicCell40_SEQ_MODE_0000      0              9252   1750  RISE       1
counter_RNIHRI6_0_LC_14_30_2/ltout  LogicCell40_SEQ_MODE_0000    848             10100   4160  RISE       1
I__64/I                             CascadeMux                     0             10100   4160  RISE       1
I__64/O                             CascadeMux                     0             10100   4160  RISE       1
counter_6_LC_14_30_3/in2            LogicCell40_SEQ_MODE_1000      0             10100   4160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_6_LC_14_30_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : ledZ0_LC_14_30_1/in2
Capture Clock    : ledZ0_LC_14_30_1/clk
Setup Constraint : 9140p
Path slack       : 4160p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                14260

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             2610
------------------------------------------   ----- 
End-of-path arrival time (ps)                10100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                            LocalMux                       0              7490   1326  RISE       1
I__234/O                            LocalMux                    1099              8590   1326  RISE       1
I__237/I                            InMux                          0              8590   1326  RISE       1
I__237/O                            InMux                        662              9252   1326  RISE       1
counter_RNI6R5D_0_LC_14_30_0/in0    LogicCell40_SEQ_MODE_0000      0              9252   1326  RISE       1
counter_RNI6R5D_0_LC_14_30_0/ltout  LogicCell40_SEQ_MODE_0000    848             10100   4160  RISE       1
I__71/I                             CascadeMux                     0             10100   4160  RISE       1
I__71/O                             CascadeMux                     0             10100   4160  RISE       1
ledZ0_LC_14_30_1/in2                LogicCell40_SEQ_MODE_1000      0             10100   4160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_12_LC_14_28_0/in0
Capture Clock    : counter_12_LC_14_28_0/clk
Setup Constraint : 9140p
Path slack       : 4160p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2358
------------------------------------------   ---- 
End-of-path arrival time (ps)                9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__236/I                    Odrv4                          0              7490   4160  RISE       1
I__236/O                    Odrv4                        596              8086   4160  RISE       1
I__241/I                    LocalMux                       0              8086   4160  RISE       1
I__241/O                    LocalMux                    1099              9186   4160  RISE       1
I__243/I                    InMux                          0              9186   4160  RISE       1
I__243/O                    InMux                        662              9848   4160  RISE       1
counter_12_LC_14_28_0/in0   LogicCell40_SEQ_MODE_1000      0              9848   4160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_12_LC_14_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_15_LC_14_28_4/in0
Capture Clock    : counter_15_LC_14_28_4/clk
Setup Constraint : 9140p
Path slack       : 4160p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2358
------------------------------------------   ---- 
End-of-path arrival time (ps)                9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__236/I                    Odrv4                          0              7490   4160  RISE       1
I__236/O                    Odrv4                        596              8086   4160  RISE       1
I__241/I                    LocalMux                       0              8086   4160  RISE       1
I__241/O                    LocalMux                    1099              9186   4160  RISE       1
I__244/I                    InMux                          0              9186   4160  RISE       1
I__244/O                    InMux                        662              9848   4160  RISE       1
counter_15_LC_14_28_4/in0   LogicCell40_SEQ_MODE_1000      0              9848   4160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_15_LC_14_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_14_LC_14_28_7/in0
Capture Clock    : counter_14_LC_14_28_7/clk
Setup Constraint : 9140p
Path slack       : 4160p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2358
------------------------------------------   ---- 
End-of-path arrival time (ps)                9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__236/I                    Odrv4                          0              7490   4160  RISE       1
I__236/O                    Odrv4                        596              8086   4160  RISE       1
I__242/I                    LocalMux                       0              8086   4160  RISE       1
I__242/O                    LocalMux                    1099              9186   4160  RISE       1
I__246/I                    InMux                          0              9186   4160  RISE       1
I__246/O                    InMux                        662              9848   4160  RISE       1
counter_14_LC_14_28_7/in0   LogicCell40_SEQ_MODE_1000      0              9848   4160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_14_LC_14_28_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_23_LC_14_28_5/in1
Capture Clock    : counter_23_LC_14_28_5/clk
Setup Constraint : 9140p
Path slack       : 4332p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2358
------------------------------------------   ---- 
End-of-path arrival time (ps)                9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__236/I                    Odrv4                          0              7490   4160  RISE       1
I__236/O                    Odrv4                        596              8086   4160  RISE       1
I__241/I                    LocalMux                       0              8086   4160  RISE       1
I__241/O                    LocalMux                    1099              9186   4160  RISE       1
I__245/I                    InMux                          0              9186   4332  RISE       1
I__245/O                    InMux                        662              9848   4332  RISE       1
counter_23_LC_14_28_5/in1   LogicCell40_SEQ_MODE_1000      0              9848   4332  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_14_30_1/lcout
Path End         : ledZ0_LC_14_30_1/in0
Capture Clock    : ledZ0_LC_14_30_1/clk
Setup Constraint : 9140p
Path slack       : 4756p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_14_30_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4756  RISE       2
I__65/I                 LocalMux                       0              7490   4756  RISE       1
I__65/O                 LocalMux                    1099              8590   4756  RISE       1
I__67/I                 InMux                          0              8590   4756  RISE       1
I__67/O                 InMux                        662              9252   4756  RISE       1
ledZ0_LC_14_30_1/in0    LogicCell40_SEQ_MODE_1000      0              9252   4756  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_23_LC_14_28_5/lcout
Path End         : counter_23_LC_14_28_5/in0
Capture Clock    : counter_23_LC_14_28_5/clk
Setup Constraint : 9140p
Path slack       : 4756p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                14008

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_23_LC_14_28_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5363  RISE       3
I__115/I                     LocalMux                       0              7490   4756  RISE       1
I__115/O                     LocalMux                    1099              8590   4756  RISE       1
I__118/I                     InMux                          0              8590   4756  RISE       1
I__118/O                     InMux                        662              9252   4756  RISE       1
counter_23_LC_14_28_5/in0    LogicCell40_SEQ_MODE_1000      0              9252   4756  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : ledZ0_LC_14_30_1/in1
Capture Clock    : ledZ0_LC_14_30_1/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__234/I                    LocalMux                       0              7490   1326  RISE       1
I__234/O                    LocalMux                    1099              8590   1326  RISE       1
I__239/I                    InMux                          0              8590   4928  RISE       1
I__239/O                    InMux                        662              9252   4928  RISE       1
ledZ0_LC_14_30_1/in1        LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_4_LC_15_30_2/in1
Capture Clock    : counter_4_LC_15_30_2/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490    690  RISE       2
I__264/I                    LocalMux                       0              7490    690  RISE       1
I__264/O                    LocalMux                    1099              8590    690  RISE       1
I__266/I                    InMux                          0              8590    690  RISE       1
I__266/O                    InMux                        662              9252    690  RISE       1
counter_4_LC_15_30_2/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_8_LC_15_29_6/lcout
Path End         : counter_8_LC_15_29_6/in1
Capture Clock    : counter_8_LC_15_29_6/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_8_LC_15_29_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_8_LC_15_29_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   -979  RISE       2
I__139/I                    LocalMux                       0              7490   -979  RISE       1
I__139/O                    LocalMux                    1099              8590   -979  RISE       1
I__141/I                    InMux                          0              8590   -979  RISE       1
I__141/O                    InMux                        662              9252   -979  RISE       1
counter_8_LC_15_29_6/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_8_LC_15_29_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_15_29_5/lcout
Path End         : counter_9_LC_15_29_5/in1
Capture Clock    : counter_9_LC_15_29_5/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_9_LC_15_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_15_29_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -1257  RISE       2
I__144/I                    LocalMux                       0              7490  -1257  RISE       1
I__144/O                    LocalMux                    1099              8590  -1257  RISE       1
I__146/I                    InMux                          0              8590  -1257  RISE       1
I__146/O                    InMux                        662              9252  -1257  RISE       1
counter_9_LC_15_29_5/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_9_LC_15_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_15_29_4/lcout
Path End         : counter_10_LC_15_29_4/in1
Capture Clock    : counter_10_LC_15_29_4/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_10_LC_15_29_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_15_29_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -1535  RISE       2
I__149/I                     LocalMux                       0              7490  -1535  RISE       1
I__149/O                     LocalMux                    1099              8590  -1535  RISE       1
I__151/I                     InMux                          0              8590  -1535  RISE       1
I__151/O                     InMux                        662              9252  -1535  RISE       1
counter_10_LC_15_29_4/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_10_LC_15_29_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_13_LC_15_29_1/lcout
Path End         : counter_13_LC_15_29_1/in1
Capture Clock    : counter_13_LC_15_29_1/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_13_LC_15_29_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_13_LC_15_29_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -2370  RISE       2
I__168/I                     LocalMux                       0              7490  -2370  RISE       1
I__168/O                     LocalMux                    1099              8590  -2370  RISE       1
I__170/I                     InMux                          0              8590  -2370  RISE       1
I__170/O                     InMux                        662              9252  -2370  RISE       1
counter_13_LC_15_29_1/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_13_LC_15_29_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_16_LC_15_28_6/lcout
Path End         : counter_16_LC_15_28_6/in1
Capture Clock    : counter_16_LC_15_28_6/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_16_LC_15_28_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_16_LC_15_28_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -3760  RISE       1
I__96/I                      LocalMux                       0              7490  -3760  RISE       1
I__96/O                      LocalMux                    1099              8590  -3760  RISE       1
I__97/I                      InMux                          0              8590  -3760  RISE       1
I__97/O                      InMux                        662              9252  -3760  RISE       1
counter_16_LC_15_28_6/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_16_LC_15_28_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17_LC_15_28_5/lcout
Path End         : counter_17_LC_15_28_5/in1
Capture Clock    : counter_17_LC_15_28_5/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_17_LC_15_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_17_LC_15_28_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -4038  RISE       1
I__99/I                      LocalMux                       0              7490  -4038  RISE       1
I__99/O                      LocalMux                    1099              8590  -4038  RISE       1
I__100/I                     InMux                          0              8590  -4038  RISE       1
I__100/O                     InMux                        662              9252  -4038  RISE       1
counter_17_LC_15_28_5/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_17_LC_15_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_18_LC_15_28_4/lcout
Path End         : counter_18_LC_15_28_4/in1
Capture Clock    : counter_18_LC_15_28_4/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_18_LC_15_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_18_LC_15_28_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -4316  RISE       1
I__102/I                     LocalMux                       0              7490  -4316  RISE       1
I__102/O                     LocalMux                    1099              8590  -4316  RISE       1
I__103/I                     InMux                          0              8590  -4316  RISE       1
I__103/O                     InMux                        662              9252  -4316  RISE       1
counter_18_LC_15_28_4/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_18_LC_15_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19_LC_15_28_3/lcout
Path End         : counter_19_LC_15_28_3/in1
Capture Clock    : counter_19_LC_15_28_3/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_19_LC_15_28_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_19_LC_15_28_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -4595  RISE       1
I__105/I                     LocalMux                       0              7490  -4595  RISE       1
I__105/O                     LocalMux                    1099              8590  -4595  RISE       1
I__106/I                     InMux                          0              8590  -4595  RISE       1
I__106/O                     InMux                        662              9252  -4595  RISE       1
counter_19_LC_15_28_3/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_19_LC_15_28_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20_LC_15_28_2/lcout
Path End         : counter_20_LC_15_28_2/in1
Capture Clock    : counter_20_LC_15_28_2/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_20_LC_15_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_20_LC_15_28_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -4873  RISE       1
I__108/I                     LocalMux                       0              7490  -4873  RISE       1
I__108/O                     LocalMux                    1099              8590  -4873  RISE       1
I__109/I                     InMux                          0              8590  -4873  RISE       1
I__109/O                     InMux                        662              9252  -4873  RISE       1
counter_20_LC_15_28_2/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_20_LC_15_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21_LC_15_28_1/lcout
Path End         : counter_21_LC_15_28_1/in1
Capture Clock    : counter_21_LC_15_28_1/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_21_LC_15_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_21_LC_15_28_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5151  RISE       1
I__111/I                     LocalMux                       0              7490  -5151  RISE       1
I__111/O                     LocalMux                    1099              8590  -5151  RISE       1
I__112/I                     InMux                          0              8590  -5151  RISE       1
I__112/O                     InMux                        662              9252  -5151  RISE       1
counter_21_LC_15_28_1/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_21_LC_15_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_23_LC_14_28_5/lcout
Path End         : counter_22_LC_14_28_1/in1
Capture Clock    : counter_22_LC_14_28_1/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_23_LC_14_28_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5363  RISE       3
I__114/I                     LocalMux                       0              7490   4928  RISE       1
I__114/O                     LocalMux                    1099              8590   4928  RISE       1
I__117/I                     InMux                          0              8590   4928  RISE       1
I__117/O                     InMux                        662              9252   4928  RISE       1
counter_22_LC_14_28_1/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_1_LC_15_30_5/in1
Capture Clock    : counter_1_LC_15_30_5/clk
Setup Constraint : 9140p
Path slack       : 4928p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                14180

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   1326  RISE       8
I__235/I                    LocalMux                       0              7490   3087  RISE       1
I__235/O                    LocalMux                    1099              8590   3087  RISE       1
I__240/I                    InMux                          0              8590   3087  RISE       1
I__240/O                    InMux                        662              9252   3087  RISE       1
counter_1_LC_15_30_5/in1    LogicCell40_SEQ_MODE_1000      0              9252   4928  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_22_LC_14_28_1/in3
Capture Clock    : counter_22_LC_14_28_1/clk
Setup Constraint : 9140p
Path slack       : 5259p

Capture Clock Arrival Time (blinky|clk:R#2)    9140
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     6100
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                14511

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1762
------------------------------------------   ---- 
End-of-path arrival time (ps)                9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5429  RISE       2
I__121/I                     LocalMux                       0              7490   5259  RISE       1
I__121/O                     LocalMux                    1099              8590   5259  RISE       1
I__123/I                     InMux                          0              8590   5259  RISE       1
I__123/O                     InMux                        662              9252   5259  RISE       1
counter_22_LC_14_28_1/in3    LogicCell40_SEQ_MODE_1000      0              9252   5259  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_14_30_1/lcout
Path End         : led
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             5824
------------------------------------------   ----- 
End-of-path arrival time (ps)                13314
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_14_30_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   +INF  RISE       2
I__66/I                        Odrv4                          0              7490   +INF  RISE       1
I__66/O                        Odrv4                        596              8086   +INF  RISE       1
I__68/I                        Span4Mux_s0_v                  0              8086   +INF  RISE       1
I__68/O                        Span4Mux_s0_v                344              8431   +INF  RISE       1
I__69/I                        LocalMux                       0              8431   +INF  RISE       1
I__69/O                        LocalMux                    1099              9530   +INF  RISE       1
I__70/I                        IoInMux                        0              9530   +INF  RISE       1
I__70/O                        IoInMux                      662             10192   +INF  RISE       1
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10192   +INF  RISE       1
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             10960   +INF  FALL       1
led_obuf_iopad/DIN             IO_PAD                         0             10960   +INF  FALL       1
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             13314   +INF  FALL       1
led                            blinky                         0             13314   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : ledZ0_LC_14_30_1/in1
Capture Clock    : ledZ0_LC_14_30_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       8
I__234/I                    LocalMux                       0              7490   2662  FALL       1
I__234/O                    LocalMux                     768              8259   2662  FALL       1
I__239/I                    InMux                          0              8259   2662  FALL       1
I__239/O                    InMux                        503              8762   2662  FALL       1
ledZ0_LC_14_30_1/in1        LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_4_LC_15_30_2/in1
Capture Clock    : counter_4_LC_15_30_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__264/I                    LocalMux                       0              7490   2662  FALL       1
I__264/O                    LocalMux                     768              8259   2662  FALL       1
I__266/I                    InMux                          0              8259   2662  FALL       1
I__266/O                    InMux                        503              8762   2662  FALL       1
counter_4_LC_15_30_2/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_8_LC_15_29_6/lcout
Path End         : counter_8_LC_15_29_6/in1
Capture Clock    : counter_8_LC_15_29_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_8_LC_15_29_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_8_LC_15_29_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__139/I                    LocalMux                       0              7490   2662  FALL       1
I__139/O                    LocalMux                     768              8259   2662  FALL       1
I__141/I                    InMux                          0              8259   2662  FALL       1
I__141/O                    InMux                        503              8762   2662  FALL       1
counter_8_LC_15_29_6/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_8_LC_15_29_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_15_29_5/lcout
Path End         : counter_9_LC_15_29_5/in1
Capture Clock    : counter_9_LC_15_29_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_9_LC_15_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_15_29_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__144/I                    LocalMux                       0              7490   2662  FALL       1
I__144/O                    LocalMux                     768              8259   2662  FALL       1
I__146/I                    InMux                          0              8259   2662  FALL       1
I__146/O                    InMux                        503              8762   2662  FALL       1
counter_9_LC_15_29_5/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_9_LC_15_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_15_29_4/lcout
Path End         : counter_10_LC_15_29_4/in1
Capture Clock    : counter_10_LC_15_29_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_10_LC_15_29_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_15_29_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__149/I                     LocalMux                       0              7490   2662  FALL       1
I__149/O                     LocalMux                     768              8259   2662  FALL       1
I__151/I                     InMux                          0              8259   2662  FALL       1
I__151/O                     InMux                        503              8762   2662  FALL       1
counter_10_LC_15_29_4/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_10_LC_15_29_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_13_LC_15_29_1/lcout
Path End         : counter_13_LC_15_29_1/in1
Capture Clock    : counter_13_LC_15_29_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_13_LC_15_29_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_13_LC_15_29_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__168/I                     LocalMux                       0              7490   2662  FALL       1
I__168/O                     LocalMux                     768              8259   2662  FALL       1
I__170/I                     InMux                          0              8259   2662  FALL       1
I__170/O                     InMux                        503              8762   2662  FALL       1
counter_13_LC_15_29_1/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_13_LC_15_29_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_16_LC_15_28_6/lcout
Path End         : counter_16_LC_15_28_6/in1
Capture Clock    : counter_16_LC_15_28_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_16_LC_15_28_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_16_LC_15_28_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__96/I                      LocalMux                       0              7490   2662  FALL       1
I__96/O                      LocalMux                     768              8259   2662  FALL       1
I__97/I                      InMux                          0              8259   2662  FALL       1
I__97/O                      InMux                        503              8762   2662  FALL       1
counter_16_LC_15_28_6/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_16_LC_15_28_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17_LC_15_28_5/lcout
Path End         : counter_17_LC_15_28_5/in1
Capture Clock    : counter_17_LC_15_28_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_17_LC_15_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_17_LC_15_28_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__99/I                      LocalMux                       0              7490   2662  FALL       1
I__99/O                      LocalMux                     768              8259   2662  FALL       1
I__100/I                     InMux                          0              8259   2662  FALL       1
I__100/O                     InMux                        503              8762   2662  FALL       1
counter_17_LC_15_28_5/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_17_LC_15_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_18_LC_15_28_4/lcout
Path End         : counter_18_LC_15_28_4/in1
Capture Clock    : counter_18_LC_15_28_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_18_LC_15_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_18_LC_15_28_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__102/I                     LocalMux                       0              7490   2662  FALL       1
I__102/O                     LocalMux                     768              8259   2662  FALL       1
I__103/I                     InMux                          0              8259   2662  FALL       1
I__103/O                     InMux                        503              8762   2662  FALL       1
counter_18_LC_15_28_4/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_18_LC_15_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19_LC_15_28_3/lcout
Path End         : counter_19_LC_15_28_3/in1
Capture Clock    : counter_19_LC_15_28_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_19_LC_15_28_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_19_LC_15_28_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__105/I                     LocalMux                       0              7490   2662  FALL       1
I__105/O                     LocalMux                     768              8259   2662  FALL       1
I__106/I                     InMux                          0              8259   2662  FALL       1
I__106/O                     InMux                        503              8762   2662  FALL       1
counter_19_LC_15_28_3/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_19_LC_15_28_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20_LC_15_28_2/lcout
Path End         : counter_20_LC_15_28_2/in1
Capture Clock    : counter_20_LC_15_28_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_20_LC_15_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_20_LC_15_28_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__108/I                     LocalMux                       0              7490   2662  FALL       1
I__108/O                     LocalMux                     768              8259   2662  FALL       1
I__109/I                     InMux                          0              8259   2662  FALL       1
I__109/O                     InMux                        503              8762   2662  FALL       1
counter_20_LC_15_28_2/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_20_LC_15_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_21_LC_15_28_1/lcout
Path End         : counter_21_LC_15_28_1/in1
Capture Clock    : counter_21_LC_15_28_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_21_LC_15_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_21_LC_15_28_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__111/I                     LocalMux                       0              7490   2662  FALL       1
I__111/O                     LocalMux                     768              8259   2662  FALL       1
I__112/I                     InMux                          0              8259   2662  FALL       1
I__112/O                     InMux                        503              8762   2662  FALL       1
counter_21_LC_15_28_1/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_21_LC_15_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_14_30_1/lcout
Path End         : ledZ0_LC_14_30_1/in0
Capture Clock    : ledZ0_LC_14_30_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_14_30_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__65/I                 LocalMux                       0              7490   2662  FALL       1
I__65/O                 LocalMux                     768              8259   2662  FALL       1
I__67/I                 InMux                          0              8259   2662  FALL       1
I__67/O                 InMux                        503              8762   2662  FALL       1
ledZ0_LC_14_30_1/in0    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_23_LC_14_28_5/lcout
Path End         : counter_22_LC_14_28_1/in1
Capture Clock    : counter_22_LC_14_28_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_23_LC_14_28_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__114/I                     LocalMux                       0              7490   2662  FALL       1
I__114/O                     LocalMux                     768              8259   2662  FALL       1
I__117/I                     InMux                          0              8259   2662  FALL       1
I__117/O                     InMux                        503              8762   2662  FALL       1
counter_22_LC_14_28_1/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_22_LC_14_28_1/lcout
Path End         : counter_22_LC_14_28_1/in3
Capture Clock    : counter_22_LC_14_28_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_22_LC_14_28_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__121/I                     LocalMux                       0              7490   2662  FALL       1
I__121/O                     LocalMux                     768              8259   2662  FALL       1
I__123/I                     InMux                          0              8259   2662  FALL       1
I__123/O                     InMux                        503              8762   2662  FALL       1
counter_22_LC_14_28_1/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_22_LC_14_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_23_LC_14_28_5/lcout
Path End         : counter_23_LC_14_28_5/in0
Capture Clock    : counter_23_LC_14_28_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_23_LC_14_28_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__115/I                     LocalMux                       0              7490   2662  FALL       1
I__115/O                     LocalMux                     768              8259   2662  FALL       1
I__118/I                     InMux                          0              8259   2662  FALL       1
I__118/O                     InMux                        503              8762   2662  FALL       1
counter_23_LC_14_28_5/in0    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_1_LC_15_30_5/in1
Capture Clock    : counter_1_LC_15_30_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1272
------------------------------------------   ---- 
End-of-path arrival time (ps)                8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       8
I__235/I                    LocalMux                       0              7490   2662  FALL       1
I__235/O                    LocalMux                     768              8259   2662  FALL       1
I__240/I                    InMux                          0              8259   2662  FALL       1
I__240/O                    InMux                        503              8762   2662  FALL       1
counter_1_LC_15_30_5/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_2_LC_14_30_5/in2
Capture Clock    : counter_2_LC_14_30_5/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1855
------------------------------------------   ---- 
End-of-path arrival time (ps)                9345
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__261/I                            InMux                          0              8259   3245  FALL       1
I__261/O                            InMux                        503              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/ltout  LogicCell40_SEQ_MODE_0000    583              9345   3245  RISE       1
I__63/I                             CascadeMux                     0              9345   3245  RISE       1
I__63/O                             CascadeMux                     0              9345   3245  RISE       1
counter_2_LC_14_30_5/in2            LogicCell40_SEQ_MODE_1000      0              9345   3245  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : ledZ0_LC_14_30_1/in2
Capture Clock    : ledZ0_LC_14_30_1/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1855
------------------------------------------   ---- 
End-of-path arrival time (ps)                9345
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__262/I                            InMux                          0              8259   3245  FALL       1
I__262/O                            InMux                        503              8762   3245  FALL       1
counter_RNI6R5D_0_LC_14_30_0/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNI6R5D_0_LC_14_30_0/ltout  LogicCell40_SEQ_MODE_0000    583              9345   3245  RISE       1
I__71/I                             CascadeMux                     0              9345   3245  RISE       1
I__71/O                             CascadeMux                     0              9345   3245  RISE       1
ledZ0_LC_14_30_1/in2                LogicCell40_SEQ_MODE_1000      0              9345   3245  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_12_LC_14_28_0/in0
Capture Clock    : counter_12_LC_14_28_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1921
------------------------------------------   ---- 
End-of-path arrival time (ps)                9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       8
I__236/I                    Odrv4                          0              7490   3311  FALL       1
I__236/O                    Odrv4                        649              8139   3311  FALL       1
I__241/I                    LocalMux                       0              8139   3311  FALL       1
I__241/O                    LocalMux                     768              8908   3311  FALL       1
I__243/I                    InMux                          0              8908   3311  FALL       1
I__243/O                    InMux                        503              9411   3311  FALL       1
counter_12_LC_14_28_0/in0   LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_12_LC_14_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_14_LC_14_28_7/in0
Capture Clock    : counter_14_LC_14_28_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1921
------------------------------------------   ---- 
End-of-path arrival time (ps)                9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       8
I__236/I                    Odrv4                          0              7490   3311  FALL       1
I__236/O                    Odrv4                        649              8139   3311  FALL       1
I__242/I                    LocalMux                       0              8139   3311  FALL       1
I__242/O                    LocalMux                     768              8908   3311  FALL       1
I__246/I                    InMux                          0              8908   3311  FALL       1
I__246/O                    InMux                        503              9411   3311  FALL       1
counter_14_LC_14_28_7/in0   LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_14_LC_14_28_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_15_LC_14_28_4/in0
Capture Clock    : counter_15_LC_14_28_4/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1921
------------------------------------------   ---- 
End-of-path arrival time (ps)                9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       8
I__236/I                    Odrv4                          0              7490   3311  FALL       1
I__236/O                    Odrv4                        649              8139   3311  FALL       1
I__241/I                    LocalMux                       0              8139   3311  FALL       1
I__241/O                    LocalMux                     768              8908   3311  FALL       1
I__244/I                    InMux                          0              8908   3311  FALL       1
I__244/O                    InMux                        503              9411   3311  FALL       1
counter_15_LC_14_28_4/in0   LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_15_LC_14_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_15_30_5/lcout
Path End         : counter_23_LC_14_28_5/in1
Capture Clock    : counter_23_LC_14_28_5/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1921
------------------------------------------   ---- 
End-of-path arrival time (ps)                9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       8
I__236/I                    Odrv4                          0              7490   3311  FALL       1
I__236/O                    Odrv4                        649              8139   3311  FALL       1
I__241/I                    LocalMux                       0              8139   3311  FALL       1
I__241/O                    LocalMux                     768              8908   3311  FALL       1
I__245/I                    InMux                          0              8908   3311  FALL       1
I__245/O                    InMux                        503              9411   3311  FALL       1
counter_23_LC_14_28_5/in1   LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_6_LC_14_30_3/in2
Capture Clock    : counter_6_LC_14_30_3/clk
Hold Constraint  : 0p
Path slack       : 3364p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            1974
------------------------------------------   ---- 
End-of-path arrival time (ps)                9464
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3364  FALL       4
I__181/I                            LocalMux                       0              7490   3364  FALL       1
I__181/O                            LocalMux                     768              8259   3364  FALL       1
I__185/I                            InMux                          0              8259   3364  FALL       1
I__185/O                            InMux                        503              8762   3364  FALL       1
I__188/I                            CascadeMux                     0              8762   3364  FALL       1
I__188/O                            CascadeMux                     0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/in2    LogicCell40_SEQ_MODE_0000      0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/ltout  LogicCell40_SEQ_MODE_0000    702              9464   3364  RISE       1
I__64/I                             CascadeMux                     0              9464   3364  RISE       1
I__64/O                             CascadeMux                     0              9464   3364  RISE       1
counter_6_LC_14_30_3/in2            LogicCell40_SEQ_MODE_1000      0              9464   3364  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_6_LC_14_30_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_0_LC_15_30_7/in2
Capture Clock    : counter_0_LC_15_30_7/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2014
------------------------------------------   ---- 
End-of-path arrival time (ps)                9504
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   3364  FALL       4
I__182/I                          LocalMux                       0              7490   3404  FALL       1
I__182/O                          LocalMux                     768              8259   3404  FALL       1
I__186/I                          InMux                          0              8259   3404  FALL       1
I__186/O                          InMux                        503              8762   3404  FALL       1
counter_RNO_0_0_LC_15_30_6/in1    LogicCell40_SEQ_MODE_0000      0              8762   3404  FALL       1
counter_RNO_0_0_LC_15_30_6/ltout  LogicCell40_SEQ_MODE_0000    742              9504   3404  RISE       1
I__207/I                          CascadeMux                     0              9504   3404  RISE       1
I__207/O                          CascadeMux                     0              9504   3404  RISE       1
counter_0_LC_15_30_7/in2          LogicCell40_SEQ_MODE_1000      0              9504   3404  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_3_LC_14_29_5/in2
Capture Clock    : counter_3_LC_14_29_5/clk
Hold Constraint  : 0p
Path slack       : 3510p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2120
------------------------------------------   ---- 
End-of-path arrival time (ps)                9610
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/ltout  LogicCell40_SEQ_MODE_0000    848              9610   3510  RISE       1
I__55/I                              CascadeMux                     0              9610   3510  RISE       1
I__55/O                              CascadeMux                     0              9610   3510  RISE       1
counter_3_LC_14_29_5/in2             LogicCell40_SEQ_MODE_1000      0              9610   3510  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_23_LC_14_28_5/lcout
Path End         : counter_21_LC_15_28_1/in3
Capture Clock    : counter_21_LC_15_28_1/clk
Hold Constraint  : 0p
Path slack       : 3523p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2133
------------------------------------------   ---- 
End-of-path arrival time (ps)                9623
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_23_LC_14_28_5/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__113/I                               LocalMux                       0              7490   3523  FALL       1
I__113/O                               LocalMux                     768              8259   3523  FALL       1
I__116/I                               InMux                          0              8259   3523  FALL       1
I__116/O                               InMux                        503              8762   3523  FALL       1
I__119/I                               CascadeMux                     0              8762   3523  FALL       1
I__119/O                               CascadeMux                     0              8762   3523  FALL       1
counter_2_cry_1_c_LC_15_28_0/in2       LogicCell40_SEQ_MODE_0000      0              8762   3523  FALL       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    358              9119   3523  FALL       2
I__110/I                               InMux                          0              9119   3523  FALL       1
I__110/O                               InMux                        503              9623   3523  FALL       1
counter_21_LC_15_28_1/in3              LogicCell40_SEQ_MODE_1000      0              9623   3523  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_21_LC_15_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_23_LC_14_28_5/lcout
Path End         : counter_20_LC_15_28_2/in3
Capture Clock    : counter_20_LC_15_28_2/clk
Hold Constraint  : 0p
Path slack       : 3801p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2411
------------------------------------------   ---- 
End-of-path arrival time (ps)                9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_23_LC_14_28_5/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__113/I                               LocalMux                       0              7490   3523  FALL       1
I__113/O                               LocalMux                     768              8259   3523  FALL       1
I__116/I                               InMux                          0              8259   3523  FALL       1
I__116/O                               InMux                        503              8762   3523  FALL       1
I__119/I                               CascadeMux                     0              8762   3523  FALL       1
I__119/O                               CascadeMux                     0              8762   3523  FALL       1
counter_2_cry_1_c_LC_15_28_0/in2       LogicCell40_SEQ_MODE_0000      0              8762   3523  FALL       1
counter_2_cry_1_c_LC_15_28_0/carryout  LogicCell40_SEQ_MODE_0000    358              9119   3523  FALL       2
counter_21_LC_15_28_1/carryin          LogicCell40_SEQ_MODE_1000      0              9119   3801  FALL       1
counter_21_LC_15_28_1/carryout         LogicCell40_SEQ_MODE_1000    278              9398   3801  FALL       2
I__107/I                               InMux                          0              9398   3801  FALL       1
I__107/O                               InMux                        503              9901   3801  FALL       1
counter_20_LC_15_28_2/in3              LogicCell40_SEQ_MODE_1000      0              9901   3801  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_20_LC_15_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_15_29_5/lcout
Path End         : counter_8_LC_15_29_6/in3
Capture Clock    : counter_8_LC_15_29_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_9_LC_15_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_15_29_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__144/I                       LocalMux                       0              7490   2662  FALL       1
I__144/O                       LocalMux                     768              8259   2662  FALL       1
I__146/I                       InMux                          0              8259   2662  FALL       1
I__146/O                       InMux                        503              8762   2662  FALL       1
counter_9_LC_15_29_5/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_9_LC_15_29_5/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__138/I                       InMux                          0              9424   3828  FALL       1
I__138/O                       InMux                        503              9927   3828  FALL       1
counter_8_LC_15_29_6/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_8_LC_15_29_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_15_29_4/lcout
Path End         : counter_9_LC_15_29_5/in3
Capture Clock    : counter_9_LC_15_29_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_10_LC_15_29_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_15_29_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__149/I                        LocalMux                       0              7490   2662  FALL       1
I__149/O                        LocalMux                     768              8259   2662  FALL       1
I__151/I                        InMux                          0              8259   2662  FALL       1
I__151/O                        InMux                        503              8762   2662  FALL       1
counter_10_LC_15_29_4/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_10_LC_15_29_4/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__143/I                        InMux                          0              9424   3828  FALL       1
I__143/O                        InMux                        503              9927   3828  FALL       1
counter_9_LC_15_29_5/in3        LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_9_LC_15_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17_LC_15_28_5/lcout
Path End         : counter_16_LC_15_28_6/in3
Capture Clock    : counter_16_LC_15_28_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_17_LC_15_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_17_LC_15_28_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__99/I                         LocalMux                       0              7490   2662  FALL       1
I__99/O                         LocalMux                     768              8259   2662  FALL       1
I__100/I                        InMux                          0              8259   2662  FALL       1
I__100/O                        InMux                        503              8762   2662  FALL       1
counter_17_LC_15_28_5/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_17_LC_15_28_5/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__95/I                         InMux                          0              9424   3828  FALL       1
I__95/O                         InMux                        503              9927   3828  FALL       1
counter_16_LC_15_28_6/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_16_LC_15_28_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_18_LC_15_28_4/lcout
Path End         : counter_17_LC_15_28_5/in3
Capture Clock    : counter_17_LC_15_28_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_18_LC_15_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_18_LC_15_28_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__102/I                        LocalMux                       0              7490   2662  FALL       1
I__102/O                        LocalMux                     768              8259   2662  FALL       1
I__103/I                        InMux                          0              8259   2662  FALL       1
I__103/O                        InMux                        503              8762   2662  FALL       1
counter_18_LC_15_28_4/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_18_LC_15_28_4/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__98/I                         InMux                          0              9424   3828  FALL       1
I__98/O                         InMux                        503              9927   3828  FALL       1
counter_17_LC_15_28_5/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_17_LC_15_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19_LC_15_28_3/lcout
Path End         : counter_18_LC_15_28_4/in3
Capture Clock    : counter_18_LC_15_28_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_19_LC_15_28_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_19_LC_15_28_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__105/I                        LocalMux                       0              7490   2662  FALL       1
I__105/O                        LocalMux                     768              8259   2662  FALL       1
I__106/I                        InMux                          0              8259   2662  FALL       1
I__106/O                        InMux                        503              8762   2662  FALL       1
counter_19_LC_15_28_3/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_19_LC_15_28_3/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__101/I                        InMux                          0              9424   3828  FALL       1
I__101/O                        InMux                        503              9927   3828  FALL       1
counter_18_LC_15_28_4/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_18_LC_15_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20_LC_15_28_2/lcout
Path End         : counter_19_LC_15_28_3/in3
Capture Clock    : counter_19_LC_15_28_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_20_LC_15_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_20_LC_15_28_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__108/I                        LocalMux                       0              7490   2662  FALL       1
I__108/O                        LocalMux                     768              8259   2662  FALL       1
I__109/I                        InMux                          0              8259   2662  FALL       1
I__109/O                        InMux                        503              8762   2662  FALL       1
counter_20_LC_15_28_2/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_20_LC_15_28_2/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__104/I                        InMux                          0              9424   3828  FALL       1
I__104/O                        InMux                        503              9927   3828  FALL       1
counter_19_LC_15_28_3/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__180/I                                          ClkMux                         0              5212  RISE       1
I__180/O                                          ClkMux                       887              6100  RISE       1
counter_19_LC_15_28_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_4_LC_15_30_2/in3
Capture Clock    : counter_4_LC_15_30_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3828  FALL       2
I__271/I                             LocalMux                       0              7490   3828  FALL       1
I__271/O                             LocalMux                     768              8259   3828  FALL       1
I__273/I                             InMux                          0              8259   3828  FALL       1
I__273/O                             InMux                        503              8762   3828  FALL       1
counter_RNO_0_5_LC_15_30_1/in1       LogicCell40_SEQ_MODE_0000      0              8762   3828  FALL       1
counter_RNO_0_5_LC_15_30_1/carryout  LogicCell40_SEQ_MODE_0000    662              9424   3828  FALL       2
I__263/I                             InMux                          0              9424   3828  FALL       1
I__263/O                             InMux                        503              9927   3828  FALL       1
counter_4_LC_15_30_2/in3             LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_14_30_5/lcout
Path End         : counter_1_LC_15_30_5/in3
Capture Clock    : counter_1_LC_15_30_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_14_30_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3404  FALL       3
I__250/I                             LocalMux                       0              7490   3828  FALL       1
I__250/O                             LocalMux                     768              8259   3828  FALL       1
I__252/I                             InMux                          0              8259   3828  FALL       1
I__252/O                             InMux                        503              8762   3828  FALL       1
counter_RNO_0_2_LC_15_30_4/in1       LogicCell40_SEQ_MODE_0000      0              8762   3828  FALL       1
counter_RNO_0_2_LC_15_30_4/carryout  LogicCell40_SEQ_MODE_0000    662              9424   3828  FALL       2
I__233/I                             InMux                          0              9424   3828  FALL       1
I__233/O                             InMux                        503              9927   3828  FALL       1
counter_1_LC_15_30_5/in3             LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_1_LC_15_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_14_29_7/lcout
Path End         : counter_10_LC_15_29_4/in3
Capture Clock    : counter_10_LC_15_29_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_11_LC_14_29_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_14_29_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3828  FALL       2
I__156/I                              LocalMux                       0              7490   3828  FALL       1
I__156/O                              LocalMux                     768              8259   3828  FALL       1
I__158/I                              InMux                          0              8259   3828  FALL       1
I__158/O                              InMux                        503              8762   3828  FALL       1
counter_RNO_0_11_LC_15_29_3/in1       LogicCell40_SEQ_MODE_0000      0              8762   3828  FALL       1
counter_RNO_0_11_LC_15_29_3/carryout  LogicCell40_SEQ_MODE_0000    662              9424   3828  FALL       2
I__148/I                              InMux                          0              9424   3828  FALL       1
I__148/O                              InMux                        503              9927   3828  FALL       1
counter_10_LC_15_29_4/in3             LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_10_LC_15_29_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_14_LC_14_28_7/lcout
Path End         : counter_13_LC_15_29_1/in3
Capture Clock    : counter_13_LC_15_29_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6100
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_14_LC_14_28_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_14_LC_14_28_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3828  FALL       2
I__83/I                               LocalMux                       0              7490   3828  FALL       1
I__83/O                               LocalMux                     768              8259   3828  FALL       1
I__85/I                               InMux                          0              8259   3828  FALL       1
I__85/O                               InMux                        503              8762   3828  FALL       1
counter_RNO_0_14_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              8762   3828  FALL       1
counter_RNO_0_14_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    662              9424   3828  FALL       2
I__167/I                              InMux                          0              9424   3828  FALL       1
I__167/O                              InMux                        503              9927   3828  FALL       1
counter_13_LC_15_29_1/in3             LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__179/I                                          ClkMux                         0              5212  RISE       1
I__179/O                                          ClkMux                       887              6100  RISE       1
counter_13_LC_15_29_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_6_LC_14_30_3/in0
Capture Clock    : counter_6_LC_14_30_3/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3417
------------------------------------------   ----- 
End-of-path arrival time (ps)                10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__261/I                            InMux                          0              8259   3245  FALL       1
I__261/O                            InMux                        503              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL       6
I__219/I                            LocalMux                       0              9636   4808  FALL       1
I__219/O                            LocalMux                     768             10404   4808  FALL       1
I__223/I                            InMux                          0             10404   4808  FALL       1
I__223/O                            InMux                        503             10907   4808  FALL       1
counter_6_LC_14_30_3/in0            LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_6_LC_14_30_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_0_LC_15_30_7/in0
Capture Clock    : counter_0_LC_15_30_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3417
------------------------------------------   ----- 
End-of-path arrival time (ps)                10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__261/I                            InMux                          0              8259   3245  FALL       1
I__261/O                            InMux                        503              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL       6
I__220/I                            LocalMux                       0              9636   4808  FALL       1
I__220/O                            LocalMux                     768             10404   4808  FALL       1
I__224/I                            InMux                          0             10404   4808  FALL       1
I__224/O                            InMux                        503             10907   4808  FALL       1
counter_0_LC_15_30_7/in0            LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_2_LC_14_30_5/in0
Capture Clock    : counter_2_LC_14_30_5/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3749
------------------------------------------   ----- 
End-of-path arrival time (ps)                11239
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3364  FALL       4
I__181/I                            LocalMux                       0              7490   3364  FALL       1
I__181/O                            LocalMux                     768              8259   3364  FALL       1
I__185/I                            InMux                          0              8259   3364  FALL       1
I__185/O                            InMux                        503              8762   3364  FALL       1
I__188/I                            CascadeMux                     0              8762   3364  FALL       1
I__188/O                            CascadeMux                     0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/in2    LogicCell40_SEQ_MODE_0000      0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5139  FALL       6
I__208/I                            LocalMux                       0              9967   5139  FALL       1
I__208/O                            LocalMux                     768             10735   5139  FALL       1
I__212/I                            InMux                          0             10735   5139  FALL       1
I__212/O                            InMux                        503             11239   5139  FALL       1
counter_2_LC_14_30_5/in0            LogicCell40_SEQ_MODE_1000      0             11239   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_0_LC_15_30_7/in1
Capture Clock    : counter_0_LC_15_30_7/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3749
------------------------------------------   ----- 
End-of-path arrival time (ps)                11239
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3364  FALL       4
I__181/I                            LocalMux                       0              7490   3364  FALL       1
I__181/O                            LocalMux                     768              8259   3364  FALL       1
I__185/I                            InMux                          0              8259   3364  FALL       1
I__185/O                            InMux                        503              8762   3364  FALL       1
I__188/I                            CascadeMux                     0              8762   3364  FALL       1
I__188/O                            CascadeMux                     0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/in2    LogicCell40_SEQ_MODE_0000      0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5139  FALL       6
I__209/I                            LocalMux                       0              9967   5139  FALL       1
I__209/O                            LocalMux                     768             10735   5139  FALL       1
I__214/I                            InMux                          0             10735   5139  FALL       1
I__214/O                            InMux                        503             11239   5139  FALL       1
counter_0_LC_15_30_7/in1            LogicCell40_SEQ_MODE_1000      0             11239   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_11_LC_14_29_7/in1
Capture Clock    : counter_11_LC_14_29_7/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3749
------------------------------------------   ----- 
End-of-path arrival time (ps)                11239
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3364  FALL       4
I__181/I                            LocalMux                       0              7490   3364  FALL       1
I__181/O                            LocalMux                     768              8259   3364  FALL       1
I__185/I                            InMux                          0              8259   3364  FALL       1
I__185/O                            InMux                        503              8762   3364  FALL       1
I__188/I                            CascadeMux                     0              8762   3364  FALL       1
I__188/O                            CascadeMux                     0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/in2    LogicCell40_SEQ_MODE_0000      0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5139  FALL       6
I__210/I                            LocalMux                       0              9967   5139  FALL       1
I__210/O                            LocalMux                     768             10735   5139  FALL       1
I__215/I                            InMux                          0             10735   5139  FALL       1
I__215/O                            InMux                        503             11239   5139  FALL       1
counter_11_LC_14_29_7/in1           LogicCell40_SEQ_MODE_1000      0             11239   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_11_LC_14_29_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_7_LC_14_29_1/in0
Capture Clock    : counter_7_LC_14_29_1/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3749
------------------------------------------   ----- 
End-of-path arrival time (ps)                11239
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3364  FALL       4
I__181/I                            LocalMux                       0              7490   3364  FALL       1
I__181/O                            LocalMux                     768              8259   3364  FALL       1
I__185/I                            InMux                          0              8259   3364  FALL       1
I__185/O                            InMux                        503              8762   3364  FALL       1
I__188/I                            CascadeMux                     0              8762   3364  FALL       1
I__188/O                            CascadeMux                     0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/in2    LogicCell40_SEQ_MODE_0000      0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5139  FALL       6
I__211/I                            LocalMux                       0              9967   5139  FALL       1
I__211/O                            LocalMux                     768             10735   5139  FALL       1
I__217/I                            InMux                          0             10735   5139  FALL       1
I__217/O                            InMux                        503             11239   5139  FALL       1
counter_7_LC_14_29_1/in0            LogicCell40_SEQ_MODE_1000      0             11239   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_7_LC_14_29_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_5_LC_14_30_6/in1
Capture Clock    : counter_5_LC_14_30_6/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3749
------------------------------------------   ----- 
End-of-path arrival time (ps)                11239
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3364  FALL       4
I__181/I                            LocalMux                       0              7490   3364  FALL       1
I__181/O                            LocalMux                     768              8259   3364  FALL       1
I__185/I                            InMux                          0              8259   3364  FALL       1
I__185/O                            InMux                        503              8762   3364  FALL       1
I__188/I                            CascadeMux                     0              8762   3364  FALL       1
I__188/O                            CascadeMux                     0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/in2    LogicCell40_SEQ_MODE_0000      0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5139  FALL       6
I__208/I                            LocalMux                       0              9967   5139  FALL       1
I__208/O                            LocalMux                     768             10735   5139  FALL       1
I__213/I                            InMux                          0             10735   5139  FALL       1
I__213/O                            InMux                        503             11239   5139  FALL       1
counter_5_LC_14_30_6/in1            LogicCell40_SEQ_MODE_1000      0             11239   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_15_30_7/lcout
Path End         : counter_3_LC_14_29_5/in1
Capture Clock    : counter_3_LC_14_29_5/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3749
------------------------------------------   ----- 
End-of-path arrival time (ps)                11239
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_15_30_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3364  FALL       4
I__181/I                            LocalMux                       0              7490   3364  FALL       1
I__181/O                            LocalMux                     768              8259   3364  FALL       1
I__185/I                            InMux                          0              8259   3364  FALL       1
I__185/O                            InMux                        503              8762   3364  FALL       1
I__188/I                            CascadeMux                     0              8762   3364  FALL       1
I__188/O                            CascadeMux                     0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/in2    LogicCell40_SEQ_MODE_0000      0              8762   3364  FALL       1
counter_RNIHRI6_0_LC_14_30_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5139  FALL       6
I__210/I                            LocalMux                       0              9967   5139  FALL       1
I__210/O                            LocalMux                     768             10735   5139  FALL       1
I__216/I                            InMux                          0             10735   5139  FALL       1
I__216/O                            InMux                        503             11239   5139  FALL       1
counter_3_LC_14_29_5/in1            LogicCell40_SEQ_MODE_1000      0             11239   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_14_30_5/lcout
Path End         : counter_2_LC_14_30_5/in1
Capture Clock    : counter_2_LC_14_30_5/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3775
------------------------------------------   ----- 
End-of-path arrival time (ps)                11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_14_30_5/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   3404  FALL       3
I__250/I                          LocalMux                       0              7490   3828  FALL       1
I__250/O                          LocalMux                     768              8259   3828  FALL       1
I__252/I                          InMux                          0              8259   3828  FALL       1
I__252/O                          InMux                        503              8762   3828  FALL       1
counter_RNO_0_2_LC_15_30_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   3828  FALL       1
counter_RNO_0_2_LC_15_30_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__248/I                          LocalMux                       0              9994   5165  FALL       1
I__248/O                          LocalMux                     768             10762   5165  FALL       1
I__249/I                          InMux                          0             10762   5165  FALL       1
I__249/O                          InMux                        503             11265   5165  FALL       1
counter_2_LC_14_30_5/in1          LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_14_30_6/lcout
Path End         : counter_5_LC_14_30_6/in3
Capture Clock    : counter_5_LC_14_30_6/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3775
------------------------------------------   ----- 
End-of-path arrival time (ps)                11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_14_30_6/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   3828  FALL       2
I__271/I                          LocalMux                       0              7490   3828  FALL       1
I__271/O                          LocalMux                     768              8259   3828  FALL       1
I__273/I                          InMux                          0              8259   3828  FALL       1
I__273/O                          InMux                        503              8762   3828  FALL       1
counter_RNO_0_5_LC_15_30_1/in1    LogicCell40_SEQ_MODE_0000      0              8762   3828  FALL       1
counter_RNO_0_5_LC_15_30_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__269/I                          LocalMux                       0              9994   5165  FALL       1
I__269/O                          LocalMux                     768             10762   5165  FALL       1
I__270/I                          InMux                          0             10762   5165  FALL       1
I__270/O                          InMux                        503             11265   5165  FALL       1
counter_5_LC_14_30_6/in3          LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_14_29_7/lcout
Path End         : counter_11_LC_14_29_7/in0
Capture Clock    : counter_11_LC_14_29_7/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3775
------------------------------------------   ----- 
End-of-path arrival time (ps)                11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_11_LC_14_29_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_14_29_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   3828  FALL       2
I__156/I                           LocalMux                       0              7490   3828  FALL       1
I__156/O                           LocalMux                     768              8259   3828  FALL       1
I__158/I                           InMux                          0              8259   3828  FALL       1
I__158/O                           InMux                        503              8762   3828  FALL       1
counter_RNO_0_11_LC_15_29_3/in1    LogicCell40_SEQ_MODE_0000      0              8762   3828  FALL       1
counter_RNO_0_11_LC_15_29_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__154/I                           LocalMux                       0              9994   5165  FALL       1
I__154/O                           LocalMux                     768             10762   5165  FALL       1
I__155/I                           InMux                          0             10762   5165  FALL       1
I__155/O                           InMux                        503             11265   5165  FALL       1
counter_11_LC_14_29_7/in0          LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_11_LC_14_29_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_14_LC_14_28_7/lcout
Path End         : counter_14_LC_14_28_7/in3
Capture Clock    : counter_14_LC_14_28_7/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3775
------------------------------------------   ----- 
End-of-path arrival time (ps)                11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_14_LC_14_28_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_14_LC_14_28_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   3828  FALL       2
I__83/I                            LocalMux                       0              7490   3828  FALL       1
I__83/O                            LocalMux                     768              8259   3828  FALL       1
I__85/I                            InMux                          0              8259   3828  FALL       1
I__85/O                            InMux                        503              8762   3828  FALL       1
counter_RNO_0_14_LC_15_29_0/in1    LogicCell40_SEQ_MODE_0000      0              8762   3828  FALL       1
counter_RNO_0_14_LC_15_29_0/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__81/I                            LocalMux                       0              9994   5165  FALL       1
I__81/O                            LocalMux                     768             10762   5165  FALL       1
I__82/I                            InMux                          0             10762   5165  FALL       1
I__82/O                            InMux                        503             11265   5165  FALL       1
counter_14_LC_14_28_7/in3          LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_14_LC_14_28_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_6_LC_14_30_3/lcout
Path End         : counter_6_LC_14_30_3/in1
Capture Clock    : counter_6_LC_14_30_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3775
------------------------------------------   ----- 
End-of-path arrival time (ps)                11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_6_LC_14_30_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_6_LC_14_30_3/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   4106  FALL       2
I__127/I                          LocalMux                       0              7490   4106  FALL       1
I__127/O                          LocalMux                     768              8259   4106  FALL       1
I__129/I                          InMux                          0              8259   4106  FALL       1
I__129/O                          InMux                        503              8762   4106  FALL       1
counter_RNO_0_6_LC_15_30_0/in1    LogicCell40_SEQ_MODE_0000      0              8762   4106  FALL       1
counter_RNO_0_6_LC_15_30_0/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__125/I                          LocalMux                       0              9994   5165  FALL       1
I__125/O                          LocalMux                     768             10762   5165  FALL       1
I__126/I                          InMux                          0             10762   5165  FALL       1
I__126/O                          InMux                        503             11265   5165  FALL       1
counter_6_LC_14_30_3/in1          LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_6_LC_14_30_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_14_29_1/lcout
Path End         : counter_7_LC_14_29_1/in1
Capture Clock    : counter_7_LC_14_29_1/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3775
------------------------------------------   ----- 
End-of-path arrival time (ps)                11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_7_LC_14_29_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_14_29_1/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   4834  FALL       2
I__134/I                          LocalMux                       0              7490   4834  FALL       1
I__134/O                          LocalMux                     768              8259   4834  FALL       1
I__136/I                          InMux                          0              8259   4834  FALL       1
I__136/O                          InMux                        503              8762   4834  FALL       1
counter_RNO_0_7_LC_15_29_7/in1    LogicCell40_SEQ_MODE_0000      0              8762   4834  FALL       1
counter_RNO_0_7_LC_15_29_7/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__132/I                          LocalMux                       0              9994   5165  FALL       1
I__132/O                          LocalMux                     768             10762   5165  FALL       1
I__133/I                          InMux                          0             10762   5165  FALL       1
I__133/O                          InMux                        503             11265   5165  FALL       1
counter_7_LC_14_29_1/in1          LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_7_LC_14_29_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_15_LC_14_28_4/lcout
Path End         : counter_15_LC_14_28_4/in1
Capture Clock    : counter_15_LC_14_28_4/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3775
------------------------------------------   ----- 
End-of-path arrival time (ps)                11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_15_LC_14_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_15_LC_14_28_4/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   4556  FALL       2
I__91/I                            LocalMux                       0              7490   4556  FALL       1
I__91/O                            LocalMux                     768              8259   4556  FALL       1
I__93/I                            InMux                          0              8259   4556  FALL       1
I__93/O                            InMux                        503              8762   4556  FALL       1
counter_RNO_0_15_LC_15_28_7/in1    LogicCell40_SEQ_MODE_0000      0              8762   4556  FALL       1
counter_RNO_0_15_LC_15_28_7/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__89/I                            LocalMux                       0              9994   5165  FALL       1
I__89/O                            LocalMux                     768             10762   5165  FALL       1
I__90/I                            InMux                          0             10762   5165  FALL       1
I__90/O                            InMux                        503             11265   5165  FALL       1
counter_15_LC_14_28_4/in1          LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_15_LC_14_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_14_28_0/lcout
Path End         : counter_12_LC_14_28_0/in1
Capture Clock    : counter_12_LC_14_28_0/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3775
------------------------------------------   ----- 
End-of-path arrival time (ps)                11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_12_LC_14_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_14_28_0/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   4106  FALL       2
I__164/I                           LocalMux                       0              7490   4106  FALL       1
I__164/O                           LocalMux                     768              8259   4106  FALL       1
I__166/I                           InMux                          0              8259   4106  FALL       1
I__166/O                           InMux                        503              8762   4106  FALL       1
counter_RNO_0_12_LC_15_29_2/in1    LogicCell40_SEQ_MODE_0000      0              8762   4106  FALL       1
counter_RNO_0_12_LC_15_29_2/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__161/I                           LocalMux                       0              9994   5165  FALL       1
I__161/O                           LocalMux                     768             10762   5165  FALL       1
I__162/I                           InMux                          0             10762   5165  FALL       1
I__162/O                           InMux                        503             11265   5165  FALL       1
counter_12_LC_14_28_0/in1          LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_12_LC_14_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_3_LC_14_29_5/in3
Capture Clock    : counter_3_LC_14_29_5/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3775
------------------------------------------   ----- 
End-of-path arrival time (ps)                11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__258/I                          LocalMux                       0              7490   4106  FALL       1
I__258/O                          LocalMux                     768              8259   4106  FALL       1
I__260/I                          InMux                          0              8259   4106  FALL       1
I__260/O                          InMux                        503              8762   4106  FALL       1
counter_RNO_0_3_LC_15_30_3/in1    LogicCell40_SEQ_MODE_0000      0              8762   4106  FALL       1
counter_RNO_0_3_LC_15_30_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__256/I                          LocalMux                       0              9994   5165  FALL       1
I__256/O                          LocalMux                     768             10762   5165  FALL       1
I__257/I                          InMux                          0             10762   5165  FALL       1
I__257/O                          InMux                        503             11265   5165  FALL       1
counter_3_LC_14_29_5/in3          LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_11_LC_14_29_7/in3
Capture Clock    : counter_11_LC_14_29_7/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3828
------------------------------------------   ----- 
End-of-path arrival time (ps)                11318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10047   5218  FALL      11
I__189/I                             LocalMux                       0             10047   5218  FALL       1
I__189/O                             LocalMux                     768             10815   5218  FALL       1
I__193/I                             InMux                          0             10815   5218  FALL       1
I__193/O                             InMux                        503             11318   5218  FALL       1
counter_11_LC_14_29_7/in3            LogicCell40_SEQ_MODE_1000      0             11318   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_11_LC_14_29_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_2_LC_14_30_5/in3
Capture Clock    : counter_2_LC_14_30_5/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3828
------------------------------------------   ----- 
End-of-path arrival time (ps)                11318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10047   5218  FALL      11
I__190/I                             LocalMux                       0             10047   5218  FALL       1
I__190/O                             LocalMux                     768             10815   5218  FALL       1
I__195/I                             InMux                          0             10815   5218  FALL       1
I__195/O                             InMux                        503             11318   5218  FALL       1
counter_2_LC_14_30_5/in3             LogicCell40_SEQ_MODE_1000      0             11318   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_2_LC_14_30_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_0_LC_15_30_7/in3
Capture Clock    : counter_0_LC_15_30_7/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3828
------------------------------------------   ----- 
End-of-path arrival time (ps)                11318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10047   5218  FALL      11
I__191/I                             LocalMux                       0             10047   5218  FALL       1
I__191/O                             LocalMux                     768             10815   5218  FALL       1
I__199/I                             InMux                          0             10815   5218  FALL       1
I__199/O                             InMux                        503             11318   5218  FALL       1
counter_0_LC_15_30_7/in3             LogicCell40_SEQ_MODE_1000      0             11318   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_0_LC_15_30_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_12_LC_14_28_0/in3
Capture Clock    : counter_12_LC_14_28_0/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3828
------------------------------------------   ----- 
End-of-path arrival time (ps)                11318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10047   5218  FALL      11
I__192/I                             LocalMux                       0             10047   5218  FALL       1
I__192/O                             LocalMux                     768             10815   5218  FALL       1
I__200/I                             InMux                          0             10815   5218  FALL       1
I__200/O                             InMux                        503             11318   5218  FALL       1
counter_12_LC_14_28_0/in3            LogicCell40_SEQ_MODE_1000      0             11318   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_12_LC_14_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_7_LC_14_29_1/in3
Capture Clock    : counter_7_LC_14_29_1/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3828
------------------------------------------   ----- 
End-of-path arrival time (ps)                11318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10047   5218  FALL      11
I__189/I                             LocalMux                       0             10047   5218  FALL       1
I__189/O                             LocalMux                     768             10815   5218  FALL       1
I__194/I                             InMux                          0             10815   5218  FALL       1
I__194/O                             InMux                        503             11318   5218  FALL       1
counter_7_LC_14_29_1/in3             LogicCell40_SEQ_MODE_1000      0             11318   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_7_LC_14_29_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_5_LC_14_30_6/in2
Capture Clock    : counter_5_LC_14_30_6/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3828
------------------------------------------   ----- 
End-of-path arrival time (ps)                11318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10047   5218  FALL      11
I__190/I                             LocalMux                       0             10047   5218  FALL       1
I__190/O                             LocalMux                     768             10815   5218  FALL       1
I__196/I                             InMux                          0             10815   5218  FALL       1
I__196/O                             InMux                        503             11318   5218  FALL       1
I__204/I                             CascadeMux                     0             11318   5218  FALL       1
I__204/O                             CascadeMux                     0             11318   5218  FALL       1
counter_5_LC_14_30_6/in2             LogicCell40_SEQ_MODE_1000      0             11318   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_6_LC_14_30_3/in3
Capture Clock    : counter_6_LC_14_30_3/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3828
------------------------------------------   ----- 
End-of-path arrival time (ps)                11318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10047   5218  FALL      11
I__190/I                             LocalMux                       0             10047   5218  FALL       1
I__190/O                             LocalMux                     768             10815   5218  FALL       1
I__197/I                             InMux                          0             10815   5218  FALL       1
I__197/O                             InMux                        503             11318   5218  FALL       1
counter_6_LC_14_30_3/in3             LogicCell40_SEQ_MODE_1000      0             11318   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_6_LC_14_30_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : ledZ0_LC_14_30_1/in3
Capture Clock    : ledZ0_LC_14_30_1/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3828
------------------------------------------   ----- 
End-of-path arrival time (ps)                11318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10047   5218  FALL      11
I__190/I                             LocalMux                       0             10047   5218  FALL       1
I__190/O                             LocalMux                     768             10815   5218  FALL       1
I__198/I                             InMux                          0             10815   5218  FALL       1
I__198/O                             InMux                        503             11318   5218  FALL       1
ledZ0_LC_14_30_1/in3                 LogicCell40_SEQ_MODE_1000      0             11318   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_14_LC_14_28_7/in2
Capture Clock    : counter_14_LC_14_28_7/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3828
------------------------------------------   ----- 
End-of-path arrival time (ps)                11318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10047   5218  FALL      11
I__192/I                             LocalMux                       0             10047   5218  FALL       1
I__192/O                             LocalMux                     768             10815   5218  FALL       1
I__201/I                             InMux                          0             10815   5218  FALL       1
I__201/O                             InMux                        503             11318   5218  FALL       1
I__205/I                             CascadeMux                     0             11318   5218  FALL       1
I__205/O                             CascadeMux                     0             11318   5218  FALL       1
counter_14_LC_14_28_7/in2            LogicCell40_SEQ_MODE_1000      0             11318   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_14_LC_14_28_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_15_LC_14_28_4/in3
Capture Clock    : counter_15_LC_14_28_4/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3828
------------------------------------------   ----- 
End-of-path arrival time (ps)                11318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10047   5218  FALL      11
I__192/I                             LocalMux                       0             10047   5218  FALL       1
I__192/O                             LocalMux                     768             10815   5218  FALL       1
I__202/I                             InMux                          0             10815   5218  FALL       1
I__202/O                             InMux                        503             11318   5218  FALL       1
counter_15_LC_14_28_4/in3            LogicCell40_SEQ_MODE_1000      0             11318   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_15_LC_14_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_15_30_2/lcout
Path End         : counter_23_LC_14_28_5/in2
Capture Clock    : counter_23_LC_14_28_5/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             3828
------------------------------------------   ----- 
End-of-path arrival time (ps)                11318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__177/I                                          ClkMux                         0              5212  RISE       1
I__177/O                                          ClkMux                       887              6100  RISE       1
counter_4_LC_15_30_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__265/I                             LocalMux                       0              7490   3510  FALL       1
I__265/O                             LocalMux                     768              8259   3510  FALL       1
I__267/I                             InMux                          0              8259   3510  FALL       1
I__267/O                             InMux                        503              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
counter_RNISD003_4_LC_14_29_4/lcout  LogicCell40_SEQ_MODE_0000   1285             10047   5218  FALL      11
I__192/I                             LocalMux                       0             10047   5218  FALL       1
I__192/O                             LocalMux                     768             10815   5218  FALL       1
I__203/I                             InMux                          0             10815   5218  FALL       1
I__203/O                             InMux                        503             11318   5218  FALL       1
I__206/I                             CascadeMux                     0             11318   5218  FALL       1
I__206/O                             CascadeMux                     0             11318   5218  FALL       1
counter_23_LC_14_28_5/in2            LogicCell40_SEQ_MODE_1000      0             11318   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_12_LC_14_28_0/in2
Capture Clock    : counter_12_LC_14_28_0/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4066
------------------------------------------   ----- 
End-of-path arrival time (ps)                11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__262/I                            InMux                          0              8259   3245  FALL       1
I__262/O                            InMux                        503              8762   3245  FALL       1
counter_RNI6R5D_0_LC_14_30_0/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNI6R5D_0_LC_14_30_0/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL       4
I__72/I                             Odrv4                          0              9636   5457  FALL       1
I__72/O                             Odrv4                        649             10285   5457  FALL       1
I__73/I                             LocalMux                       0             10285   5457  FALL       1
I__73/O                             LocalMux                     768             11053   5457  FALL       1
I__74/I                             InMux                          0             11053   5457  FALL       1
I__74/O                             InMux                        503             11556   5457  FALL       1
I__78/I                             CascadeMux                     0             11556   5457  FALL       1
I__78/O                             CascadeMux                     0             11556   5457  FALL       1
counter_12_LC_14_28_0/in2           LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_12_LC_14_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_14_LC_14_28_7/in1
Capture Clock    : counter_14_LC_14_28_7/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4066
------------------------------------------   ----- 
End-of-path arrival time (ps)                11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__262/I                            InMux                          0              8259   3245  FALL       1
I__262/O                            InMux                        503              8762   3245  FALL       1
counter_RNI6R5D_0_LC_14_30_0/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNI6R5D_0_LC_14_30_0/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL       4
I__72/I                             Odrv4                          0              9636   5457  FALL       1
I__72/O                             Odrv4                        649             10285   5457  FALL       1
I__73/I                             LocalMux                       0             10285   5457  FALL       1
I__73/O                             LocalMux                     768             11053   5457  FALL       1
I__75/I                             InMux                          0             11053   5457  FALL       1
I__75/O                             InMux                        503             11556   5457  FALL       1
counter_14_LC_14_28_7/in1           LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_14_LC_14_28_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_15_LC_14_28_4/in2
Capture Clock    : counter_15_LC_14_28_4/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4066
------------------------------------------   ----- 
End-of-path arrival time (ps)                11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__262/I                            InMux                          0              8259   3245  FALL       1
I__262/O                            InMux                        503              8762   3245  FALL       1
counter_RNI6R5D_0_LC_14_30_0/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNI6R5D_0_LC_14_30_0/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL       4
I__72/I                             Odrv4                          0              9636   5457  FALL       1
I__72/O                             Odrv4                        649             10285   5457  FALL       1
I__73/I                             LocalMux                       0             10285   5457  FALL       1
I__73/O                             LocalMux                     768             11053   5457  FALL       1
I__76/I                             InMux                          0             11053   5457  FALL       1
I__76/O                             InMux                        503             11556   5457  FALL       1
I__79/I                             CascadeMux                     0             11556   5457  FALL       1
I__79/O                             CascadeMux                     0             11556   5457  FALL       1
counter_15_LC_14_28_4/in2           LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_15_LC_14_28_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_23_LC_14_28_5/in3
Capture Clock    : counter_23_LC_14_28_5/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4066
------------------------------------------   ----- 
End-of-path arrival time (ps)                11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__262/I                            InMux                          0              8259   3245  FALL       1
I__262/O                            InMux                        503              8762   3245  FALL       1
counter_RNI6R5D_0_LC_14_30_0/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNI6R5D_0_LC_14_30_0/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL       4
I__72/I                             Odrv4                          0              9636   5457  FALL       1
I__72/O                             Odrv4                        649             10285   5457  FALL       1
I__73/I                             LocalMux                       0             10285   5457  FALL       1
I__73/O                             LocalMux                     768             11053   5457  FALL       1
I__77/I                             InMux                          0             11053   5457  FALL       1
I__77/O                             InMux                        503             11556   5457  FALL       1
counter_23_LC_14_28_5/in3           LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__178/I                                          ClkMux                         0              5212  RISE       1
I__178/O                                          ClkMux                       887              6100  RISE       1
counter_23_LC_14_28_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_5_LC_14_30_6/in0
Capture Clock    : counter_5_LC_14_30_6/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4066
------------------------------------------   ----- 
End-of-path arrival time (ps)                11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__261/I                            InMux                          0              8259   3245  FALL       1
I__261/O                            InMux                        503              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL       6
I__218/I                            Odrv4                          0              9636   5457  FALL       1
I__218/O                            Odrv4                        649             10285   5457  FALL       1
I__222/I                            LocalMux                       0             10285   5457  FALL       1
I__222/O                            LocalMux                     768             11053   5457  FALL       1
I__226/I                            InMux                          0             11053   5457  FALL       1
I__226/O                            InMux                        503             11556   5457  FALL       1
counter_5_LC_14_30_6/in0            LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
counter_5_LC_14_30_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_11_LC_14_29_7/in2
Capture Clock    : counter_11_LC_14_29_7/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4066
------------------------------------------   ----- 
End-of-path arrival time (ps)                11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__261/I                            InMux                          0              8259   3245  FALL       1
I__261/O                            InMux                        503              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL       6
I__221/I                            Odrv4                          0              9636   5457  FALL       1
I__221/O                            Odrv4                        649             10285   5457  FALL       1
I__225/I                            LocalMux                       0             10285   5457  FALL       1
I__225/O                            LocalMux                     768             11053   5457  FALL       1
I__227/I                            InMux                          0             11053   5457  FALL       1
I__227/O                            InMux                        503             11556   5457  FALL       1
I__230/I                            CascadeMux                     0             11556   5457  FALL       1
I__230/O                            CascadeMux                     0             11556   5457  FALL       1
counter_11_LC_14_29_7/in2           LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_11_LC_14_29_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_3_LC_14_29_5/in0
Capture Clock    : counter_3_LC_14_29_5/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4066
------------------------------------------   ----- 
End-of-path arrival time (ps)                11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__261/I                            InMux                          0              8259   3245  FALL       1
I__261/O                            InMux                        503              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL       6
I__221/I                            Odrv4                          0              9636   5457  FALL       1
I__221/O                            Odrv4                        649             10285   5457  FALL       1
I__225/I                            LocalMux                       0             10285   5457  FALL       1
I__225/O                            LocalMux                     768             11053   5457  FALL       1
I__228/I                            InMux                          0             11053   5457  FALL       1
I__228/O                            InMux                        503             11556   5457  FALL       1
counter_3_LC_14_29_5/in0            LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_14_29_5/lcout
Path End         : counter_7_LC_14_29_1/in2
Capture Clock    : counter_7_LC_14_29_1/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (blinky|clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6100
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                6100

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             4066
------------------------------------------   ----- 
End-of-path arrival time (ps)                11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_3_LC_14_29_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_14_29_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   3245  FALL       3
I__259/I                            LocalMux                       0              7490   3245  FALL       1
I__259/O                            LocalMux                     768              8259   3245  FALL       1
I__261/I                            InMux                          0              8259   3245  FALL       1
I__261/O                            InMux                        503              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
counter_RNITCS9_0_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL       6
I__221/I                            Odrv4                          0              9636   5457  FALL       1
I__221/O                            Odrv4                        649             10285   5457  FALL       1
I__225/I                            LocalMux                       0             10285   5457  FALL       1
I__225/O                            LocalMux                     768             11053   5457  FALL       1
I__229/I                            InMux                          0             11053   5457  FALL       1
I__229/O                            InMux                        503             11556   5457  FALL       1
I__231/I                            CascadeMux                     0             11556   5457  FALL       1
I__231/O                            CascadeMux                     0             11556   5457  FALL       1
counter_7_LC_14_29_1/in2            LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__176/I                                          ClkMux                         0              5212  RISE       1
I__176/O                                          ClkMux                       887              6100  RISE       1
counter_7_LC_14_29_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_14_30_1/lcout
Path End         : led
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (blinky|clk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     6100
+ Clock To Q                                  1391
+ Data Path Delay                             5824
------------------------------------------   ----- 
End-of-path arrival time (ps)                13314
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               blinky                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__173/I                                          gio2CtrlBuf                    0              4961  RISE       1
I__173/O                                          gio2CtrlBuf                    0              4961  RISE       1
I__174/I                                          GlobalMux                      0              4961  RISE       1
I__174/O                                          GlobalMux                    252              5212  RISE       1
I__175/I                                          ClkMux                         0              5212  RISE       1
I__175/O                                          ClkMux                       887              6100  RISE       1
ledZ0_LC_14_30_1/clk                              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_14_30_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   +INF  RISE       2
I__66/I                        Odrv4                          0              7490   +INF  RISE       1
I__66/O                        Odrv4                        596              8086   +INF  RISE       1
I__68/I                        Span4Mux_s0_v                  0              8086   +INF  RISE       1
I__68/O                        Span4Mux_s0_v                344              8431   +INF  RISE       1
I__69/I                        LocalMux                       0              8431   +INF  RISE       1
I__69/O                        LocalMux                    1099              9530   +INF  RISE       1
I__70/I                        IoInMux                        0              9530   +INF  RISE       1
I__70/O                        IoInMux                      662             10192   +INF  RISE       1
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10192   +INF  RISE       1
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             10960   +INF  FALL       1
led_obuf_iopad/DIN             IO_PAD                         0             10960   +INF  FALL       1
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             13314   +INF  FALL       1
led                            blinky                         0             13314   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

