Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun  9 18:52:50 2024
| Host         : Satish-HP-Pav running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mkCLA32_timing_summary_routed.rpt -pb mkCLA32_timing_summary_routed.pb -rpx mkCLA32_timing_summary_routed.rpx -warn_on_violation
| Design       : mkCLA32
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  102         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (67)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.722        0.000                      0                   65        0.156        0.000                      0                   65        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.722        0.000                      0                   65        0.156        0.000                      0                   65        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 in1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.394ns (33.101%)  route 4.839ns (66.900%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  in1_reg[4]/Q
                         net (fo=5, routed)           1.081     5.533    in1_reg_n_0_[4]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.116     5.649 r  result[12]_i_7/O
                         net (fo=1, routed)           0.227     5.876    p_2_in[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.283     6.159 r  result[12]_i_5/O
                         net (fo=1, routed)           0.223     6.382    x__h2196
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.105     6.487 r  result[12]_i_4/O
                         net (fo=2, routed)           0.121     6.608    x__h2849
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.105     6.713 r  result[17]_i_5/O
                         net (fo=1, routed)           0.373     7.086    x__h3281
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.191 r  result[17]_i_4/O
                         net (fo=2, routed)           0.239     7.430    x__h3934
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.535 r  result[22]_i_5/O
                         net (fo=1, routed)           0.353     7.889    x__h4366
    SLICE_X58Y33         LUT6 (Prop_lut6_I0_O)        0.105     7.994 r  result[22]_i_4/O
                         net (fo=2, routed)           0.241     8.235    x__h5019
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.105     8.340 r  result[27]_i_5/O
                         net (fo=1, routed)           0.230     8.570    x__h5451
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.675 r  result[27]_i_4/O
                         net (fo=2, routed)           0.139     8.815    x__h6104
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.105     8.920 r  result[27]_i_3/O
                         net (fo=1, routed)           0.318     9.237    x__h6538
    SLICE_X61Y32         LUT5 (Prop_lut5_I0_O)        0.105     9.342 r  result[27]_i_2/O
                         net (fo=2, routed)           0.452     9.794    x__h6972
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.126     9.920 r  result[29]_i_2/O
                         net (fo=3, routed)           0.365    10.285    x__h7406
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.270    10.555 r  result[32]_i_3/O
                         net (fo=2, routed)           0.477    11.031    x__h7840
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.275    11.306 r  result[30]_i_1/O
                         net (fo=1, routed)           0.000    11.306    result_D_IN[30]
    SLICE_X62Y31         FDRE                                         r  result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[30]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.032    14.029    result_reg[30]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 in1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.417ns (33.313%)  route 4.839ns (66.687%))
  Logic Levels:           14  (LUT2=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  in1_reg[4]/Q
                         net (fo=5, routed)           1.081     5.533    in1_reg_n_0_[4]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.116     5.649 r  result[12]_i_7/O
                         net (fo=1, routed)           0.227     5.876    p_2_in[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.283     6.159 r  result[12]_i_5/O
                         net (fo=1, routed)           0.223     6.382    x__h2196
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.105     6.487 r  result[12]_i_4/O
                         net (fo=2, routed)           0.121     6.608    x__h2849
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.105     6.713 r  result[17]_i_5/O
                         net (fo=1, routed)           0.373     7.086    x__h3281
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.191 r  result[17]_i_4/O
                         net (fo=2, routed)           0.239     7.430    x__h3934
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.535 r  result[22]_i_5/O
                         net (fo=1, routed)           0.353     7.889    x__h4366
    SLICE_X58Y33         LUT6 (Prop_lut6_I0_O)        0.105     7.994 r  result[22]_i_4/O
                         net (fo=2, routed)           0.241     8.235    x__h5019
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.105     8.340 r  result[27]_i_5/O
                         net (fo=1, routed)           0.230     8.570    x__h5451
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.675 r  result[27]_i_4/O
                         net (fo=2, routed)           0.139     8.815    x__h6104
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.105     8.920 r  result[27]_i_3/O
                         net (fo=1, routed)           0.318     9.237    x__h6538
    SLICE_X61Y32         LUT5 (Prop_lut5_I0_O)        0.105     9.342 r  result[27]_i_2/O
                         net (fo=2, routed)           0.452     9.794    x__h6972
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.126     9.920 r  result[29]_i_2/O
                         net (fo=3, routed)           0.365    10.285    x__h7406
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.270    10.555 r  result[32]_i_3/O
                         net (fo=2, routed)           0.477    11.031    x__h7840
    SLICE_X62Y31         LUT5 (Prop_lut5_I0_O)        0.298    11.329 r  result[32]_i_2/O
                         net (fo=1, routed)           0.000    11.329    result_D_IN[32]
    SLICE_X62Y31         FDRE                                         r  result_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[32]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.069    14.066    result_reg[32]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 in1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 2.116ns (30.387%)  route 4.848ns (69.613%))
  Logic Levels:           13  (LUT2=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 13.742 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  in1_reg[4]/Q
                         net (fo=5, routed)           1.081     5.533    in1_reg_n_0_[4]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.116     5.649 r  result[12]_i_7/O
                         net (fo=1, routed)           0.227     5.876    p_2_in[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.283     6.159 r  result[12]_i_5/O
                         net (fo=1, routed)           0.223     6.382    x__h2196
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.105     6.487 r  result[12]_i_4/O
                         net (fo=2, routed)           0.121     6.608    x__h2849
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.105     6.713 r  result[17]_i_5/O
                         net (fo=1, routed)           0.373     7.086    x__h3281
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.191 r  result[17]_i_4/O
                         net (fo=2, routed)           0.239     7.430    x__h3934
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.535 r  result[22]_i_5/O
                         net (fo=1, routed)           0.353     7.889    x__h4366
    SLICE_X58Y33         LUT6 (Prop_lut6_I0_O)        0.105     7.994 r  result[22]_i_4/O
                         net (fo=2, routed)           0.241     8.235    x__h5019
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.105     8.340 r  result[27]_i_5/O
                         net (fo=1, routed)           0.230     8.570    x__h5451
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.675 r  result[27]_i_4/O
                         net (fo=2, routed)           0.139     8.815    x__h6104
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.105     8.920 r  result[27]_i_3/O
                         net (fo=1, routed)           0.318     9.237    x__h6538
    SLICE_X61Y32         LUT5 (Prop_lut5_I0_O)        0.105     9.342 r  result[27]_i_2/O
                         net (fo=2, routed)           0.452     9.794    x__h6972
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.126     9.920 r  result[29]_i_2/O
                         net (fo=3, routed)           0.365    10.285    x__h7406
    SLICE_X61Y31         LUT5 (Prop_lut5_I2_O)        0.267    10.552 r  result[29]_i_1/O
                         net (fo=1, routed)           0.486    11.037    result_D_IN[29]
    SLICE_X61Y31         FDRE                                         r  result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322    13.742    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  result_reg[29]/C
                         clock pessimism              0.304    14.046    
                         clock uncertainty           -0.035    14.011    
    SLICE_X61Y31         FDRE (Setup_fdre_C_D)       -0.042    13.969    result_reg[29]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 in1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 2.158ns (32.509%)  route 4.480ns (67.491%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  in1_reg[4]/Q
                         net (fo=5, routed)           1.081     5.533    in1_reg_n_0_[4]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.116     5.649 r  result[12]_i_7/O
                         net (fo=1, routed)           0.227     5.876    p_2_in[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.283     6.159 r  result[12]_i_5/O
                         net (fo=1, routed)           0.223     6.382    x__h2196
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.105     6.487 r  result[12]_i_4/O
                         net (fo=2, routed)           0.121     6.608    x__h2849
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.105     6.713 r  result[17]_i_5/O
                         net (fo=1, routed)           0.373     7.086    x__h3281
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.191 r  result[17]_i_4/O
                         net (fo=2, routed)           0.239     7.430    x__h3934
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.535 r  result[22]_i_5/O
                         net (fo=1, routed)           0.353     7.889    x__h4366
    SLICE_X58Y33         LUT6 (Prop_lut6_I0_O)        0.105     7.994 r  result[22]_i_4/O
                         net (fo=2, routed)           0.249     8.243    x__h5019
    SLICE_X60Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.348 r  result[22]_i_3/O
                         net (fo=1, routed)           0.469     8.817    x__h5453
    SLICE_X60Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.922 r  result[22]_i_2/O
                         net (fo=2, routed)           0.324     9.246    x__h5887
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.105     9.351 r  result[24]_i_2/O
                         net (fo=3, routed)           0.353     9.705    x__h6321
    SLICE_X62Y32         LUT5 (Prop_lut5_I0_O)        0.266     9.971 r  result[26]_i_2/O
                         net (fo=2, routed)           0.468    10.438    x__h6755
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.274    10.712 r  result[25]_i_1/O
                         net (fo=1, routed)           0.000    10.712    result_D_IN[25]
    SLICE_X62Y31         FDRE                                         r  result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[25]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.030    14.027    result_reg[25]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 in1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 2.179ns (32.722%)  route 4.480ns (67.278%))
  Logic Levels:           12  (LUT2=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  in1_reg[4]/Q
                         net (fo=5, routed)           1.081     5.533    in1_reg_n_0_[4]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.116     5.649 r  result[12]_i_7/O
                         net (fo=1, routed)           0.227     5.876    p_2_in[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.283     6.159 r  result[12]_i_5/O
                         net (fo=1, routed)           0.223     6.382    x__h2196
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.105     6.487 r  result[12]_i_4/O
                         net (fo=2, routed)           0.121     6.608    x__h2849
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.105     6.713 r  result[17]_i_5/O
                         net (fo=1, routed)           0.373     7.086    x__h3281
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.191 r  result[17]_i_4/O
                         net (fo=2, routed)           0.239     7.430    x__h3934
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.535 r  result[22]_i_5/O
                         net (fo=1, routed)           0.353     7.889    x__h4366
    SLICE_X58Y33         LUT6 (Prop_lut6_I0_O)        0.105     7.994 r  result[22]_i_4/O
                         net (fo=2, routed)           0.249     8.243    x__h5019
    SLICE_X60Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.348 r  result[22]_i_3/O
                         net (fo=1, routed)           0.469     8.817    x__h5453
    SLICE_X60Y33         LUT5 (Prop_lut5_I0_O)        0.105     8.922 r  result[22]_i_2/O
                         net (fo=2, routed)           0.324     9.246    x__h5887
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.105     9.351 r  result[24]_i_2/O
                         net (fo=3, routed)           0.353     9.705    x__h6321
    SLICE_X62Y32         LUT5 (Prop_lut5_I0_O)        0.266     9.971 r  result[26]_i_2/O
                         net (fo=2, routed)           0.468    10.438    x__h6755
    SLICE_X62Y31         LUT5 (Prop_lut5_I2_O)        0.295    10.733 r  result[26]_i_1/O
                         net (fo=1, routed)           0.000    10.733    result_D_IN[26]
    SLICE_X62Y31         FDRE                                         r  result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[26]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.069    14.066    result_reg[26]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 in1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.971ns (30.200%)  route 4.556ns (69.800%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  in1_reg[4]/Q
                         net (fo=5, routed)           1.081     5.533    in1_reg_n_0_[4]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.116     5.649 r  result[12]_i_7/O
                         net (fo=1, routed)           0.227     5.876    p_2_in[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.283     6.159 r  result[12]_i_5/O
                         net (fo=1, routed)           0.223     6.382    x__h2196
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.105     6.487 r  result[12]_i_4/O
                         net (fo=2, routed)           0.121     6.608    x__h2849
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.105     6.713 r  result[17]_i_5/O
                         net (fo=1, routed)           0.373     7.086    x__h3281
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.191 r  result[17]_i_4/O
                         net (fo=2, routed)           0.468     7.659    x__h3934
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.105     7.764 r  result[17]_i_3/O
                         net (fo=1, routed)           0.496     8.260    x__h4368
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.105     8.365 r  result[17]_i_2/O
                         net (fo=2, routed)           0.540     8.905    x__h4802
    SLICE_X59Y32         LUT5 (Prop_lut5_I0_O)        0.115     9.020 r  result[19]_i_2/O
                         net (fo=3, routed)           0.487     9.506    x__h5236
    SLICE_X62Y32         LUT5 (Prop_lut5_I0_O)        0.278     9.784 r  result[21]_i_2/O
                         net (fo=2, routed)           0.541    10.325    x__h5670
    SLICE_X61Y32         LUT3 (Prop_lut3_I0_O)        0.275    10.600 r  result[20]_i_1/O
                         net (fo=1, routed)           0.000    10.600    result_D_IN[20]
    SLICE_X61Y32         FDRE                                         r  result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  result_reg[20]/C
                         clock pessimism              0.304    14.047    
                         clock uncertainty           -0.035    14.012    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.030    14.042    result_reg[20]
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 in1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 2.116ns (32.570%)  route 4.381ns (67.430%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  in1_reg[4]/Q
                         net (fo=5, routed)           1.081     5.533    in1_reg_n_0_[4]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.116     5.649 r  result[12]_i_7/O
                         net (fo=1, routed)           0.227     5.876    p_2_in[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.283     6.159 r  result[12]_i_5/O
                         net (fo=1, routed)           0.223     6.382    x__h2196
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.105     6.487 r  result[12]_i_4/O
                         net (fo=2, routed)           0.121     6.608    x__h2849
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.105     6.713 r  result[17]_i_5/O
                         net (fo=1, routed)           0.373     7.086    x__h3281
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.191 r  result[17]_i_4/O
                         net (fo=2, routed)           0.239     7.430    x__h3934
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.535 r  result[22]_i_5/O
                         net (fo=1, routed)           0.353     7.889    x__h4366
    SLICE_X58Y33         LUT6 (Prop_lut6_I0_O)        0.105     7.994 r  result[22]_i_4/O
                         net (fo=2, routed)           0.241     8.235    x__h5019
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.105     8.340 r  result[27]_i_5/O
                         net (fo=1, routed)           0.230     8.570    x__h5451
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.675 r  result[27]_i_4/O
                         net (fo=2, routed)           0.139     8.815    x__h6104
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.105     8.920 r  result[27]_i_3/O
                         net (fo=1, routed)           0.318     9.237    x__h6538
    SLICE_X61Y32         LUT5 (Prop_lut5_I0_O)        0.105     9.342 r  result[27]_i_2/O
                         net (fo=2, routed)           0.452     9.794    x__h6972
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.126     9.920 r  result[29]_i_2/O
                         net (fo=3, routed)           0.384    10.304    x__h7406
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.267    10.571 r  result[28]_i_1/O
                         net (fo=1, routed)           0.000    10.571    result_D_IN[28]
    SLICE_X62Y31         FDRE                                         r  result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[28]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.032    14.029    result_reg[28]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 in1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 1.990ns (30.402%)  route 4.556ns (69.598%))
  Logic Levels:           10  (LUT2=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  in1_reg[4]/Q
                         net (fo=5, routed)           1.081     5.533    in1_reg_n_0_[4]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.116     5.649 r  result[12]_i_7/O
                         net (fo=1, routed)           0.227     5.876    p_2_in[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.283     6.159 r  result[12]_i_5/O
                         net (fo=1, routed)           0.223     6.382    x__h2196
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.105     6.487 r  result[12]_i_4/O
                         net (fo=2, routed)           0.121     6.608    x__h2849
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.105     6.713 r  result[17]_i_5/O
                         net (fo=1, routed)           0.373     7.086    x__h3281
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.191 r  result[17]_i_4/O
                         net (fo=2, routed)           0.468     7.659    x__h3934
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.105     7.764 r  result[17]_i_3/O
                         net (fo=1, routed)           0.496     8.260    x__h4368
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.105     8.365 r  result[17]_i_2/O
                         net (fo=2, routed)           0.540     8.905    x__h4802
    SLICE_X59Y32         LUT5 (Prop_lut5_I0_O)        0.115     9.020 r  result[19]_i_2/O
                         net (fo=3, routed)           0.487     9.506    x__h5236
    SLICE_X62Y32         LUT5 (Prop_lut5_I0_O)        0.278     9.784 r  result[21]_i_2/O
                         net (fo=2, routed)           0.541    10.325    x__h5670
    SLICE_X61Y32         LUT5 (Prop_lut5_I2_O)        0.294    10.619 r  result[21]_i_1/O
                         net (fo=1, routed)           0.000    10.619    result_D_IN[21]
    SLICE_X61Y32         FDRE                                         r  result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  result_reg[21]/C
                         clock pessimism              0.304    14.047    
                         clock uncertainty           -0.035    14.012    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.069    14.081    result_reg[21]
  -------------------------------------------------------------------
                         required time                         14.081    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 in1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 1.828ns (28.891%)  route 4.499ns (71.109%))
  Logic Levels:           12  (LUT2=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 13.742 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  in1_reg[4]/Q
                         net (fo=5, routed)           1.081     5.533    in1_reg_n_0_[4]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.116     5.649 r  result[12]_i_7/O
                         net (fo=1, routed)           0.227     5.876    p_2_in[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.283     6.159 r  result[12]_i_5/O
                         net (fo=1, routed)           0.223     6.382    x__h2196
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.105     6.487 r  result[12]_i_4/O
                         net (fo=2, routed)           0.121     6.608    x__h2849
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.105     6.713 r  result[17]_i_5/O
                         net (fo=1, routed)           0.373     7.086    x__h3281
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.191 r  result[17]_i_4/O
                         net (fo=2, routed)           0.239     7.430    x__h3934
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.535 r  result[22]_i_5/O
                         net (fo=1, routed)           0.353     7.889    x__h4366
    SLICE_X58Y33         LUT6 (Prop_lut6_I0_O)        0.105     7.994 r  result[22]_i_4/O
                         net (fo=2, routed)           0.241     8.235    x__h5019
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.105     8.340 r  result[27]_i_5/O
                         net (fo=1, routed)           0.230     8.570    x__h5451
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.675 r  result[27]_i_4/O
                         net (fo=2, routed)           0.139     8.815    x__h6104
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.105     8.920 r  result[27]_i_3/O
                         net (fo=1, routed)           0.318     9.237    x__h6538
    SLICE_X61Y32         LUT5 (Prop_lut5_I0_O)        0.105     9.342 r  result[27]_i_2/O
                         net (fo=2, routed)           0.452     9.794    x__h6972
    SLICE_X61Y31         LUT5 (Prop_lut5_I2_O)        0.105     9.899 r  result[27]_i_1/O
                         net (fo=1, routed)           0.502    10.401    result_D_IN[27]
    SLICE_X61Y31         FDRE                                         r  result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322    13.742    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  result_reg[27]/C
                         clock pessimism              0.304    14.046    
                         clock uncertainty           -0.035    14.011    
    SLICE_X61Y31         FDRE (Setup_fdre_C_D)       -0.059    13.952    result_reg[27]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 in1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 2.038ns (31.894%)  route 4.352ns (68.106%))
  Logic Levels:           14  (LUT2=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 13.744 - 10.000 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  in1_reg[4]/Q
                         net (fo=5, routed)           1.081     5.533    in1_reg_n_0_[4]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.116     5.649 r  result[12]_i_7/O
                         net (fo=1, routed)           0.227     5.876    p_2_in[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.283     6.159 r  result[12]_i_5/O
                         net (fo=1, routed)           0.223     6.382    x__h2196
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.105     6.487 r  result[12]_i_4/O
                         net (fo=2, routed)           0.121     6.608    x__h2849
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.105     6.713 r  result[17]_i_5/O
                         net (fo=1, routed)           0.373     7.086    x__h3281
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.191 r  result[17]_i_4/O
                         net (fo=2, routed)           0.239     7.430    x__h3934
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.535 r  result[22]_i_5/O
                         net (fo=1, routed)           0.353     7.889    x__h4366
    SLICE_X58Y33         LUT6 (Prop_lut6_I0_O)        0.105     7.994 r  result[22]_i_4/O
                         net (fo=2, routed)           0.241     8.235    x__h5019
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.105     8.340 r  result[27]_i_5/O
                         net (fo=1, routed)           0.230     8.570    x__h5451
    SLICE_X60Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.675 r  result[27]_i_4/O
                         net (fo=2, routed)           0.131     8.807    x__h6104
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.105     8.912 r  result[31]_i_5/O
                         net (fo=1, routed)           0.347     9.259    x__h6536
    SLICE_X61Y32         LUT6 (Prop_lut6_I0_O)        0.105     9.364 r  result[31]_i_4/O
                         net (fo=1, routed)           0.344     9.708    x__h7189
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.105     9.813 r  result[31]_i_3/O
                         net (fo=1, routed)           0.204    10.017    x__h7623
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.105    10.122 r  result[31]_i_2/O
                         net (fo=1, routed)           0.237    10.359    x__h8057
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.105    10.464 r  result[31]_i_1/O
                         net (fo=1, routed)           0.000    10.464    result[31]_i_1_n_0
    SLICE_X61Y33         FDRE                                         r  result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.324    13.744    CLK_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  result_reg[31]/C
                         clock pessimism              0.304    14.048    
                         clock uncertainty           -0.035    14.013    
    SLICE_X61Y33         FDRE (Setup_fdre_C_D)        0.030    14.043    result_reg[31]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  3.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 in2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.563%)  route 0.074ns (28.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  in2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  in2_reg[13]/Q
                         net (fo=5, routed)           0.074     1.630    in2_reg_n_0_[13]
    SLICE_X59Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.675 r  result[13]_i_1/O
                         net (fo=1, routed)           0.000     1.675    result_D_IN[13]
    SLICE_X59Y33         FDRE                                         r  result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  result_reg[13]/C
                         clock pessimism             -0.501     1.428    
    SLICE_X59Y33         FDRE (Hold_fdre_C_D)         0.091     1.519    result_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 in2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.581%)  route 0.089ns (32.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  in2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  in2_reg[8]/Q
                         net (fo=5, routed)           0.089     1.643    in2_reg_n_0_[8]
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.688 r  result[8]_i_1/O
                         net (fo=1, routed)           0.000     1.688    result_D_IN[8]
    SLICE_X58Y31         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.855     1.927    CLK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  result_reg[8]/C
                         clock pessimism             -0.501     1.426    
    SLICE_X58Y31         FDRE (Hold_fdre_C_D)         0.092     1.518    result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 available_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.451%)  route 0.143ns (40.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.416    CLK_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  available_reg/Q
                         net (fo=2, routed)           0.143     1.723    RDY_overflow_OBUF
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  result[31]_i_1/O
                         net (fo=1, routed)           0.000     1.768    result[31]_i_1_n_0
    SLICE_X61Y33         FDRE                                         r  result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  result_reg[31]/C
                         clock pessimism             -0.500     1.429    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.091     1.520    result_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 in1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.798%)  route 0.179ns (46.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  in1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.164     1.579 r  in1_reg[0]/Q
                         net (fo=3, routed)           0.179     1.759    in1_reg_n_0_[0]
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.804 r  result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    result_D_IN[0]
    SLICE_X63Y31         FDRE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[0]/C
                         clock pessimism             -0.480     1.449    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.092     1.541    result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 in2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.786%)  route 0.220ns (54.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.411    CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  in2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  in2_reg[6]/Q
                         net (fo=4, routed)           0.220     1.772    in2_reg_n_0_[6]
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  result[6]_i_1/O
                         net (fo=1, routed)           0.000     1.817    result_D_IN[6]
    SLICE_X59Y30         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.854     1.926    CLK_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  result_reg[6]/C
                         clock pessimism             -0.500     1.426    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.091     1.517    result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 in2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.306%)  route 0.224ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  in2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.577 r  in2_reg[23]/Q
                         net (fo=5, routed)           0.224     1.801    in2_reg_n_0_[23]
    SLICE_X62Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.846 r  result[23]_i_1/O
                         net (fo=1, routed)           0.000     1.846    result_D_IN[23]
    SLICE_X62Y32         FDRE                                         r  result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     1.930    CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  result_reg[23]/C
                         clock pessimism             -0.480     1.450    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.092     1.542    result_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 in2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.536%)  route 0.197ns (48.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.586     1.412    CLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  in2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.576 r  in2_reg[1]/Q
                         net (fo=2, routed)           0.142     1.718    in2_reg_n_0_[1]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.763 r  result[1]_i_1/O
                         net (fo=1, routed)           0.055     1.818    result_D_IN[1]
    SLICE_X61Y31         FDRE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.855     1.927    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  result_reg[1]/C
                         clock pessimism             -0.500     1.427    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.070     1.497    result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 in2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.192ns (38.951%)  route 0.301ns (61.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.561     1.387    CLK_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  in2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  in2_reg[30]/Q
                         net (fo=3, routed)           0.301     1.829    in2_reg_n_0_[30]
    SLICE_X62Y31         LUT5 (Prop_lut5_I1_O)        0.051     1.880 r  result[32]_i_2/O
                         net (fo=1, routed)           0.000     1.880    result_D_IN[32]
    SLICE_X62Y31         FDRE                                         r  result_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[32]/C
                         clock pessimism             -0.480     1.449    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.107     1.556    result_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 in2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.183ns (37.127%)  route 0.310ns (62.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.560     1.386    CLK_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  in2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  in2_reg[10]/Q
                         net (fo=4, routed)           0.310     1.837    in2_reg_n_0_[10]
    SLICE_X58Y30         LUT5 (Prop_lut5_I1_O)        0.042     1.879 r  result[11]_i_1/O
                         net (fo=1, routed)           0.000     1.879    result_D_IN[11]
    SLICE_X58Y30         FDRE                                         r  result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.854     1.926    CLK_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  result_reg[11]/C
                         clock pessimism             -0.480     1.446    
    SLICE_X58Y30         FDRE (Hold_fdre_C_D)         0.107     1.553    result_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 in1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.051%)  route 0.267ns (58.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  in1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  in1_reg[28]/Q
                         net (fo=4, routed)           0.267     1.823    in1_reg_n_0_[28]
    SLICE_X62Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.868 r  result[28]_i_1/O
                         net (fo=1, routed)           0.000     1.868    result_D_IN[28]
    SLICE_X62Y31         FDRE                                         r  result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[28]/C
                         clock pessimism             -0.480     1.449    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.092     1.541    result_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y34   available_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y34   available_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   cin_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   in1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y33   in1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y34   in1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y34   in1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y34   in1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   in1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   available_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   available_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   available_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   available_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   cin_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   cin_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   in1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   in1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   available_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   available_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   available_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   available_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   cin_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   cin_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   in1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   in1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 2.821ns (43.324%)  route 3.691ns (56.676%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  in2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.451 r  in2_reg[31]/Q
                         net (fo=3, routed)           0.681     5.132    p_1_in
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.105     5.237 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.009     8.247    overflow_OBUF
    M14                  OBUF (Prop_obuf_I_O)         2.337    10.584 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    10.584    overflow
    M14                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 2.832ns (48.044%)  route 3.062ns (51.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     4.073    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.348     4.421 r  result_reg[32]/Q
                         net (fo=1, routed)           3.062     7.483    return_carry_OBUF
    L18                  OBUF (Prop_obuf_I_O)         2.484     9.967 r  return_carry_OBUF_inst/O
                         net (fo=0)                   0.000     9.967    return_carry
    L18                                                               r  return_carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 available_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.749ns  (logic 2.782ns (48.401%)  route 2.966ns (51.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  available_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.433     4.507 r  available_reg_lopt_replica/Q
                         net (fo=1, routed)           2.966     7.473    available_reg_lopt_replica_1
    M16                  OBUF (Prop_obuf_I_O)         2.349     9.823 r  RDY_overflow_OBUF_inst/O
                         net (fo=0)                   0.000     9.823    RDY_overflow
    M16                                                               r  RDY_overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.089ns  (logic 2.718ns (53.406%)  route 2.371ns (46.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428     4.071    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.379     4.450 r  result_reg[1]/Q
                         net (fo=1, routed)           2.371     6.821    return_sum_OBUF[1]
    U6                   OBUF (Prop_obuf_I_O)         2.339     9.160 r  return_sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.160    return_sum[1]
    U6                                                                r  return_sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.053ns  (logic 2.773ns (54.876%)  route 2.280ns (45.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     4.073    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.433     4.506 r  result_reg[4]/Q
                         net (fo=1, routed)           2.280     6.786    return_sum_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.340     9.126 r  return_sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.126    return_sum[4]
    R7                                                                r  return_sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.014ns  (logic 2.808ns (56.011%)  route 2.206ns (43.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     4.073    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.348     4.421 r  result_reg[7]/Q
                         net (fo=1, routed)           2.206     6.627    return_sum_OBUF[7]
    T4                   OBUF (Prop_obuf_I_O)         2.460     9.087 r  return_sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.087    return_sum[7]
    T4                                                                r  return_sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.964ns  (logic 2.716ns (54.702%)  route 2.249ns (45.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     4.073    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.379     4.452 r  result_reg[2]/Q
                         net (fo=1, routed)           2.249     6.701    return_sum_OBUF[2]
    U7                   OBUF (Prop_obuf_I_O)         2.337     9.037 r  return_sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.037    return_sum[2]
    U7                                                                r  return_sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.952ns  (logic 2.695ns (54.425%)  route 2.257ns (45.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     4.073    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.379     4.452 r  result_reg[0]/Q
                         net (fo=1, routed)           2.257     6.709    return_sum_OBUF[0]
    P7                   OBUF (Prop_obuf_I_O)         2.316     9.025 r  return_sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.025    return_sum[0]
    P7                                                                r  return_sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.920ns  (logic 2.810ns (57.109%)  route 2.110ns (42.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     4.073    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.348     4.421 r  result_reg[5]/Q
                         net (fo=1, routed)           2.110     6.531    return_sum_OBUF[5]
    T5                   OBUF (Prop_obuf_I_O)         2.462     8.993 r  return_sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.993    return_sum[5]
    T5                                                                r  return_sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.908ns  (logic 2.771ns (56.464%)  route 2.137ns (43.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     4.073    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.433     4.506 r  result_reg[3]/Q
                         net (fo=1, routed)           2.137     6.643    return_sum_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         2.338     8.981 r  return_sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.981    return_sum[3]
    R6                                                                r  return_sum[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.604ns  (logic 1.263ns (78.717%)  route 0.341ns (21.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  result_reg[28]/Q
                         net (fo=1, routed)           0.341     1.897    return_sum_OBUF[28]
    P2                   OBUF (Prop_obuf_I_O)         1.122     3.018 r  return_sum_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.018    return_sum[28]
    P2                                                                r  return_sum[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.620ns  (logic 1.268ns (78.294%)  route 0.352ns (21.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  result_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  result_reg[27]/Q
                         net (fo=1, routed)           0.352     1.906    return_sum_OBUF[27]
    P1                   OBUF (Prop_obuf_I_O)         1.127     3.033 r  return_sum_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.033    return_sum[27]
    P1                                                                r  return_sum[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.623ns  (logic 1.254ns (77.258%)  route 0.369ns (22.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  result_reg[30]/Q
                         net (fo=1, routed)           0.369     1.924    return_sum_OBUF[30]
    N5                   OBUF (Prop_obuf_I_O)         1.113     3.038 r  return_sum_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.038    return_sum[30]
    N5                                                                r  return_sum[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.251ns (76.070%)  route 0.394ns (23.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  result_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  result_reg[29]/Q
                         net (fo=1, routed)           0.394     1.948    return_sum_OBUF[29]
    N4                   OBUF (Prop_obuf_I_O)         1.110     3.058 r  return_sum_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.058    return_sum[29]
    N4                                                                r  return_sum[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.661ns  (logic 1.254ns (75.474%)  route 0.407ns (24.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  result_reg[25]/Q
                         net (fo=1, routed)           0.407     1.963    return_sum_OBUF[25]
    R1                   OBUF (Prop_obuf_I_O)         1.113     3.075 r  return_sum_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.075    return_sum[25]
    R1                                                                r  return_sum[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.262ns (75.708%)  route 0.405ns (24.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  result_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  result_reg[31]/Q
                         net (fo=3, routed)           0.405     1.961    return_sum_OBUF[31]
    N2                   OBUF (Prop_obuf_I_O)         1.121     3.082 r  return_sum_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.082    return_sum[31]
    N2                                                                r  return_sum[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.294ns (76.701%)  route 0.393ns (23.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.128     1.542 r  result_reg[26]/Q
                         net (fo=1, routed)           0.393     1.935    return_sum_OBUF[26]
    R2                   OBUF (Prop_obuf_I_O)         1.166     3.102 r  return_sum_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.102    return_sum[26]
    R2                                                                r  return_sum[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.284ns (73.426%)  route 0.465ns (26.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  result_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.578 r  result_reg[22]/Q
                         net (fo=1, routed)           0.465     2.043    return_sum_OBUF[22]
    T1                   OBUF (Prop_obuf_I_O)         1.120     3.163 r  return_sum_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.163    return_sum[22]
    T1                                                                r  return_sum[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.252ns (71.215%)  route 0.506ns (28.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  result_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  result_reg[24]/Q
                         net (fo=1, routed)           0.506     2.062    return_sum_OBUF[24]
    R3                   OBUF (Prop_obuf_I_O)         1.111     3.173 r  return_sum_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.173    return_sum[24]
    R3                                                                r  return_sum[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.251ns (70.404%)  route 0.526ns (29.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  result_reg[23]/Q
                         net (fo=1, routed)           0.526     2.082    return_sum_OBUF[23]
    T2                   OBUF (Prop_obuf_I_O)         1.110     3.193 r  return_sum_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.193    return_sum[23]
    T2                                                                r  return_sum[23] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           230 Endpoints
Min Delay           230 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 0.975ns (18.128%)  route 4.402ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.782     3.651    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.756 r  cin_i_1/O
                         net (fo=97, routed)          1.620     5.376    p_0_in__0
    SLICE_X62Y31         FDRE                                         r  result_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[25]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 0.975ns (18.128%)  route 4.402ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.782     3.651    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.756 r  cin_i_1/O
                         net (fo=97, routed)          1.620     5.376    p_0_in__0
    SLICE_X62Y31         FDRE                                         r  result_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[26]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 0.975ns (18.128%)  route 4.402ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.782     3.651    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.756 r  cin_i_1/O
                         net (fo=97, routed)          1.620     5.376    p_0_in__0
    SLICE_X62Y31         FDRE                                         r  result_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[28]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 0.975ns (18.128%)  route 4.402ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.782     3.651    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.756 r  cin_i_1/O
                         net (fo=97, routed)          1.620     5.376    p_0_in__0
    SLICE_X62Y31         FDRE                                         r  result_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[30]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 0.975ns (18.128%)  route 4.402ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.782     3.651    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.756 r  cin_i_1/O
                         net (fo=97, routed)          1.620     5.376    p_0_in__0
    SLICE_X62Y31         FDRE                                         r  result_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[32]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 0.975ns (18.141%)  route 4.398ns (81.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.782     3.651    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.756 r  cin_i_1/O
                         net (fo=97, routed)          1.616     5.373    p_0_in__0
    SLICE_X63Y31         FDRE                                         r  result_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 0.975ns (18.141%)  route 4.398ns (81.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.782     3.651    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.756 r  cin_i_1/O
                         net (fo=97, routed)          1.616     5.373    p_0_in__0
    SLICE_X63Y31         FDRE                                         r  result_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[2]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 0.975ns (18.141%)  route 4.398ns (81.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.782     3.651    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.756 r  cin_i_1/O
                         net (fo=97, routed)          1.616     5.373    p_0_in__0
    SLICE_X63Y31         FDRE                                         r  result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[5]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 0.975ns (18.141%)  route 4.398ns (81.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.782     3.651    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.756 r  cin_i_1/O
                         net (fo=97, routed)          1.616     5.373    p_0_in__0
    SLICE_X63Y31         FDRE                                         r  result_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323     3.743    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[7]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 0.975ns (18.542%)  route 4.282ns (81.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.782     3.651    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.756 r  cin_i_1/O
                         net (fo=97, routed)          1.500     5.256    p_0_in__0
    SLICE_X62Y32         FDRE                                         r  result_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.324     3.744    CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  result_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_in2[30]
                            (input port)
  Destination:            in2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.159ns (12.404%)  route 1.123ns (87.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  start_in2[30] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[30]
    P18                  IBUF (Prop_ibuf_I_O)         0.159     0.159 r  start_in2_IBUF[30]_inst/O
                         net (fo=1, routed)           1.123     1.283    start_in2_IBUF[30]
    SLICE_X57Y31         FDRE                                         r  in2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.828     1.900    CLK_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  in2_reg[30]/C

Slack:                    inf
  Source:                 start_in2[29]
                            (input port)
  Destination:            in2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.167ns (12.890%)  route 1.132ns (87.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  start_in2[29] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[29]
    R18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  start_in2_IBUF[29]_inst/O
                         net (fo=1, routed)           1.132     1.299    start_in2_IBUF[29]
    SLICE_X57Y31         FDRE                                         r  in2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.828     1.900    CLK_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  in2_reg[29]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.166ns (12.534%)  route 1.157ns (87.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.157     1.323    EN_start_IBUF
    SLICE_X57Y33         FDRE                                         r  in1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.902    CLK_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  in1_reg[10]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.166ns (12.510%)  route 1.160ns (87.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.160     1.325    EN_start_IBUF
    SLICE_X56Y32         FDRE                                         r  in1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.829     1.901    CLK_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  in1_reg[29]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.166ns (12.510%)  route 1.160ns (87.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.160     1.325    EN_start_IBUF
    SLICE_X56Y32         FDRE                                         r  in1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.829     1.901    CLK_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  in1_reg[8]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.166ns (11.980%)  route 1.218ns (88.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.218     1.384    EN_start_IBUF
    SLICE_X57Y32         FDRE                                         r  in2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.829     1.901    CLK_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  in2_reg[14]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.166ns (11.962%)  route 1.220ns (88.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.220     1.386    EN_start_IBUF
    SLICE_X56Y31         FDRE                                         r  in1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.828     1.900    CLK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  in1_reg[30]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.166ns (11.962%)  route 1.220ns (88.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.220     1.386    EN_start_IBUF
    SLICE_X56Y31         FDRE                                         r  in1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.828     1.900    CLK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  in1_reg[9]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.166ns (11.962%)  route 1.220ns (88.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.220     1.386    EN_start_IBUF
    SLICE_X56Y31         FDRE                                         r  in2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.828     1.900    CLK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  in2_reg[9]/C

Slack:                    inf
  Source:                 start_in2[28]
                            (input port)
  Destination:            in2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.167ns (11.854%)  route 1.242ns (88.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start_in2[28] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[28]
    T18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  start_in2_IBUF[28]_inst/O
                         net (fo=1, routed)           1.242     1.409    start_in2_IBUF[28]
    SLICE_X60Y29         FDRE                                         r  in2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.925    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  in2_reg[28]/C





