<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18" pn="GW2A-LV18PG484C8/I7">gw2a18-004</Device>
    <FileList>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/arbitrate_select_cell.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/biu.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/bu_mux.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/bu_req_mux.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/cache/byte_sel.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/cache/cache.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/cache/cache_bus_unit.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/cache/cache_entry.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/cache/l1.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/cache/l1d.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/replace_arbiter.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/BIU_MOD/tag_arbiter.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/EX/ALU&amp;AU/alu_au.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/EX/ALU&amp;AU/barrel_shifter.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/EX/FPU/FALU64.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/EX/LSU/lsu.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/EX/VPU/ALU16.V" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/EX/VPU/CORDIC16.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/EX/VPU/FALU16.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/EX/VPU/VPU.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/EX/bshifter16.v" type="file.verilog" enable="1"/>
        <File path="D:/Projects/FPGA/HGA101/RTL/CPU/EX/exu.v" type="file.verilog" enable="1"/>
        <File path="src/HGA101.cst" type="file.cst" enable="1"/>
    </FileList>
</Project>
