$date
	Fri Apr 12 00:54:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench_32bit_ALU $end
$var wire 32 ! ALU_Out [31:0] $end
$var wire 1 " Carryout $end
$var reg 32 # A [31:0] $end
$var reg 4 $ ALU_Sel [3:0] $end
$var reg 32 % B [31:0] $end
$scope module DUT $end
$var wire 32 & A [31:0] $end
$var wire 4 ' ALU_Sel [3:0] $end
$var wire 32 ( B [31:0] $end
$var reg 32 ) ALU_Out [31:0] $end
$var reg 1 * Carryout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
b10011001100110011001100110011001 )
b10000111011001010100001100100001 (
b0 '
b10010001101000101011001111000 &
b10000111011001010100001100100001 %
b0 $
b10010001101000101011001111000 #
0"
b10011001100110011001100110011001 !
$end
#10000
1*
1"
b10001010110011110001001101010111 )
b10001010110011110001001101010111 !
b1 $
b1 '
#20000
0*
0"
b1110101000 )
b1110101000 !
b10 $
b10 '
b110100 %
b110100 (
b10010 #
b10010 &
#30000
b110 )
b110 !
b11 $
b11 '
b10010 %
b10010 (
b1111000 #
b1111000 &
#40000
b100100011010001010110011110000 )
b100100011010001010110011110000 !
b100 $
b100 '
b0 %
b0 (
b10010001101000101011001111000 #
b10010001101000101011001111000 &
#50000
b1001000110100010101100111100 )
b1001000110100010101100111100 !
b101 $
b101 '
#60000
b100100011010001010110011110000 )
b100100011010001010110011110000 !
b110 $
b110 '
#70000
b1001000110100010101100111100 )
b1001000110100010101100111100 !
b111 $
b111 '
#80000
b10001001000100001000100000 )
b10001001000100001000100000 !
b1000 $
b1000 '
b10000111011001010100001100100001 %
b10000111011001010100001100100001 (
#90000
b10010111011101010101011101111001 )
b10010111011101010101011101111001 !
b1001 $
b1001 '
#100000
b10010101010100010001010101011001 )
b10010101010100010001010101011001 !
b1010 $
b1010 '
#110000
b1101000100010101010100010000110 )
b1101000100010101010100010000110 !
b1011 $
b1011 '
#120000
b11111101110110111011110111011111 )
b11111101110110111011110111011111 !
b1100 $
b1100 '
#130000
b1101010101011101110101010100110 )
b1101010101011101110101010100110 !
b1101 $
b1101 '
#140000
b0 )
b0 !
b1110 $
b1110 '
#150000
b1 )
b1 !
b1111 $
b1111 '
b10010001101000101011001111000 %
b10010001101000101011001111000 (
#160000
