-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv3_samepad_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    conv3_samepad_empty_n : IN STD_LOGIC;
    conv3_samepad_read : OUT STD_LOGIC;
    conv3_sild_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    conv3_sild_full_n : IN STD_LOGIC;
    conv3_sild_write : OUT STD_LOGIC;
    mul_ln84 : IN STD_LOGIC_VECTOR (59 downto 0);
    sub : IN STD_LOGIC_VECTOR (31 downto 0);
    div30_cast : IN STD_LOGIC_VECTOR (12 downto 0);
    empty : IN STD_LOGIC_VECTOR (27 downto 0);
    baseIter : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln89 : IN STD_LOGIC_VECTOR (27 downto 0);
    add_ln87 : IN STD_LOGIC_VECTOR (31 downto 0);
    max_cycles : IN STD_LOGIC_VECTOR (31 downto 0);
    cycles_read_block_1 : IN STD_LOGIC_VECTOR (27 downto 0);
    add80 : IN STD_LOGIC_VECTOR (31 downto 0);
    cycles_write_block : IN STD_LOGIC_VECTOR (31 downto 0);
    C : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv60_1 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln114_reg_1170 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln114_reg_1170_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln157_reg_1190 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln157_reg_1190_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op206_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal icmp_ln114_reg_1170_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln132_reg_1174 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln132_reg_1174_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op231_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln107_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal conv3_samepad_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal conv3_sild_blk_n : STD_LOGIC;
    signal reg_288 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln114_reg_1170_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln157_reg_1190_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cycles_read_block_1_cast_fu_292_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cycles_read_block_1_cast_reg_1132 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_cast_fu_296_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_cast_reg_1137 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast_fu_300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast_reg_1142 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln110_fu_424_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln110_reg_1153 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln110_reg_1153_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln110_3_fu_436_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln110_3_reg_1158 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln110_3_reg_1158_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln110_4_fu_440_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln114_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln132_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln132_reg_1174_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln132_reg_1174_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_fu_463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_1178 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_1178_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_1182 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_1182_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_reg_1186 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_reg_1186_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln157_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1194 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_1194_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_reg_1198 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_reg_1198_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_1202 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_1202_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_1206 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_1206_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_reg_1210 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_reg_1210_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_reg_1210_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal row_buffer_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_buffer_ce0 : STD_LOGIC;
    signal row_buffer_we0 : STD_LOGIC;
    signal row_buffer_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_buffer_ce1 : STD_LOGIC;
    signal row_buffer_q1 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln137_1_fu_798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln160_1_fu_884_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_1_fu_920_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal rep_fu_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal rep_5_fu_700_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal indvar_flatten_fu_88 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    signal add_ln107_fu_387_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal current_block_read_fu_92 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal current_block_read_2_fu_827_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_read_4_fu_928_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_predicate_pred291_state5 : BOOLEAN;
    signal ap_sig_allocacmp_current_block_read_3 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_y_fu_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal k_y_2_fu_835_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_fu_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ofm_x_1_fu_500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_fu_104 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal grp_fu_282_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_write_4_fu_739_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_current_block_write_3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_simd_fu_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal count_simd_1_fu_476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_fu_112 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_271_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_8_fu_692_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_read_block_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal cnt_fu_116 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cnt_1_fu_457_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_block_fu_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal counter_internal_block_5_fu_603_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_w_fu_124 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_fu_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal inp_4_fu_616_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_6_fu_684_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_inp_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_simd_fu_132 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_line_simd_2_fu_556_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_simd_1_fu_622_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln110_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln157_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln157_1_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal counter_internal_block_4_fu_592_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln173_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln94_fu_416_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln134_fu_757_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal block_read_K_fu_761_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_68_fu_775_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_67_fu_767_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln137_fu_783_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln137_fu_787_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln137_1_fu_793_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_940_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln137_1_fu_793_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln137_1_fu_793_p2 : signal is "no";
    signal k_y_1_fu_809_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln148_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_block_read_1_fu_821_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_70_fu_861_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_69_fu_853_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln160_fu_869_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln160_fu_873_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln160_1_fu_879_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_949_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln160_1_fu_879_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln160_1_fu_879_p2 : signal is "no";
    signal tmp_66_fu_897_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_889_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln117_fu_905_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln117_fu_909_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln117_1_fu_915_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_956_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln117_1_fu_915_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln117_1_fu_915_p2 : signal is "no";
    signal grp_fu_940_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_940_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_940_ce : STD_LOGIC;
    signal grp_fu_949_ce : STD_LOGIC;
    signal grp_fu_956_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_829 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        din3 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component top_mac_muladd_13s_13s_13ns_13_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    row_buffer_U : component top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 6144,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => row_buffer_address0,
        ce0 => row_buffer_ce0,
        we0 => row_buffer_we0,
        d0 => conv3_samepad_dout,
        address1 => row_buffer_address1,
        ce1 => row_buffer_ce1,
        q1 => row_buffer_q1);

    ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31 : component top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 13,
        din3_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_940_p0,
        din1 => grp_fu_940_p1,
        din2 => div30_cast,
        din3 => trunc_ln110_reg_1153_pp0_iter2_reg,
        ce => grp_fu_940_ce,
        dout => grp_fu_940_p4);

    mac_muladd_13s_13s_13ns_13_4_1_U32 : component top_mac_muladd_13s_13s_13ns_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln110_4_fu_440_p1,
        din1 => div30_cast,
        din2 => trunc_ln110_3_reg_1158_pp0_iter2_reg,
        ce => grp_fu_949_ce,
        dout => grp_fu_949_p3);

    mac_muladd_13s_13s_13ns_13_4_1_U33 : component top_mac_muladd_13s_13s_13ns_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln110_4_fu_440_p1,
        din1 => div30_cast,
        din2 => trunc_ln110_3_reg_1158_pp0_iter2_reg,
        ce => grp_fu_956_ce,
        dout => grp_fu_956_p3);

    flow_control_loop_pipe_sequential_init_U : component top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    cnt_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln142_fu_482_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln139_fu_463_p2 = ap_const_lv1_1) and (icmp_ln132_fu_449_p2 = ap_const_lv1_1) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0)) or ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln145_fu_506_p2 = ap_const_lv1_1) and (icmp_ln142_fu_482_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln139_fu_463_p2 = ap_const_lv1_1) and (icmp_ln132_fu_449_p2 = ap_const_lv1_1) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0)) or ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln145_fu_506_p2 = ap_const_lv1_0) and (icmp_ln142_fu_482_p2 = ap_const_lv1_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0) and (icmp_ln139_fu_463_p2 = ap_const_lv1_1) and (icmp_ln132_fu_449_p2 = ap_const_lv1_1) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                cnt_fu_116 <= ap_const_lv32_0;
            elsif (((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln139_fu_463_p2 = ap_const_lv1_0) and (icmp_ln132_fu_449_p2 = ap_const_lv1_1) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0))) then 
                cnt_fu_116 <= cnt_1_fu_457_p2;
            end if; 
        end if;
    end process;

    count_simd_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln142_fu_482_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln139_fu_463_p2 = ap_const_lv1_1) and (icmp_ln132_fu_449_p2 = ap_const_lv1_1) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                count_simd_fu_108 <= ap_const_lv32_0;
            elsif (((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln142_fu_482_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln139_fu_463_p2 = ap_const_lv1_1) and (icmp_ln132_fu_449_p2 = ap_const_lv1_1) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0))) then 
                count_simd_fu_108 <= count_simd_1_fu_476_p2;
            end if; 
        end if;
    end process;

    counter_internal_block_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    counter_internal_block_fu_120 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_829)) then 
                    counter_internal_block_fu_120 <= counter_internal_block_5_fu_603_p3;
                end if;
            end if; 
        end if;
    end process;

    current_block_read_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    current_block_read_fu_92 <= ap_const_lv2_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    current_block_read_fu_92 <= current_block_read_4_fu_928_p3;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred291_state5 = ap_const_boolean_1))) then 
                    current_block_read_fu_92 <= current_block_read_2_fu_827_p3;
                end if;
            end if; 
        end if;
    end process;

    current_block_write_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                current_block_write_fu_104 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                current_block_write_fu_104 <= current_block_write_4_fu_739_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln157_reg_1190_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln165_reg_1198_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln162_reg_1194_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln114_reg_1170_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln122_reg_1206_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln119_reg_1202_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln114_reg_1170_pp0_iter2_reg = ap_const_lv1_1)))) then 
                current_block_write_fu_104 <= grp_fu_282_p2;
            end if; 
        end if;
    end process;

    current_line_simd_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1))) then 
                current_line_simd_fu_132 <= current_line_simd_1_fu_622_p2;
            elsif ((((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1)) or ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln157_fu_547_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln162_fu_562_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                current_line_simd_fu_132 <= ap_const_lv32_0;
            elsif (((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln157_fu_547_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln162_fu_562_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0))) then 
                current_line_simd_fu_132 <= current_line_simd_2_fu_556_p2;
            end if; 
        end if;
    end process;

    current_line_w_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_1) and (grp_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1)) or ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln157_fu_547_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (grp_fu_266_p2 = ap_const_lv1_1) and (icmp_ln162_fu_562_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                current_line_w_fu_124 <= ap_const_lv32_0;
            elsif ((((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_1) and (grp_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1)) or ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln157_fu_547_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (grp_fu_266_p2 = ap_const_lv1_0) and (icmp_ln162_fu_562_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0)))) then 
                current_line_w_fu_124 <= grp_fu_260_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_88 <= ap_const_lv60_0;
                elsif (((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_88 <= add_ln107_fu_387_p2;
                end if;
            end if; 
        end if;
    end process;

    inp_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                inp_fu_128 <= ap_const_lv32_0;
            elsif (((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                inp_fu_128 <= inp_6_fu_684_p3;
            elsif ((((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1)) or ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_1) and (grp_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1)) or ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_1) and (grp_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1)))) then 
                inp_fu_128 <= inp_4_fu_616_p2;
            end if; 
        end if;
    end process;

    k_y_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    k_y_fu_96 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred291_state5 = ap_const_boolean_1))) then 
                    k_y_fu_96 <= k_y_2_fu_835_p3;
                end if;
            end if; 
        end if;
    end process;

    ofm_x_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln145_fu_506_p2 = ap_const_lv1_1) and (icmp_ln142_fu_482_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln139_fu_463_p2 = ap_const_lv1_1) and (icmp_ln132_fu_449_p2 = ap_const_lv1_1) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ofm_x_fu_100 <= ap_const_lv32_0;
            elsif (((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln145_fu_506_p2 = ap_const_lv1_0) and (icmp_ln142_fu_482_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln139_fu_463_p2 = ap_const_lv1_1) and (icmp_ln132_fu_449_p2 = ap_const_lv1_1) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0))) then 
                ofm_x_fu_100 <= ofm_x_1_fu_500_p2;
            end if; 
        end if;
    end process;

    read_block_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_block_fu_112 <= ap_const_lv32_0;
            elsif (((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_block_fu_112 <= read_block_8_fu_692_p3;
            elsif ((((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_1) and (grp_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1)) or ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln157_fu_547_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (grp_fu_266_p2 = ap_const_lv1_1) and (icmp_ln162_fu_562_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0)))) then 
                read_block_fu_112 <= grp_fu_271_p2;
            end if; 
        end if;
    end process;

    rep_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    rep_fu_84 <= ap_const_lv32_0;
                elsif (((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    rep_fu_84 <= rep_5_fu_700_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln157_reg_1190 <= and_ln157_fu_547_p2;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                    cycles_read_block_1_cast_reg_1132(27 downto 0) <= cycles_read_block_1_cast_fu_292_p1(27 downto 0);
                icmp_ln114_reg_1170 <= icmp_ln114_fu_444_p2;
                icmp_ln119_reg_1202 <= icmp_ln119_fu_628_p2;
                icmp_ln132_reg_1174 <= icmp_ln132_fu_449_p2;
                icmp_ln139_reg_1178 <= icmp_ln139_fu_463_p2;
                icmp_ln142_reg_1182 <= icmp_ln142_fu_482_p2;
                icmp_ln145_reg_1186 <= icmp_ln145_fu_506_p2;
                icmp_ln162_reg_1194 <= icmp_ln162_fu_562_p2;
                icmp_ln178_reg_1210 <= icmp_ln178_fu_679_p2;
                    p_cast_reg_1142(27 downto 0) <= p_cast_fu_300_p1(27 downto 0);
                trunc_ln110_3_reg_1158 <= trunc_ln110_3_fu_436_p1;
                trunc_ln110_reg_1153 <= trunc_ln110_fu_424_p1;
                    zext_ln89_cast_reg_1137(27 downto 0) <= zext_ln89_cast_fu_296_p1(27 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln157_reg_1190_pp0_iter2_reg <= and_ln157_reg_1190;
                and_ln157_reg_1190_pp0_iter3_reg <= and_ln157_reg_1190_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                    ap_predicate_pred291_state5 <= ((icmp_ln145_reg_1186_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln142_reg_1182_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln139_reg_1178_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln132_reg_1174_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln114_reg_1170_pp0_iter2_reg = ap_const_lv1_0));
                icmp_ln114_reg_1170_pp0_iter2_reg <= icmp_ln114_reg_1170;
                icmp_ln114_reg_1170_pp0_iter3_reg <= icmp_ln114_reg_1170_pp0_iter2_reg;
                icmp_ln114_reg_1170_pp0_iter4_reg <= icmp_ln114_reg_1170_pp0_iter3_reg;
                icmp_ln119_reg_1202_pp0_iter2_reg <= icmp_ln119_reg_1202;
                icmp_ln122_reg_1206_pp0_iter2_reg <= icmp_ln122_reg_1206;
                icmp_ln132_reg_1174_pp0_iter2_reg <= icmp_ln132_reg_1174;
                icmp_ln132_reg_1174_pp0_iter3_reg <= icmp_ln132_reg_1174_pp0_iter2_reg;
                icmp_ln132_reg_1174_pp0_iter4_reg <= icmp_ln132_reg_1174_pp0_iter3_reg;
                icmp_ln139_reg_1178_pp0_iter2_reg <= icmp_ln139_reg_1178;
                icmp_ln142_reg_1182_pp0_iter2_reg <= icmp_ln142_reg_1182;
                icmp_ln145_reg_1186_pp0_iter2_reg <= icmp_ln145_reg_1186;
                icmp_ln162_reg_1194_pp0_iter2_reg <= icmp_ln162_reg_1194;
                icmp_ln165_reg_1198_pp0_iter2_reg <= icmp_ln165_reg_1198;
                icmp_ln178_reg_1210_pp0_iter2_reg <= icmp_ln178_reg_1210;
                icmp_ln178_reg_1210_pp0_iter3_reg <= icmp_ln178_reg_1210_pp0_iter2_reg;
                trunc_ln110_3_reg_1158_pp0_iter2_reg <= trunc_ln110_3_reg_1158;
                trunc_ln110_reg_1153_pp0_iter2_reg <= trunc_ln110_reg_1153;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln122_reg_1206 <= grp_fu_266_p2;
                icmp_ln165_reg_1198 <= grp_fu_266_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln157_reg_1190_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln114_reg_1170_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln114_reg_1170_pp0_iter2_reg = ap_const_lv1_1)))) then
                reg_288 <= current_block_write_fu_104;
            end if;
        end if;
    end process;
    cycles_read_block_1_cast_reg_1132(31 downto 28) <= "0000";
    zext_ln89_cast_reg_1137(31 downto 28) <= "0000";
    p_cast_reg_1142(31 downto 28) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln107_fu_387_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_88) + unsigned(ap_const_lv60_1));
    add_ln117_1_fu_915_p1 <= grp_fu_956_p3;
    add_ln117_1_fu_915_p2 <= std_logic_vector(unsigned(sub_ln117_fu_909_p2) + unsigned(add_ln117_1_fu_915_p1));
    add_ln137_1_fu_793_p1 <= grp_fu_940_p4;
    add_ln137_1_fu_793_p2 <= std_logic_vector(unsigned(sub_ln137_fu_787_p2) + unsigned(add_ln137_1_fu_793_p1));
    add_ln160_1_fu_879_p1 <= grp_fu_949_p3;
    add_ln160_1_fu_879_p2 <= std_logic_vector(unsigned(sub_ln160_fu_873_p2) + unsigned(add_ln160_1_fu_879_p1));
    and_ln157_fu_547_p2 <= (icmp_ln157_fu_537_p2 and icmp_ln157_1_fu_542_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_state5_pp0_stage0_iter4, ap_block_state6_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_state5_pp0_stage0_iter4, ap_block_state6_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_state5_pp0_stage0_iter4, ap_block_state6_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(conv3_samepad_empty_n, icmp_ln114_reg_1170_pp0_iter3_reg, ap_predicate_op206_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter4 <= (((icmp_ln114_reg_1170_pp0_iter3_reg = ap_const_lv1_1) and (conv3_samepad_empty_n = ap_const_logic_0)) or ((ap_predicate_op206_read_state5 = ap_const_boolean_1) and (conv3_samepad_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state6_pp0_stage0_iter5_assign_proc : process(conv3_sild_full_n, ap_predicate_op231_write_state6)
    begin
                ap_block_state6_pp0_stage0_iter5 <= ((ap_predicate_op231_write_state6 = ap_const_boolean_1) and (conv3_sild_full_n = ap_const_logic_0));
    end process;


    ap_condition_829_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln107_fu_382_p2, icmp_ln114_fu_444_p2)
    begin
                ap_condition_829 <= ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln107_fu_382_p2)
    begin
        if (((icmp_ln107_fu_382_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_predicate_op206_read_state5_assign_proc : process(icmp_ln114_reg_1170_pp0_iter3_reg, and_ln157_reg_1190_pp0_iter3_reg)
    begin
                ap_predicate_op206_read_state5 <= ((ap_const_lv1_1 = and_ln157_reg_1190_pp0_iter3_reg) and (icmp_ln114_reg_1170_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op231_write_state6_assign_proc : process(icmp_ln114_reg_1170_pp0_iter4_reg, icmp_ln132_reg_1174_pp0_iter4_reg)
    begin
                ap_predicate_op231_write_state6 <= ((icmp_ln132_reg_1174_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln114_reg_1170_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_current_block_read_3_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, current_block_read_fu_92, current_block_read_2_fu_827_p3, ap_predicate_pred291_state5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred291_state5 = ap_const_boolean_1))) then 
            ap_sig_allocacmp_current_block_read_3 <= current_block_read_2_fu_827_p3;
        else 
            ap_sig_allocacmp_current_block_read_3 <= current_block_read_fu_92;
        end if; 
    end process;


    ap_sig_allocacmp_current_block_write_3_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln114_reg_1170_pp0_iter2_reg, and_ln157_reg_1190_pp0_iter2_reg, icmp_ln162_reg_1194_pp0_iter2_reg, icmp_ln165_reg_1198_pp0_iter2_reg, icmp_ln119_reg_1202_pp0_iter2_reg, icmp_ln122_reg_1206_pp0_iter2_reg, current_block_write_fu_104, grp_fu_282_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln157_reg_1190_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln165_reg_1198_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln162_reg_1194_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln114_reg_1170_pp0_iter2_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln122_reg_1206_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln119_reg_1202_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln114_reg_1170_pp0_iter2_reg = ap_const_lv1_1)))) then 
            ap_sig_allocacmp_current_block_write_3 <= grp_fu_282_p2;
        else 
            ap_sig_allocacmp_current_block_write_3 <= current_block_write_fu_104;
        end if; 
    end process;


    ap_sig_allocacmp_inp_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln107_fu_382_p2, ap_block_pp0_stage0, icmp_ln114_fu_444_p2, grp_fu_266_p2, icmp_ln119_fu_628_p2, inp_fu_128, inp_4_fu_616_p2)
    begin
        if ((((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1)) or ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_1) and (grp_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1)) or ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_1) and (grp_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1)))) then 
            ap_sig_allocacmp_inp_5 <= inp_4_fu_616_p2;
        else 
            ap_sig_allocacmp_inp_5 <= inp_fu_128;
        end if; 
    end process;


    ap_sig_allocacmp_read_block_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln107_fu_382_p2, ap_block_pp0_stage0, icmp_ln114_fu_444_p2, and_ln157_fu_547_p2, icmp_ln162_fu_562_p2, grp_fu_266_p2, icmp_ln119_fu_628_p2, read_block_fu_112, grp_fu_271_p2)
    begin
        if ((((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln119_fu_628_p2 = ap_const_lv1_1) and (grp_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_1)) or ((icmp_ln107_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln157_fu_547_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (grp_fu_266_p2 = ap_const_lv1_1) and (icmp_ln162_fu_562_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln114_fu_444_p2 = ap_const_lv1_0)))) then 
            ap_sig_allocacmp_read_block_7 <= grp_fu_271_p2;
        else 
            ap_sig_allocacmp_read_block_7 <= read_block_fu_112;
        end if; 
    end process;

    block_read_K_fu_761_p2 <= std_logic_vector(unsigned(current_block_read_fu_92) + unsigned(trunc_ln134_fu_757_p1));
    cnt_1_fu_457_p2 <= std_logic_vector(unsigned(cnt_fu_116) + unsigned(ap_const_lv32_1));

    conv3_samepad_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, conv3_samepad_empty_n, icmp_ln114_reg_1170_pp0_iter3_reg, ap_predicate_op206_read_state5, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln114_reg_1170_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op206_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            conv3_samepad_blk_n <= conv3_samepad_empty_n;
        else 
            conv3_samepad_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    conv3_samepad_read_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln114_reg_1170_pp0_iter3_reg, ap_predicate_op206_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_reg_1170_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op206_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            conv3_samepad_read <= ap_const_logic_1;
        else 
            conv3_samepad_read <= ap_const_logic_0;
        end if; 
    end process;


    conv3_sild_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, conv3_sild_full_n, ap_predicate_op231_write_state6, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op231_write_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            conv3_sild_blk_n <= conv3_sild_full_n;
        else 
            conv3_sild_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv3_sild_din <= row_buffer_q1;

    conv3_sild_write_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op231_write_state6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op231_write_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            conv3_sild_write <= ap_const_logic_1;
        else 
            conv3_sild_write <= ap_const_logic_0;
        end if; 
    end process;

    count_simd_1_fu_476_p2 <= std_logic_vector(unsigned(count_simd_fu_108) + unsigned(ap_const_lv32_1));
    counter_internal_block_4_fu_592_p2 <= std_logic_vector(unsigned(counter_internal_block_fu_120) + unsigned(ap_const_lv32_1));
    counter_internal_block_5_fu_603_p3 <= 
        ap_const_lv32_0 when (icmp_ln173_fu_598_p2(0) = '1') else 
        counter_internal_block_4_fu_592_p2;
    current_block_read_1_fu_821_p2 <= std_logic_vector(unsigned(current_block_read_fu_92) + unsigned(ap_const_lv2_1));
    current_block_read_2_fu_827_p3 <= 
        current_block_read_1_fu_821_p2 when (icmp_ln148_fu_815_p2(0) = '1') else 
        current_block_read_fu_92;
    current_block_read_4_fu_928_p3 <= 
        ap_const_lv2_0 when (icmp_ln178_reg_1210_pp0_iter3_reg(0) = '1') else 
        ap_sig_allocacmp_current_block_read_3;
    current_block_write_4_fu_739_p3 <= 
        ap_const_lv2_0 when (icmp_ln178_reg_1210_pp0_iter2_reg(0) = '1') else 
        ap_sig_allocacmp_current_block_write_3;
    current_line_simd_1_fu_622_p2 <= std_logic_vector(unsigned(current_line_simd_fu_132) + unsigned(ap_const_lv32_1));
    current_line_simd_2_fu_556_p2 <= std_logic_vector(unsigned(current_line_simd_fu_132) + unsigned(ap_const_lv32_1));
    cycles_read_block_1_cast_fu_292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cycles_read_block_1),32));
    grp_fu_260_p2 <= std_logic_vector(unsigned(current_line_w_fu_124) + unsigned(ap_const_lv32_1));
    grp_fu_266_p2 <= "1" when (grp_fu_260_p2 = add_ln87) else "0";
    grp_fu_271_p2 <= std_logic_vector(unsigned(read_block_fu_112) + unsigned(ap_const_lv32_1));
    grp_fu_282_p2 <= std_logic_vector(unsigned(current_block_write_fu_104) + unsigned(ap_const_lv2_1));

    grp_fu_940_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_940_ce <= ap_const_logic_1;
        else 
            grp_fu_940_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_940_p0 <= ofm_x_fu_100(13 - 1 downto 0);
    grp_fu_940_p1 <= cnt_fu_116(13 - 1 downto 0);

    grp_fu_949_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_949_ce <= ap_const_logic_1;
        else 
            grp_fu_949_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_956_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_956_ce <= ap_const_logic_1;
        else 
            grp_fu_956_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln107_fu_382_p2 <= "1" when (indvar_flatten_fu_88 = mul_ln84) else "0";
    icmp_ln110_fu_411_p2 <= "1" when (unsigned(rep_fu_84) < unsigned(baseIter)) else "0";
    icmp_ln114_fu_444_p2 <= "1" when (unsigned(inp_fu_128) < unsigned(zext_ln89_cast_reg_1137)) else "0";
    icmp_ln119_fu_628_p2 <= "1" when (current_line_simd_1_fu_622_p2 = p_cast_reg_1142) else "0";
    icmp_ln132_fu_449_p2 <= "1" when (unsigned(counter_internal_block_fu_120) < unsigned(cycles_write_block)) else "0";
    icmp_ln139_fu_463_p2 <= "1" when (cnt_1_fu_457_p2 = C) else "0";
    icmp_ln142_fu_482_p2 <= "1" when (count_simd_1_fu_476_p2 = p_cast_reg_1142) else "0";
    icmp_ln145_fu_506_p2 <= "1" when (ofm_x_1_fu_500_p2 = ap_const_lv32_3) else "0";
    icmp_ln148_fu_815_p2 <= "1" when (k_y_1_fu_809_p2 = ap_const_lv32_3) else "0";
    icmp_ln157_1_fu_542_p2 <= "1" when (unsigned(read_block_fu_112) < unsigned(add80)) else "0";
    icmp_ln157_fu_537_p2 <= "1" when (unsigned(counter_internal_block_fu_120) < unsigned(cycles_read_block_1_cast_reg_1132)) else "0";
    icmp_ln162_fu_562_p2 <= "1" when (current_line_simd_2_fu_556_p2 = p_cast_reg_1142) else "0";
    icmp_ln173_fu_598_p2 <= "1" when (counter_internal_block_4_fu_592_p2 = max_cycles) else "0";
    icmp_ln178_fu_679_p2 <= "1" when (select_ln94_fu_416_p3 = sub) else "0";
    inp_4_fu_616_p2 <= std_logic_vector(unsigned(inp_fu_128) + unsigned(ap_const_lv32_1));
    inp_6_fu_684_p3 <= 
        ap_const_lv32_0 when (icmp_ln178_fu_679_p2(0) = '1') else 
        ap_sig_allocacmp_inp_5;
    k_y_1_fu_809_p2 <= std_logic_vector(unsigned(k_y_fu_96) + unsigned(ap_const_lv32_1));
    k_y_2_fu_835_p3 <= 
        ap_const_lv32_0 when (icmp_ln148_fu_815_p2(0) = '1') else 
        k_y_1_fu_809_p2;
    ofm_x_1_fu_500_p2 <= std_logic_vector(unsigned(ofm_x_fu_100) + unsigned(ap_const_lv32_1));
    p_cast_fu_300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty),32));
    read_block_8_fu_692_p3 <= 
        ap_const_lv32_0 when (icmp_ln178_fu_679_p2(0) = '1') else 
        ap_sig_allocacmp_read_block_7;
    rep_5_fu_700_p2 <= std_logic_vector(unsigned(select_ln94_fu_416_p3) + unsigned(ap_const_lv32_1));

    row_buffer_address0_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln114_reg_1170_pp0_iter3_reg, and_ln157_reg_1190_pp0_iter3_reg, ap_block_pp0_stage0, zext_ln160_1_fu_884_p1, zext_ln117_1_fu_920_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            if ((icmp_ln114_reg_1170_pp0_iter3_reg = ap_const_lv1_1)) then 
                row_buffer_address0 <= zext_ln117_1_fu_920_p1(13 - 1 downto 0);
            elsif (((ap_const_lv1_1 = and_ln157_reg_1190_pp0_iter3_reg) and (icmp_ln114_reg_1170_pp0_iter3_reg = ap_const_lv1_0))) then 
                row_buffer_address0 <= zext_ln160_1_fu_884_p1(13 - 1 downto 0);
            else 
                row_buffer_address0 <= "XXXXXXXXXXXXX";
            end if;
        else 
            row_buffer_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    row_buffer_address1 <= zext_ln137_1_fu_798_p1(13 - 1 downto 0);

    row_buffer_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln114_reg_1170_pp0_iter3_reg, and_ln157_reg_1190_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_reg_1170_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln157_reg_1190_pp0_iter3_reg) and (icmp_ln114_reg_1170_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            row_buffer_ce0 <= ap_const_logic_1;
        else 
            row_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buffer_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            row_buffer_ce1 <= ap_const_logic_1;
        else 
            row_buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    row_buffer_we0_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln114_reg_1170_pp0_iter3_reg, and_ln157_reg_1190_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_reg_1170_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln157_reg_1190_pp0_iter3_reg) and (icmp_ln114_reg_1170_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            row_buffer_we0 <= ap_const_logic_1;
        else 
            row_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln94_fu_416_p3 <= 
        rep_fu_84 when (icmp_ln110_fu_411_p2(0) = '1') else 
        ap_const_lv32_0;
    sub_ln117_fu_909_p2 <= std_logic_vector(unsigned(tmp_s_fu_889_p3) - unsigned(zext_ln117_fu_905_p1));
    sub_ln137_fu_787_p2 <= std_logic_vector(unsigned(tmp_67_fu_767_p3) - unsigned(zext_ln137_fu_783_p1));
    sub_ln160_fu_873_p2 <= std_logic_vector(unsigned(tmp_69_fu_853_p3) - unsigned(zext_ln160_fu_869_p1));
    tmp_66_fu_897_p3 <= (reg_288 & ap_const_lv9_0);
    tmp_67_fu_767_p3 <= (block_read_K_fu_761_p2 & ap_const_lv11_0);
    tmp_68_fu_775_p3 <= (block_read_K_fu_761_p2 & ap_const_lv9_0);
    tmp_69_fu_853_p3 <= (reg_288 & ap_const_lv11_0);
    tmp_70_fu_861_p3 <= (reg_288 & ap_const_lv9_0);
    tmp_s_fu_889_p3 <= (reg_288 & ap_const_lv11_0);
    trunc_ln110_3_fu_436_p1 <= current_line_simd_fu_132(13 - 1 downto 0);
    trunc_ln110_4_fu_440_p1 <= current_line_w_fu_124(13 - 1 downto 0);
    trunc_ln110_fu_424_p1 <= count_simd_fu_108(13 - 1 downto 0);
    trunc_ln134_fu_757_p1 <= k_y_fu_96(2 - 1 downto 0);
    zext_ln117_1_fu_920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_1_fu_915_p2),64));
    zext_ln117_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_fu_897_p3),13));
    zext_ln137_1_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln137_1_fu_793_p2),64));
    zext_ln137_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_fu_775_p3),13));
    zext_ln160_1_fu_884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln160_1_fu_879_p2),64));
    zext_ln160_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_70_fu_861_p3),13));
    zext_ln89_cast_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln89),32));
end behav;
