
*** Running vivado
    with args -log Nexys4fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nexys4fpga.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nexys4fpga.tcl -notrace
Command: synth_design -top Nexys4fpga -part xc7a100tcsg324-1 -fanout_limit 20 -directive FewerCarryChains -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 406.031 ; gain = 98.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Nexys4fpga' [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/nexys4fpga.sv:34]
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter N_INPUTS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:24]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 0 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:125]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/debounce.v:24]
INFO: [Synth 8-6157] synthesizing module 'sevensegment' [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/sevensegment.v:35]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 0 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter digit1 bound to: 8'b11111110 
	Parameter digit2 bound to: 8'b11111101 
	Parameter digit3 bound to: 8'b11111011 
	Parameter digit4 bound to: 8'b11110111 
	Parameter digit5 bound to: 8'b11101111 
	Parameter digit6 bound to: 8'b11011111 
	Parameter digit7 bound to: 8'b10111111 
	Parameter digit8 bound to: 8'b01111111 
INFO: [Synth 8-6157] synthesizing module 'Digit' [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/sevensegment.v:196]
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1111001 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0010000 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b0000011 
	Parameter C bound to: 7'b1000110 
	Parameter D bound to: 7'b0100001 
	Parameter E bound to: 7'b0000110 
	Parameter F bound to: 7'b0001110 
	Parameter seg_a bound to: 7'b1111110 
	Parameter seg_b bound to: 7'b1111101 
	Parameter seg_c bound to: 7'b1111011 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1101111 
	Parameter seg_f bound to: 7'b1011111 
	Parameter seg_g bound to: 7'b0111111 
	Parameter upH bound to: 7'b0001001 
	Parameter upL bound to: 7'b1000111 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1001111 
	Parameter lor bound to: 7'b0101111 
	Parameter blank bound to: 7'b1111111 
INFO: [Synth 8-6155] done synthesizing module 'Digit' (2#1) [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/sevensegment.v:196]
INFO: [Synth 8-6155] done synthesizing module 'sevensegment' (3#1) [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/sevensegment.v:35]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/control_unit.v:20]
	Parameter N_INPUTS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (4#1) [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/control_unit.v:20]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_outmux' [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/sevenseg_outmux.sv:27]
	Parameter N_INPUTS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'binary_to_bcd' [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/binary_to_bcd.v:53]
	Parameter BITS_IN_PP bound to: 32 - type: integer 
	Parameter BCD_DIGITS_OUT_PP bound to: 8 - type: integer 
	Parameter BIT_COUNT_WIDTH_PP bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_bcd' (5#1) [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/binary_to_bcd.v:53]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_outmux' (6#1) [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/sevenseg_outmux.sv:27]
INFO: [Synth 8-6157] synthesizing module 'mean_v2' [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/mean_v2.sv:6]
	Parameter N_INPUTS bound to: 8 - type: integer 
	Parameter HALF_INPUTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mean_v2' (7#1) [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/mean_v2.sv:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.runs/synth_4_fanout_20/.Xil/Vivado-26616-Pine-Ripper/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (8#1) [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.runs/synth_4_fanout_20/.Xil/Vivado-26616-Pine-Ripper/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'generated_clock' of module 'clk_wiz_0' requires 7 connections, but only 3 given [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/nexys4fpga.sv:186]
INFO: [Synth 8-6155] done synthesizing module 'Nexys4fpga' (9#1) [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/imports/hdl/nexys4fpga.sv:34]
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[7] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[6] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[2] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[1] driven by constant 0
WARNING: [Synth 8-3331] design mean_v2 has unconnected port reset
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[31]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[30]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[29]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[28]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[27]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[26]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[25]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[24]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[23]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[22]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[21]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[20]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[19]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[18]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[17]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 460.918 ; gain = 153.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 460.918 ; gain = 153.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 460.918 ; gain = 153.074
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'generated_clock'
Finished Parsing XDC File [d:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'generated_clock'
Parsing XDC File [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/constrs_1/imports/constraints/n4DDRfpga.xdc]
Finished Parsing XDC File [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/constrs_1/imports/constraints/n4DDRfpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/constrs_1/imports/constraints/n4DDRfpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 821.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 821.320 ; gain = 513.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 821.320 ; gain = 513.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/Projects/Code/ECE540_Proj_03/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for generated_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 821.320 ; gain = 513.477
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'sevensegment'
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inputs_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  digit1 |                              000 |                         11111110
                  digit2 |                              001 |                         11111101
                  digit3 |                              010 |                         11111011
                  digit4 |                              011 |                         11110111
                  digit5 |                              100 |                         11101111
                  digit6 |                              101 |                         11011111
                  digit7 |                              110 |                         10111111
                  digit8 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'sevensegment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 821.320 ; gain = 513.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 8     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 18    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 22    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Nexys4fpga 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 22    
Module Digit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sevensegment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module binary_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module sevenseg_outmux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mean_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 4     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[7] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[6] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[2] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[1] driven by constant 0
WARNING: [Synth 8-3331] design mean_v2 has unconnected port reset
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[31]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[30]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[29]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[28]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[27]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[26]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[25]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[24]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[23]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[22]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[21]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[20]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[19]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[18]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[17]
WARNING: [Synth 8-3331] design sevenseg_outmux has unconnected port position[16]
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_43' (FDS) to 'position_tmp_reg__0i_42'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[30]' (FDR) to 'position_tmp_retimed_reg[31]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_42' (FDS) to 'position_tmp_reg__0i_44'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[31]' (FDR) to 'position_tmp_retimed_reg[29]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_44' (FDS) to 'position_tmp_reg__0i_45'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[29]' (FDR) to 'position_tmp_retimed_reg[28]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_45' (FDS) to 'position_tmp_reg__0i_46'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[28]' (FDR) to 'position_tmp_retimed_reg[27]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_46' (FDS) to 'position_tmp_reg__0i_47'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[27]' (FDR) to 'position_tmp_retimed_reg[26]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_47' (FDS) to 'position_tmp_reg__0i_48'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[26]' (FDR) to 'position_tmp_retimed_reg[25]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_48' (FDS) to 'position_tmp_reg__0i_49'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[25]' (FDR) to 'position_tmp_retimed_reg[24]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_49' (FDS) to 'position_tmp_reg__0i_50'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[24]' (FDR) to 'position_tmp_retimed_reg[23]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_50' (FDS) to 'position_tmp_reg__0i_51'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[23]' (FDR) to 'position_tmp_retimed_reg[22]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_51' (FDS) to 'position_tmp_reg__0i_52'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[22]' (FDR) to 'position_tmp_retimed_reg[21]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_52' (FDS) to 'position_tmp_reg__0i_53'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[21]' (FDR) to 'position_tmp_retimed_reg[20]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_53' (FDS) to 'position_tmp_reg__0i_54'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[20]' (FDR) to 'position_tmp_retimed_reg[19]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_54' (FDS) to 'position_tmp_reg__0i_55'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[19]' (FDR) to 'position_tmp_retimed_reg[18]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_55' (FDS) to 'position_tmp_reg__0i_56'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[18]' (FDR) to 'position_tmp_retimed_reg[17]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_56' (FDS) to 'position_tmp_reg__0i_57'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[17]' (FDR) to 'position_tmp_retimed_reg[16]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_57' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[16]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'result_reg[26]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[19]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[25]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[17]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[18]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[24]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[23]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[20]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[21]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[22]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[16]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[27]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[28]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[29]' (FDRE) to 'result_reg[31]'
INFO: [Synth 8-3886] merging instance 'result_reg[31]' (FDRE) to 'result_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\result_reg[30] )
INFO: [Synth 8-3886] merging instance 'OUTMUX/decpts_reg[7]' (FDS) to 'OUTMUX/decpts_reg[0]'
INFO: [Synth 8-3886] merging instance 'OUTMUX/decpts_reg[6]' (FDS) to 'OUTMUX/decpts_reg[0]'
INFO: [Synth 8-3886] merging instance 'OUTMUX/decpts_reg[5]' (FDS) to 'OUTMUX/decpts_reg[0]'
INFO: [Synth 8-3886] merging instance 'OUTMUX/decpts_reg[4]' (FDS) to 'OUTMUX/decpts_reg[0]'
INFO: [Synth 8-3886] merging instance 'OUTMUX/decpts_reg[3]' (FDS) to 'OUTMUX/decpts_reg[0]'
INFO: [Synth 8-3886] merging instance 'OUTMUX/decpts_reg[2]' (FDS) to 'OUTMUX/decpts_reg[0]'
INFO: [Synth 8-3886] merging instance 'OUTMUX/decpts_reg[1]' (FDS) to 'OUTMUX/decpts_reg[0]'
INFO: [Synth 8-3886] merging instance 'OUTMUX/dig7_reg[4]' (FD) to 'OUTMUX/dig0_reg[4]'
INFO: [Synth 8-3886] merging instance 'OUTMUX/dig6_reg[4]' (FDR) to 'OUTMUX/dig5_reg[4]'
INFO: [Synth 8-3886] merging instance 'OUTMUX/dig5_reg[4]' (FDR) to 'OUTMUX/dig4_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OUTMUX/dig4_reg[4] )
INFO: [Synth 8-3886] merging instance 'OUTMUX/dig3_reg[4]' (FDR) to 'OUTMUX/dig2_reg[4]'
INFO: [Synth 8-3886] merging instance 'OUTMUX/dig2_reg[4]' (FDR) to 'OUTMUX/dig1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OUTMUX/dig1_reg[4] )
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_73' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[0]' (FDS) to 'position_tmp_retimed_reg[2]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_72' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[1]' (FDS) to 'position_tmp_retimed_reg[2]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_71' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_70' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[3]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_69' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[4]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_68' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[5]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_67' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[6]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_66' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[7]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_65' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[8]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_64' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[9]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_63' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[10]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_62' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[11]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_61' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[12]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_60' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[13]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3886] merging instance 'position_tmp_reg__0i_59' (FDS) to 'position_tmp_reg__0i_58'
INFO: [Synth 8-3886] merging instance 'position_tmp_retimed_reg[14]' (FDR) to 'position_tmp_retimed_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\position_tmp_retimed_reg[15] )
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[7]' (FD) to 'SSB/Digit6/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[7]' (FD) to 'SSB/Digit5/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit5/seg_reg[7]' (FD) to 'SSB/Digit4/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit4/seg_reg[7]' (FD) to 'SSB/Digit3/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit3/seg_reg[7]' (FD) to 'SSB/Digit2/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit2/seg_reg[7]' (FD) to 'SSB/Digit1/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit1/seg_reg[7]' (FD) to 'SSB/Digit0/seg_reg[7]'
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[31]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[30]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[29]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[28]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[27]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[26]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[25]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[24]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[23]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[22]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[21]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[20]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[19]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[18]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[17]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/result_dly_reg[16]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/dig4_reg[4]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (OUTMUX/dig1_reg[4]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (u_mean/sums_reg[0][2]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (u_mean/sums_reg[0][1]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (u_mean/sums_reg[0][0]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (position_tmp_retimed_reg[15]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (result_reg[30]) is unused and will be removed from module Nexys4fpga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 821.320 ; gain = 513.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'generated_clock/clk_100' to pin 'generated_clock/bbstub_clk_100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'generated_clock/clk_110' to pin 'generated_clock/bbstub_clk_110/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'generated_clock/clk_157' to pin 'generated_clock/bbstub_clk_157/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'generated_clock/clk_183' to pin 'generated_clock/bbstub_clk_183/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'generated_clock/clk_220' to pin 'generated_clock/bbstub_clk_220/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 821.320 ; gain = 513.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 832.313 ; gain = 524.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `Nexys4fpga`
	Effective logic levels on critical path before retiming is: 5
	Total number of crtical paths = 95

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from SSB/clk_cnt_reg[4] to SSB/clk_cnt_reg[30] is: 5
		Effective logic levels from SSB/clk_cnt_reg[30] to SSB/clk_cnt_reg[4] is: 3
		Effective logic levels found across for latency (=2) is: 8
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 5
	Total number of crtical paths = 95
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `Nexys4fpga' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 837.125 ; gain = 529.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `Nexys4fpga`
	Numbers of forward move = 0, and backward move = 5

	Retimed registers names:
		SSB/clk_cnt_reg[26]_bret
		SSB/clk_cnt_reg[26]_bret__0
		SSB/clk_cnt_reg[26]_bret__1
		SSB/clk_cnt_reg[26]_bret__2
		SSB/clk_cnt_reg[26]_bret__3
		SSB/clk_cnt_reg[28]_bret
		SSB/clk_cnt_reg[28]_bret__0
		SSB/clk_cnt_reg[28]_bret__1
		SSB/clk_cnt_reg[28]_bret__2
		SSB/clk_cnt_reg[28]_bret__3
		SSB/clk_cnt_reg[29]_bret
		SSB/clk_cnt_reg[29]_bret__0
		SSB/clk_cnt_reg[29]_bret__1
		SSB/clk_cnt_reg[29]_bret__2
		SSB/clk_cnt_reg[29]_bret__3
		SSB/clk_cnt_reg[30]_bret
		SSB/clk_cnt_reg[30]_bret__0
		SSB/clk_cnt_reg[30]_bret__1
		SSB/clk_cnt_reg[30]_bret__2
		SSB/clk_cnt_reg[30]_bret__3
		SSB/clk_cnt_reg[31]_bret
		SSB/clk_cnt_reg[31]_bret__0
		SSB/clk_cnt_reg[31]_bret__1
		SSB/clk_cnt_reg[31]_bret__2
		SSB/clk_cnt_reg[31]_bret__3
 

INFO: [Synth 8-5816] Retiming module `Nexys4fpga' done


WARNING: [Synth 8-3332] Sequential element (SSB/clk_cnt_reg[31]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (SSB/clk_cnt_reg[30]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (SSB/clk_cnt_reg[29]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (SSB/clk_cnt_reg[28]) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (SSB/clk_cnt_reg[26]) is unused and will be removed from module Nexys4fpga.
INFO: [Synth 8-5777] Ignored max_fanout on net \SSB/an__0 [1] because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net \SSB/an__0 [0] because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 837.125 ; gain = 529.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 837.125 ; gain = 529.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 837.125 ; gain = 529.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 837.125 ; gain = 529.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 837.125 ; gain = 529.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 837.125 ; gain = 529.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    73|
|3     |LUT1      |    22|
|4     |LUT2      |   142|
|5     |LUT3      |    15|
|6     |LUT4      |   112|
|7     |LUT5      |   106|
|8     |LUT6      |   132|
|9     |MUXF7     |    22|
|10    |FDRE      |   869|
|11    |FDSE      |    33|
|12    |IBUF      |    22|
|13    |OBUF      |    40|
+------+----------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |  1593|
|2     |  CTL      |control_unit    |    24|
|3     |  DB       |debounce        |   193|
|4     |  OUTMUX   |sevenseg_outmux |   527|
|5     |    BINBCD |binary_to_bcd   |   226|
|6     |  SSB      |sevensegment    |   264|
|7     |    Digit0 |Digit           |    15|
|8     |    Digit1 |Digit_0         |    14|
|9     |    Digit2 |Digit_1         |    14|
|10    |    Digit3 |Digit_2         |    28|
|11    |    Digit4 |Digit_3         |    14|
|12    |    Digit5 |Digit_4         |    14|
|13    |    Digit6 |Digit_5         |    14|
|14    |    Digit7 |Digit_6         |    21|
|15    |  u_mean   |mean_v2         |   287|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 837.125 ; gain = 529.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 837.125 ; gain = 168.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 837.125 ; gain = 529.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 837.125 ; gain = 540.754
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Code/ECE540_Proj_03/project_3/project_3.runs/synth_4_fanout_20/Nexys4fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nexys4fpga_utilization_synth.rpt -pb Nexys4fpga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 837.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 29 22:43:15 2020...
