Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue May 12 08:57:03 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             196 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             174 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------+----------------------------+------------------+----------------+
|             Clock Signal             |   Enable Signal   |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------------------+-------------------+----------------------------+------------------+----------------+
|  clock_eng_1280_720A/O_buff_clkpixel |                   | Inst_vga_gen/eqOp          |                3 |             24 |
|  clock_eng_1280_720A/O_buff_clkpixel | Inst_vga_gen/eqOp | Inst_vga_gen/n[vCounter]   |                3 |             24 |
|  clock_eng_1280_720A/O_buff_clkpixel |                   | clock_eng_1280_720B/SR[0]  |                4 |             48 |
|  clock_eng_1280_720A/O_buff_clkpixel |                   | Inst_vga_gen/BLUE_O_reg[0] |               11 |             48 |
|  clock_eng_1280_720A/O_buff_clkpixel |                   | Inst_vga_gen/p_1_in[0]     |               18 |             54 |
|  clock_eng_1280_720A/O_buff_clkpixel |                   |                            |               29 |            246 |
+--------------------------------------+-------------------+----------------------------+------------------+----------------+


