// Seed: 2487288631
module module_0 (
    output tri id_0
);
  uwire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  wor  id_11;
  wire id_12;
  assign id_8 = id_11 & id_2;
  id_13(
      .id_0(1'b0), .id_1(1)
  );
endmodule
module module_1 (
    output tri1  id_0,
    output tri0  id_1,
    output wire  id_2,
    output uwire id_3,
    output tri0  id_4,
    output tri1  id_5
);
  assign id_5 = 1'b0;
  wire id_7;
  module_0(
      id_3
  );
  wire id_8;
endmodule
