// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Attention_layer_HH_
#define _Attention_layer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gemm_systolic_array_5.h"
#include "Bert_layer_fmul_3cud.h"
#include "Bert_layer_mux_16jbC.h"

namespace ap_rtl {

struct Attention_layer : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > v17_0_address0;
    sc_out< sc_logic > v17_0_ce0;
    sc_in< sc_lv<32> > v17_0_q0;
    sc_out< sc_lv<8> > v17_1_address0;
    sc_out< sc_logic > v17_1_ce0;
    sc_in< sc_lv<32> > v17_1_q0;
    sc_out< sc_lv<8> > v17_2_address0;
    sc_out< sc_logic > v17_2_ce0;
    sc_in< sc_lv<32> > v17_2_q0;
    sc_out< sc_lv<8> > v17_3_address0;
    sc_out< sc_logic > v17_3_ce0;
    sc_in< sc_lv<32> > v17_3_q0;
    sc_out< sc_lv<8> > v18_0_address0;
    sc_out< sc_logic > v18_0_ce0;
    sc_in< sc_lv<32> > v18_0_q0;
    sc_out< sc_lv<8> > v18_1_address0;
    sc_out< sc_logic > v18_1_ce0;
    sc_in< sc_lv<32> > v18_1_q0;
    sc_out< sc_lv<8> > v18_2_address0;
    sc_out< sc_logic > v18_2_ce0;
    sc_in< sc_lv<32> > v18_2_q0;
    sc_out< sc_lv<8> > v18_3_address0;
    sc_out< sc_logic > v18_3_ce0;
    sc_in< sc_lv<32> > v18_3_q0;
    sc_out< sc_lv<4> > v19_0_0_address0;
    sc_out< sc_logic > v19_0_0_ce0;
    sc_out< sc_logic > v19_0_0_we0;
    sc_out< sc_lv<32> > v19_0_0_d0;
    sc_in< sc_lv<32> > v19_0_0_q0;
    sc_out< sc_lv<4> > v19_0_1_address0;
    sc_out< sc_logic > v19_0_1_ce0;
    sc_out< sc_logic > v19_0_1_we0;
    sc_out< sc_lv<32> > v19_0_1_d0;
    sc_in< sc_lv<32> > v19_0_1_q0;
    sc_out< sc_lv<4> > v19_0_2_address0;
    sc_out< sc_logic > v19_0_2_ce0;
    sc_out< sc_logic > v19_0_2_we0;
    sc_out< sc_lv<32> > v19_0_2_d0;
    sc_in< sc_lv<32> > v19_0_2_q0;
    sc_out< sc_lv<4> > v19_0_3_address0;
    sc_out< sc_logic > v19_0_3_ce0;
    sc_out< sc_logic > v19_0_3_we0;
    sc_out< sc_lv<32> > v19_0_3_d0;
    sc_in< sc_lv<32> > v19_0_3_q0;
    sc_out< sc_lv<4> > v19_1_0_address0;
    sc_out< sc_logic > v19_1_0_ce0;
    sc_out< sc_logic > v19_1_0_we0;
    sc_out< sc_lv<32> > v19_1_0_d0;
    sc_in< sc_lv<32> > v19_1_0_q0;
    sc_out< sc_lv<4> > v19_1_1_address0;
    sc_out< sc_logic > v19_1_1_ce0;
    sc_out< sc_logic > v19_1_1_we0;
    sc_out< sc_lv<32> > v19_1_1_d0;
    sc_in< sc_lv<32> > v19_1_1_q0;
    sc_out< sc_lv<4> > v19_1_2_address0;
    sc_out< sc_logic > v19_1_2_ce0;
    sc_out< sc_logic > v19_1_2_we0;
    sc_out< sc_lv<32> > v19_1_2_d0;
    sc_in< sc_lv<32> > v19_1_2_q0;
    sc_out< sc_lv<4> > v19_1_3_address0;
    sc_out< sc_logic > v19_1_3_ce0;
    sc_out< sc_logic > v19_1_3_we0;
    sc_out< sc_lv<32> > v19_1_3_d0;
    sc_in< sc_lv<32> > v19_1_3_q0;
    sc_out< sc_lv<4> > v19_2_0_address0;
    sc_out< sc_logic > v19_2_0_ce0;
    sc_out< sc_logic > v19_2_0_we0;
    sc_out< sc_lv<32> > v19_2_0_d0;
    sc_in< sc_lv<32> > v19_2_0_q0;
    sc_out< sc_lv<4> > v19_2_1_address0;
    sc_out< sc_logic > v19_2_1_ce0;
    sc_out< sc_logic > v19_2_1_we0;
    sc_out< sc_lv<32> > v19_2_1_d0;
    sc_in< sc_lv<32> > v19_2_1_q0;
    sc_out< sc_lv<4> > v19_2_2_address0;
    sc_out< sc_logic > v19_2_2_ce0;
    sc_out< sc_logic > v19_2_2_we0;
    sc_out< sc_lv<32> > v19_2_2_d0;
    sc_in< sc_lv<32> > v19_2_2_q0;
    sc_out< sc_lv<4> > v19_2_3_address0;
    sc_out< sc_logic > v19_2_3_ce0;
    sc_out< sc_logic > v19_2_3_we0;
    sc_out< sc_lv<32> > v19_2_3_d0;
    sc_in< sc_lv<32> > v19_2_3_q0;
    sc_out< sc_lv<4> > v19_3_0_address0;
    sc_out< sc_logic > v19_3_0_ce0;
    sc_out< sc_logic > v19_3_0_we0;
    sc_out< sc_lv<32> > v19_3_0_d0;
    sc_in< sc_lv<32> > v19_3_0_q0;
    sc_out< sc_lv<4> > v19_3_1_address0;
    sc_out< sc_logic > v19_3_1_ce0;
    sc_out< sc_logic > v19_3_1_we0;
    sc_out< sc_lv<32> > v19_3_1_d0;
    sc_in< sc_lv<32> > v19_3_1_q0;
    sc_out< sc_lv<4> > v19_3_2_address0;
    sc_out< sc_logic > v19_3_2_ce0;
    sc_out< sc_logic > v19_3_2_we0;
    sc_out< sc_lv<32> > v19_3_2_d0;
    sc_in< sc_lv<32> > v19_3_2_q0;
    sc_out< sc_lv<4> > v19_3_3_address0;
    sc_out< sc_logic > v19_3_3_ce0;
    sc_out< sc_logic > v19_3_3_we0;
    sc_out< sc_lv<32> > v19_3_3_d0;
    sc_in< sc_lv<32> > v19_3_3_q0;
    sc_signal< sc_logic > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    Attention_layer(sc_module_name name);
    SC_HAS_PROCESS(Attention_layer);

    ~Attention_layer();

    sc_trace_file* mVcdFile;

    gemm_systolic_array_5* grp_gemm_systolic_array_5_fu_515;
    Bert_layer_fmul_3cud<1,4,32,32,32>* Bert_layer_fmul_3cud_U3637;
    Bert_layer_mux_16jbC<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* Bert_layer_mux_16jbC_U3638;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > v20_fu_594_p2;
    sc_signal< sc_lv<4> > v20_reg_868;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > trunc_ln42_fu_600_p1;
    sc_signal< sc_lv<2> > trunc_ln42_reg_873;
    sc_signal< sc_lv<1> > icmp_ln40_fu_588_p2;
    sc_signal< sc_lv<5> > sub_ln42_fu_630_p2;
    sc_signal< sc_lv<5> > sub_ln42_reg_877;
    sc_signal< sc_lv<4> > v21_fu_642_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > add_ln48_fu_697_p2;
    sc_signal< sc_lv<8> > add_ln48_reg_896;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > select_ln51_fu_715_p3;
    sc_signal< sc_lv<4> > select_ln51_reg_901;
    sc_signal< sc_lv<1> > icmp_ln48_fu_691_p2;
    sc_signal< sc_lv<4> > select_ln51_1_fu_723_p3;
    sc_signal< sc_lv<4> > select_ln51_1_reg_906;
    sc_signal< sc_lv<2> > trunc_ln51_fu_731_p1;
    sc_signal< sc_lv<2> > trunc_ln51_reg_911;
    sc_signal< sc_lv<2> > trunc_ln51_1_fu_767_p1;
    sc_signal< sc_lv<2> > trunc_ln51_1_reg_916;
    sc_signal< sc_lv<4> > v19_0_0_addr_1_reg_921;
    sc_signal< sc_lv<4> > v19_0_1_addr_1_reg_926;
    sc_signal< sc_lv<4> > v19_0_2_addr_1_reg_931;
    sc_signal< sc_lv<4> > v19_0_3_addr_1_reg_936;
    sc_signal< sc_lv<4> > v19_1_0_addr_1_reg_941;
    sc_signal< sc_lv<4> > v19_1_1_addr_1_reg_946;
    sc_signal< sc_lv<4> > v19_1_2_addr_1_reg_951;
    sc_signal< sc_lv<4> > v19_1_3_addr_1_reg_956;
    sc_signal< sc_lv<4> > v19_2_0_addr_1_reg_961;
    sc_signal< sc_lv<4> > v19_2_1_addr_1_reg_966;
    sc_signal< sc_lv<4> > v19_2_2_addr_1_reg_971;
    sc_signal< sc_lv<4> > v19_2_3_addr_1_reg_976;
    sc_signal< sc_lv<4> > v19_3_0_addr_1_reg_981;
    sc_signal< sc_lv<4> > v19_3_1_addr_1_reg_986;
    sc_signal< sc_lv<4> > v19_3_2_addr_1_reg_991;
    sc_signal< sc_lv<4> > v19_3_3_addr_1_reg_996;
    sc_signal< sc_lv<32> > v36_fu_821_p18;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > j1_fu_860_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_A_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_A_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_0_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_A_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_A_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_0_we1;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_A_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_A_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_1_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_A_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_A_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_1_we1;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_A_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_A_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_2_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_A_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_A_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_2_we1;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_A_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_A_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_3_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_A_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_A_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_A_3_we1;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_B_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_B_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_0_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_B_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_B_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_0_we1;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_B_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_B_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_1_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_B_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_B_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_1_we1;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_B_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_B_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_2_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_B_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_B_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_2_we1;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_B_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_B_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_3_we0;
    sc_signal< sc_lv<8> > grp_gemm_systolic_array_5_fu_515_B_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_B_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_B_3_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_0_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_0_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_0_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_0_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_0_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_0_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_0_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_0_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_1_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_0_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_0_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_1_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_0_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_0_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_2_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_0_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_0_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_2_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_0_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_0_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_3_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_0_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_0_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_0_3_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_1_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_1_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_0_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_1_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_1_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_0_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_1_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_1_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_1_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_1_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_1_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_1_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_1_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_1_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_2_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_1_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_1_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_2_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_1_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_1_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_3_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_1_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_1_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_1_3_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_2_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_2_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_0_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_2_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_2_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_0_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_2_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_2_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_1_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_2_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_2_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_1_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_2_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_2_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_2_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_2_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_2_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_2_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_2_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_2_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_3_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_2_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_2_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_2_3_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_3_0_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_0_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_3_0_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_0_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_3_0_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_0_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_3_0_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_0_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_3_1_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_1_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_3_1_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_1_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_3_1_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_1_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_3_1_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_1_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_3_2_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_2_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_3_2_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_2_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_3_2_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_2_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_3_2_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_2_we1;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_3_3_address0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_3_ce0;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_3_3_d0;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_3_we0;
    sc_signal< sc_lv<4> > grp_gemm_systolic_array_5_fu_515_C_3_3_address1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_3_ce1;
    sc_signal< sc_lv<32> > grp_gemm_systolic_array_5_fu_515_C_3_3_d1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_C_3_3_we1;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_ap_start;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_ap_done;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_ap_ready;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_ap_idle;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_ap_continue;
    sc_signal< sc_lv<4> > v20_0_reg_460;
    sc_signal< sc_lv<1> > icmp_ln41_fu_636_p2;
    sc_signal< sc_lv<4> > v21_0_reg_471;
    sc_signal< sc_lv<8> > indvar_flatten_reg_482;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_sync_grp_gemm_systolic_array_5_fu_515_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_gemm_systolic_array_5_fu_515_ap_done;
    sc_signal< bool > ap_block_state4_on_subcall_done;
    sc_signal< sc_lv<4> > i2_0_reg_493;
    sc_signal< sc_lv<4> > j1_0_reg_504;
    sc_signal< sc_logic > grp_gemm_systolic_array_5_fu_515_ap_start_reg;
    sc_signal< sc_logic > ap_sync_reg_grp_gemm_systolic_array_5_fu_515_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_gemm_systolic_array_5_fu_515_ap_done;
    sc_signal< sc_lv<64> > sext_ln42_fu_671_p1;
    sc_signal< sc_lv<64> > sext_ln51_fu_791_p1;
    sc_signal< sc_lv<2> > trunc_ln42_1_fu_648_p1;
    sc_signal< sc_lv<32> > grp_fu_567_p2;
    sc_signal< sc_lv<2> > lshr_ln_fu_604_p4;
    sc_signal< sc_lv<4> > tmp_fu_618_p3;
    sc_signal< sc_lv<5> > zext_ln42_1_fu_626_p1;
    sc_signal< sc_lv<5> > zext_ln42_fu_614_p1;
    sc_signal< sc_lv<2> > tmp_508_fu_652_p4;
    sc_signal< sc_lv<5> > zext_ln42_2_fu_662_p1;
    sc_signal< sc_lv<5> > add_ln42_fu_666_p2;
    sc_signal< sc_lv<1> > icmp_ln49_fu_709_p2;
    sc_signal< sc_lv<4> > i2_fu_703_p2;
    sc_signal< sc_lv<2> > zext_ln51_mid2_v_fu_735_p4;
    sc_signal< sc_lv<4> > tmp_233_fu_749_p3;
    sc_signal< sc_lv<5> > zext_ln51_1_fu_757_p1;
    sc_signal< sc_lv<5> > zext_ln51_fu_745_p1;
    sc_signal< sc_lv<2> > tmp_507_fu_771_p4;
    sc_signal< sc_lv<5> > zext_ln51_2_fu_781_p1;
    sc_signal< sc_lv<5> > sub_ln51_fu_761_p2;
    sc_signal< sc_lv<5> > add_ln51_fu_785_p2;
    sc_signal< sc_lv<4> > tmp_231_fu_811_p3;
    sc_signal< sc_lv<5> > v36_fu_821_p17;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_3E000000;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_90;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln42_fu_666_p2();
    void thread_add_ln48_fu_697_p2();
    void thread_add_ln51_fu_785_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state4_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_grp_gemm_systolic_array_5_fu_515_ap_done();
    void thread_ap_sync_grp_gemm_systolic_array_5_fu_515_ap_ready();
    void thread_grp_gemm_systolic_array_5_fu_515_ap_continue();
    void thread_grp_gemm_systolic_array_5_fu_515_ap_start();
    void thread_i2_fu_703_p2();
    void thread_icmp_ln40_fu_588_p2();
    void thread_icmp_ln41_fu_636_p2();
    void thread_icmp_ln48_fu_691_p2();
    void thread_icmp_ln49_fu_709_p2();
    void thread_j1_fu_860_p2();
    void thread_lshr_ln_fu_604_p4();
    void thread_select_ln51_1_fu_723_p3();
    void thread_select_ln51_fu_715_p3();
    void thread_sext_ln42_fu_671_p1();
    void thread_sext_ln51_fu_791_p1();
    void thread_sub_ln42_fu_630_p2();
    void thread_sub_ln51_fu_761_p2();
    void thread_tmp_231_fu_811_p3();
    void thread_tmp_233_fu_749_p3();
    void thread_tmp_507_fu_771_p4();
    void thread_tmp_508_fu_652_p4();
    void thread_tmp_fu_618_p3();
    void thread_trunc_ln42_1_fu_648_p1();
    void thread_trunc_ln42_fu_600_p1();
    void thread_trunc_ln51_1_fu_767_p1();
    void thread_trunc_ln51_fu_731_p1();
    void thread_v17_0_address0();
    void thread_v17_0_ce0();
    void thread_v17_1_address0();
    void thread_v17_1_ce0();
    void thread_v17_2_address0();
    void thread_v17_2_ce0();
    void thread_v17_3_address0();
    void thread_v17_3_ce0();
    void thread_v18_0_address0();
    void thread_v18_0_ce0();
    void thread_v18_1_address0();
    void thread_v18_1_ce0();
    void thread_v18_2_address0();
    void thread_v18_2_ce0();
    void thread_v18_3_address0();
    void thread_v18_3_ce0();
    void thread_v19_0_0_address0();
    void thread_v19_0_0_ce0();
    void thread_v19_0_0_d0();
    void thread_v19_0_0_we0();
    void thread_v19_0_1_address0();
    void thread_v19_0_1_ce0();
    void thread_v19_0_1_d0();
    void thread_v19_0_1_we0();
    void thread_v19_0_2_address0();
    void thread_v19_0_2_ce0();
    void thread_v19_0_2_d0();
    void thread_v19_0_2_we0();
    void thread_v19_0_3_address0();
    void thread_v19_0_3_ce0();
    void thread_v19_0_3_d0();
    void thread_v19_0_3_we0();
    void thread_v19_1_0_address0();
    void thread_v19_1_0_ce0();
    void thread_v19_1_0_d0();
    void thread_v19_1_0_we0();
    void thread_v19_1_1_address0();
    void thread_v19_1_1_ce0();
    void thread_v19_1_1_d0();
    void thread_v19_1_1_we0();
    void thread_v19_1_2_address0();
    void thread_v19_1_2_ce0();
    void thread_v19_1_2_d0();
    void thread_v19_1_2_we0();
    void thread_v19_1_3_address0();
    void thread_v19_1_3_ce0();
    void thread_v19_1_3_d0();
    void thread_v19_1_3_we0();
    void thread_v19_2_0_address0();
    void thread_v19_2_0_ce0();
    void thread_v19_2_0_d0();
    void thread_v19_2_0_we0();
    void thread_v19_2_1_address0();
    void thread_v19_2_1_ce0();
    void thread_v19_2_1_d0();
    void thread_v19_2_1_we0();
    void thread_v19_2_2_address0();
    void thread_v19_2_2_ce0();
    void thread_v19_2_2_d0();
    void thread_v19_2_2_we0();
    void thread_v19_2_3_address0();
    void thread_v19_2_3_ce0();
    void thread_v19_2_3_d0();
    void thread_v19_2_3_we0();
    void thread_v19_3_0_address0();
    void thread_v19_3_0_ce0();
    void thread_v19_3_0_d0();
    void thread_v19_3_0_we0();
    void thread_v19_3_1_address0();
    void thread_v19_3_1_ce0();
    void thread_v19_3_1_d0();
    void thread_v19_3_1_we0();
    void thread_v19_3_2_address0();
    void thread_v19_3_2_ce0();
    void thread_v19_3_2_d0();
    void thread_v19_3_2_we0();
    void thread_v19_3_3_address0();
    void thread_v19_3_3_ce0();
    void thread_v19_3_3_d0();
    void thread_v19_3_3_we0();
    void thread_v20_fu_594_p2();
    void thread_v21_fu_642_p2();
    void thread_v36_fu_821_p17();
    void thread_zext_ln42_1_fu_626_p1();
    void thread_zext_ln42_2_fu_662_p1();
    void thread_zext_ln42_fu_614_p1();
    void thread_zext_ln51_1_fu_757_p1();
    void thread_zext_ln51_2_fu_781_p1();
    void thread_zext_ln51_fu_745_p1();
    void thread_zext_ln51_mid2_v_fu_735_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
