[2025-09-17 08:45:31] START suite=qualcomm_srv trace=srv315_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv315_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2823766 heartbeat IPC: 3.541 cumulative IPC: 3.541 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5441020 heartbeat IPC: 3.821 cumulative IPC: 3.676 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5441020 cumulative IPC: 3.676 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5441020 cumulative IPC: 3.676 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11070745 heartbeat IPC: 1.776 cumulative IPC: 1.776 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 16656819 heartbeat IPC: 1.79 cumulative IPC: 1.783 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 22227743 heartbeat IPC: 1.795 cumulative IPC: 1.787 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 27826214 heartbeat IPC: 1.786 cumulative IPC: 1.787 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 33385222 heartbeat IPC: 1.799 cumulative IPC: 1.789 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 38971652 heartbeat IPC: 1.79 cumulative IPC: 1.789 (Simulation time: 00 hr 07 min 13 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 44519773 heartbeat IPC: 1.802 cumulative IPC: 1.791 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 50076498 heartbeat IPC: 1.8 cumulative IPC: 1.792 (Simulation time: 00 hr 09 min 09 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv315_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000027 cycles: 55587991 heartbeat IPC: 1.814 cumulative IPC: 1.795 (Simulation time: 00 hr 10 min 07 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 55630356 cumulative IPC: 1.798 (Simulation time: 00 hr 11 min 02 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 55630356 cumulative IPC: 1.798 (Simulation time: 00 hr 11 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv315_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.798 instructions: 100000002 cycles: 55630356
CPU 0 Branch Prediction Accuracy: 97.01% MPKI: 5.141 Average ROB Occupancy at Mispredict: 72.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00025
BRANCH_INDIRECT: 0.06078
BRANCH_CONDITIONAL: 4.756
BRANCH_DIRECT_CALL: 0.00071
BRANCH_INDIRECT_CALL: 0.3038
BRANCH_RETURN: 0.0189


====Backend Stall Breakdown====
ROB_STALL: 665275
LQ_STALL: 0
SQ_STALL: 78715


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 186.73941
REPLAY_LOAD: 53.928135
NON_REPLAY_LOAD: 24.578411

== Total ==
ADDR_TRANS: 57329
REPLAY_LOAD: 35269
NON_REPLAY_LOAD: 572677

== Counts ==
ADDR_TRANS: 307
REPLAY_LOAD: 654
NON_REPLAY_LOAD: 23300

cpu0->cpu0_STLB TOTAL        ACCESS:    2198740 HIT:    2187606 MISS:      11134 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2198740 HIT:    2187606 MISS:      11134 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 261.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9023867 HIT:    8638845 MISS:     385022 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8439988 HIT:    8134780 MISS:     305208 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     109426 HIT:      53924 MISS:      55502 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     449729 HIT:     447526 MISS:       2203 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24724 HIT:       2615 MISS:      22109 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17249579 HIT:    6334321 MISS:   10915258 MSHR_MERGE:    3210963
cpu0->cpu0_L1I LOAD         ACCESS:   17249579 HIT:    6334321 MISS:   10915258 MSHR_MERGE:    3210963
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26833663 HIT:   25339581 MISS:    1494082 MSHR_MERGE:     624234
cpu0->cpu0_L1D LOAD         ACCESS:   14614064 HIT:   13450773 MISS:    1163291 MSHR_MERGE:     427594
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12193387 HIT:   11887980 MISS:     305407 MSHR_MERGE:     195980
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26212 HIT:        828 MISS:      25384 MSHR_MERGE:        660
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 29.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13879495 HIT:   11175661 MISS:    2703834 MSHR_MERGE:    1496479
cpu0->cpu0_ITLB LOAD         ACCESS:   13879495 HIT:   11175661 MISS:    2703834 MSHR_MERGE:    1496479
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.029 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25082862 HIT:   23556890 MISS:    1525972 MSHR_MERGE:     534586
cpu0->cpu0_DTLB LOAD         ACCESS:   25082862 HIT:   23556890 MISS:    1525972 MSHR_MERGE:     534586
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.889 cycles
cpu0->LLC TOTAL        ACCESS:     596952 HIT:     541192 MISS:      55760 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     305209 HIT:     273437 MISS:      31772 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      55502 HIT:      44071 MISS:      11431 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     214132 HIT:     213636 MISS:        496 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22109 HIT:      10048 MISS:      12061 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.64 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1110
  ROW_BUFFER_MISS:      54130
  AVG DBUS CONGESTED CYCLE: 5.067
Channel 0 WQ ROW_BUFFER_HIT:       1032
  ROW_BUFFER_MISS:      14412
  FULL:          0
Channel 0 REFRESHES ISSUED:       4636

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1030903       157797        72498        12733
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          117          499          524
  STLB miss resolved @ L2C                0          107          205         1026         2819
  STLB miss resolved @ LLC                0           83          768         2756         7925
  STLB miss resolved @ MEM                0            1          893         5468        11004

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             254906        39711      1791060         7574           75
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          111           69           16
  STLB miss resolved @ L2C                0           90          158           90            4
  STLB miss resolved @ LLC                1           11          118          164           26
  STLB miss resolved @ MEM                1            4           13           80           32
[2025-09-17 08:56:33] END   suite=qualcomm_srv trace=srv315_ap (rc=0)
