{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673571269340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673571269342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 08:54:29 2023 " "Processing started: Fri Jan 13 08:54:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673571269342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571269342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9_01 -c lab9_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9_01 -c lab9_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571269342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673571269691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673571269691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab9_01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab9_01-func " "Found design unit 1: lab9_01-func" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276637 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab9_01 " "Found entity 1: lab9_01" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_01_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab9_01_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab9_01_package " "Found design unit 1: lab9_01_package" {  } { { "lab9_01_package.vhd" "" { Text "D:/vhdl/lab9/lab9_01_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276639 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1673571276640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-func " "Found design unit 1: mux-func" {  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276640 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_7-func " "Found design unit 1: ring_oscillator_7-func" {  } { { "ring_oscillator_7.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276642 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_7 " "Found entity 1: ring_oscillator_7" {  } { { "ring_oscillator_7.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_9-func " "Found design unit 1: ring_oscillator_9-func" {  } { { "ring_oscillator_9.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276644 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_9 " "Found entity 1: ring_oscillator_9" {  } { { "ring_oscillator_9.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_13-func " "Found design unit 1: ring_oscillator_13-func" {  } { { "ring_oscillator_13.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276645 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_13 " "Found entity 1: ring_oscillator_13" {  } { { "ring_oscillator_13.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_15-func " "Found design unit 1: ring_oscillator_15-func" {  } { { "ring_oscillator_15.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_15.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276647 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_15 " "Found entity 1: ring_oscillator_15" {  } { { "ring_oscillator_15.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_15.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_17-func " "Found design unit 1: ring_oscillator_17-func" {  } { { "ring_oscillator_17.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276648 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_17 " "Found entity 1: ring_oscillator_17" {  } { { "ring_oscillator_17.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator_21 .vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator_21 .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator_21-func " "Found design unit 1: ring_oscillator_21-func" {  } { { "ring_oscillator_21 .vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_21 .vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276650 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator_21 " "Found entity 1: ring_oscillator_21" {  } { { "ring_oscillator_21 .vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_21 .vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-func " "Found design unit 1: comparator-func" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276651 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-func " "Found design unit 1: counter-func" {  } { { "counter.vhd" "" { Text "D:/vhdl/lab9/counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276653 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/vhdl/lab9/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-func " "Found design unit 1: divider-func" {  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276654 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "D:/vhdl/lab9/divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673571276654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9_01 " "Elaborating entity \"lab9_01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673571276686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator_13 ring_oscillator_13:f1 " "Elaborating entity \"ring_oscillator_13\" for hierarchy \"ring_oscillator_13:f1\"" {  } { { "lab9_01.vhd" "f1" { Text "D:/vhdl/lab9/lab9_01.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673571276711 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ck_out ring_oscillator_13.vhd(6) " "Output port \"ck_out\" at ring_oscillator_13.vhd(6) has no driver" {  } { { "ring_oscillator_13.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_13.vhd" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673571276711 "|lab9_01|ring_oscillator_13:f1"}
{ "Warning" "WSGN_EMPTY_SHELL" "ring_oscillator_13 " "Entity \"ring_oscillator_13\" contains only dangling pins" {  } { { "lab9_01.vhd" "f1" { Text "D:/vhdl/lab9/lab9_01.vhd" 26 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1673571276712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator_7 ring_oscillator_7:f2 " "Elaborating entity \"ring_oscillator_7\" for hierarchy \"ring_oscillator_7:f2\"" {  } { { "lab9_01.vhd" "f2" { Text "D:/vhdl/lab9/lab9_01.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673571276714 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ck_out ring_oscillator_7.vhd(6) " "Output port \"ck_out\" at ring_oscillator_7.vhd(6) has no driver" {  } { { "ring_oscillator_7.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_7.vhd" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673571276715 "|lab9_01|ring_oscillator_7:f2"}
{ "Warning" "WSGN_EMPTY_SHELL" "ring_oscillator_7 " "Entity \"ring_oscillator_7\" contains only dangling pins" {  } { { "lab9_01.vhd" "f2" { Text "D:/vhdl/lab9/lab9_01.vhd" 27 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1673571276715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator_21 ring_oscillator_21:f4 " "Elaborating entity \"ring_oscillator_21\" for hierarchy \"ring_oscillator_21:f4\"" {  } { { "lab9_01.vhd" "f4" { Text "D:/vhdl/lab9/lab9_01.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673571276718 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ck_out ring_oscillator_21 .vhd(6) " "Output port \"ck_out\" at ring_oscillator_21 .vhd(6) has no driver" {  } { { "ring_oscillator_21 .vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_21 .vhd" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673571276718 "|lab9_01|ring_oscillator_21:f4"}
{ "Warning" "WSGN_EMPTY_SHELL" "ring_oscillator_21 " "Entity \"ring_oscillator_21\" contains only dangling pins" {  } { { "lab9_01.vhd" "f4" { Text "D:/vhdl/lab9/lab9_01.vhd" 29 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1673571276718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator_17 ring_oscillator_17:f5 " "Elaborating entity \"ring_oscillator_17\" for hierarchy \"ring_oscillator_17:f5\"" {  } { { "lab9_01.vhd" "f5" { Text "D:/vhdl/lab9/lab9_01.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673571276721 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ck_out ring_oscillator_17.vhd(6) " "Output port \"ck_out\" at ring_oscillator_17.vhd(6) has no driver" {  } { { "ring_oscillator_17.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_17.vhd" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673571276721 "|lab9_01|ring_oscillator_17:f5"}
{ "Warning" "WSGN_EMPTY_SHELL" "ring_oscillator_17 " "Entity \"ring_oscillator_17\" contains only dangling pins" {  } { { "lab9_01.vhd" "f5" { Text "D:/vhdl/lab9/lab9_01.vhd" 30 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1673571276721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator_9 ring_oscillator_9:f7 " "Elaborating entity \"ring_oscillator_9\" for hierarchy \"ring_oscillator_9:f7\"" {  } { { "lab9_01.vhd" "f7" { Text "D:/vhdl/lab9/lab9_01.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673571276724 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ck_out ring_oscillator_9.vhd(6) " "Output port \"ck_out\" at ring_oscillator_9.vhd(6) has no driver" {  } { { "ring_oscillator_9.vhd" "" { Text "D:/vhdl/lab9/ring_oscillator_9.vhd" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673571276725 "|lab9_01|ring_oscillator_9:f7"}
{ "Warning" "WSGN_EMPTY_SHELL" "ring_oscillator_9 " "Entity \"ring_oscillator_9\" contains only dangling pins" {  } { { "lab9_01.vhd" "f7" { Text "D:/vhdl/lab9/lab9_01.vhd" 32 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1673571276725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:k1 " "Elaborating entity \"mux\" for hierarchy \"mux:k1\"" {  } { { "lab9_01.vhd" "k1" { Text "D:/vhdl/lab9/lab9_01.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673571276730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:g1 " "Elaborating entity \"divider\" for hierarchy \"divider:g1\"" {  } { { "lab9_01.vhd" "g1" { Text "D:/vhdl/lab9/lab9_01.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673571276733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:s1 " "Elaborating entity \"counter\" for hierarchy \"counter:s1\"" {  } { { "lab9_01.vhd" "s1" { Text "D:/vhdl/lab9/lab9_01.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673571276738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:p1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:p1\"" {  } { { "lab9_01.vhd" "p1" { Text "D:/vhdl/lab9/lab9_01.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673571276743 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw comparator.vhd(17) " "VHDL Process Statement warning at comparator.vhd(17): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673571276743 "|lab9_01|comparator:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw comparator.vhd(19) " "VHDL Process Statement warning at comparator.vhd(19): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673571276743 "|lab9_01|comparator:p1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ouput comparator.vhd(14) " "VHDL Process Statement warning at comparator.vhd(14): inferring latch(es) for signal or variable \"ouput\", which holds its previous value in one or more paths through the process" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673571276743 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[0\] comparator.vhd(14) " "Inferred latch for \"ouput\[0\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276744 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[1\] comparator.vhd(14) " "Inferred latch for \"ouput\[1\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276744 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[2\] comparator.vhd(14) " "Inferred latch for \"ouput\[2\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276744 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[3\] comparator.vhd(14) " "Inferred latch for \"ouput\[3\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276744 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[4\] comparator.vhd(14) " "Inferred latch for \"ouput\[4\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276744 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[5\] comparator.vhd(14) " "Inferred latch for \"ouput\[5\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276744 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[6\] comparator.vhd(14) " "Inferred latch for \"ouput\[6\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276744 "|lab9_01|comparator:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ouput\[7\] comparator.vhd(14) " "Inferred latch for \"ouput\[7\]\" at comparator.vhd(14)" {  } { { "comparator.vhd" "" { Text "D:/vhdl/lab9/comparator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571276744 "|lab9_01|comparator:p1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reset~buf0 " "Synthesized away node \"reset~buf0\"" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673571276894 "|lab9_01|reset~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetn " "Synthesized away node \"resetn\"" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 15 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673571276894 "|lab9_01|resetn"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reset_ris " "Synthesized away node \"reset_ris\"" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 15 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673571276894 "|lab9_01|reset_ris"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1673571276894 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1673571276894 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:k2\|Mux0 " "Found clock multiplexer mux:k2\|Mux0" {  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673571276894 "|lab9_01|mux:k2|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:k1\|Mux0 " "Found clock multiplexer mux:k1\|Mux0" {  } { { "mux.vhd" "" { Text "D:/vhdl/lab9/mux.vhd" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673571276894 "|lab9_01|mux:k1|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1673571276894 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ouput\[0\] GND " "Pin \"ouput\[0\]\" is stuck at GND" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673571277074 "|lab9_01|ouput[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ouput\[1\] GND " "Pin \"ouput\[1\]\" is stuck at GND" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673571277074 "|lab9_01|ouput[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ouput\[2\] GND " "Pin \"ouput\[2\]\" is stuck at GND" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673571277074 "|lab9_01|ouput[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ouput\[3\] GND " "Pin \"ouput\[3\]\" is stuck at GND" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673571277074 "|lab9_01|ouput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ouput\[4\] GND " "Pin \"ouput\[4\]\" is stuck at GND" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673571277074 "|lab9_01|ouput[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ouput\[5\] GND " "Pin \"ouput\[5\]\" is stuck at GND" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673571277074 "|lab9_01|ouput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ouput\[6\] GND " "Pin \"ouput\[6\]\" is stuck at GND" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673571277074 "|lab9_01|ouput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ouput\[7\] GND " "Pin \"ouput\[7\]\" is stuck at GND" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673571277074 "|lab9_01|ouput[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673571277074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673571277244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673571277244 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50Mhz " "No output dependent on input pin \"clk_50Mhz\"" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673571277347 "|lab9_01|clk_50Mhz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673571277347 "|lab9_01|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673571277347 "|lab9_01|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673571277347 "|lab9_01|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "lab9_01.vhd" "" { Text "D:/vhdl/lab9/lab9_01.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673571277347 "|lab9_01|sw[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673571277347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673571277347 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673571277347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673571277347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673571277358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 08:54:37 2023 " "Processing ended: Fri Jan 13 08:54:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673571277358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673571277358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673571277358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673571277358 ""}
