# do {tb_ip_1port_ram_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# ** Error: Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vlog-42) Unsupported ModelSim library format for "D:/Develop/ZYNQ_A_New/4_Source_Code/1_FPGA_Design/ZYNQ_7020_FPGA/16_ip_1port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim/modelsim_lib/msim". (Format: 4)
# 
# ** Error: Verilog Compiler exiting
# child process exited abnormally
# Error in macro ./tb_ip_1port_ram_compile.do line 22
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vlog-42) Unsupported ModelSim library format for "D:/Develop/ZYNQ_A_New/4_Source_Code/1_FPGA_Design/ZYNQ_7020_FPGA/16_ip_1port_ram/prj/ip_1port_ram.sim/sim_1/behav/modelsim/modelsim_lib/msim". (Format: 4)
# 
# ** Error: Verilog Compiler exiting
# child process exited abnormally
#     while executing
# "exec <nul: {C:\modeltech64_10.1c\win64\vlog.EXE} -incr -work xil_defaultlib ../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 40)
#     invoked from within
# "C:\\modeltech64_10.1c\\win64\\vlog  -incr -work xil_defaultlib  \
# "../../../../ip_1port_ram.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v..."
