$date
	Sat May 17 10:56:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module EJ8_tb $end
$var parameter 32 ! DURATION $end
$var reg 4 " BCD [3:0] $end
$var reg 1 # D $end
$var reg 1 $ U $end
$var reg 1 % clk $end
$var integer 32 & i [31:0] $end
$scope module UUT $end
$var wire 1 # BI $end
$var wire 4 ' Entrada [3:0] $end
$var wire 1 $ LT $end
$var wire 7 ( Salida [6:0] $end
$var reg 7 ) aux [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 !
$end
#0
$dumpvars
b1111110 )
b1111110 (
bx '
b0 &
0%
1$
1#
bx "
$end
#50000
1%
#100000
0%
b1 &
b0 "
b0 '
#150000
1%
#200000
b110000 (
b110000 )
0%
b10 &
b1 "
b1 '
#250000
1%
#300000
b1101101 (
b1101101 )
0%
b11 &
b10 "
b10 '
#350000
1%
#400000
b1111001 (
b1111001 )
0%
b100 &
b11 "
b11 '
#450000
1%
#500000
b110011 (
b110011 )
0%
b101 &
b100 "
b100 '
#550000
1%
#600000
b1011011 (
b1011011 )
0%
b110 &
b101 "
b101 '
#650000
1%
#700000
b1011111 (
b1011111 )
0%
b111 &
b110 "
b110 '
#750000
1%
#800000
b1110000 (
b1110000 )
0%
b1000 &
b111 "
b111 '
#850000
1%
#900000
b1111111 (
b1111111 )
0%
b1001 &
b1000 "
b1000 '
#950000
1%
#1000000
b1110011 (
b1110011 )
0%
b1010 &
b1001 "
b1001 '
#1050000
1%
#1100000
0%
#1150000
1%
#1200000
0%
#1250000
1%
#1300000
0%
#1350000
1%
#1400000
0%
#1450000
1%
#1500000
0%
#1550000
1%
#1600000
0%
#1650000
1%
#1700000
0%
#1750000
1%
#1800000
0%
#1850000
1%
#1900000
0%
#1950000
1%
#2000000
0%
