	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v4.2r2 Build 744.1.1"
	.compiler_invocation	"ctc -f cc2368a -c90 --dep-file=BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\.Mcal_Trap.o.d -D__CPU__=tc27x -D__CPU_TC27X__ --core=tc1.6.x -F --uchar -D_TASKING_C_TRICORE_ -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\ASW -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\ecum_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\compiler -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc\\TC27xC -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\integration_general\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\mcu_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\port_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\tricore_general\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_gen\\Demo_Aurix -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_gen\\inc -g --make-target=BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.o -t4 --language=+comments,-gcc,-volatile,+strings --default-near-size=8 -O0 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto -o BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.src ..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c"
	.compiler_name		"ctc"
	.name	"Mcal_Trap"

	
$TC16X
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('_trap_0')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	_trap_0

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	     1  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	     2  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	     3  ** Copyright (C) Infineon Technologies (2013)                                **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	     4  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	     5  ** All rights reserved.                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	     6  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	     7  ** This document contains proprietary information belonging to Infineon      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	     8  ** Technologies. Passing on and copying of this document, and communication  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	     9  ** of its contents is not permitted without prior written authorization.     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    10  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    11  *******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    12  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    13  **  $FILENAME   : Mcal_Trap.c $                                              **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    14  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    15  **  $CC VERSION : \main\23 $                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    16  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    17  **  $DATE       : 2015-11-10 $                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    18  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    19  **  AUTHOR      : DL-AUTOSAR-Engineering                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    20  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    21  **  VENDOR      : Infineon Technologies                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    22  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    23  **  DESCRIPTION : This file contains                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    24  **                - Trap functionality (only for illustration purpose)       **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    25  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    26  **  MAY BE CHANGED BY USER [yes/no]: Yes                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    27  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    28  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    29  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    30  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    31  **                      Includes                                              **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    32  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    33  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    34  /* Inclusion of Platform_Types.h and Compiler.h */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    35  #include "Std_Types.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    36  /* Inclusion of Tasking sfr file */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    37  #include "IfxScu_reg.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    38  #include "IfxCpu_reg.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    39  #include "Mcal.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    40  #include "Test_Print.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    41  #include "Mcal_Options.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    42  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    43  /********************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    44  **                      Imported Compiler Switch Check                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    45  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    46  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    47  /********************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    48  **                      Private Macro Definitions                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    49  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    50  #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    51  #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    52  #define DEBUG()  __debug()
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    53  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    54  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    55  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    56  #ifdef _GNU_C_TRICORE_
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    57  #if (_GNU_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    58  #define DEBUG() __asm__ volatile ("debug")
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    59  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    60  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    61  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    62  #ifdef _DIABDATA_C_TRICORE_
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    63  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    64  #define DEBUG() __debug()
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    65  #define __debug _debug
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    66  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    67  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    68  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    69  /********************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    70  **                      Private Type Definitions                              **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    71  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    72  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    73  /********************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    74  **                      Private Function Declarations                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    75  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    76  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    77  /********************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    78  **                      Global Constant Definitions                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    79  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    80  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    81  /********************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    82  **                      Global Variable Definitions                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    83  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    84  volatile uint32 MtlTrapTst_Unexpected_Trap_Count;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    85  /********************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    86  **                      Private Constant Definitions                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    87  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    88  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    89  /********************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    90  **                      Private Variable Definitions                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    91  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    92  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    93  #define MCAL_TRAP_START_SEC_VAR_32BIT
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    94  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    95  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    96  #define IFX_MCAL_TRAP_START_SEC_VAR_32BIT_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    97  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    98  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	    99  static uint32 UVALCON0;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   100  static uint32 TrapIdentification[8][8];
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   101  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   102  #define MCAL_TRAP_STOP_SEC_VAR_32BIT
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   103  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   104  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   105  #define IFX_MCAL_TRAP_STOP_SEC_VAR_32BIT_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   106  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   107  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   108  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   109  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   110  /********************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   111  **                      Private Function Definitions                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   112  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   113  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   114  #define MCAL_TRAP_START_SEC_CODE_CPU0_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   115  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   116  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   117  #define IFX_MCAL_TRAP_START_SEC_CODE_CPU0_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   118  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   119  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   120  void cpu0_trap_0 (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   121  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   122  #define MCAL_TRAP_STOP_SEC_CODE_CPU0_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   123  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   124  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   125  #define IFX_MCAL_TRAP_STOP_SEC_CODE_CPU0_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   126  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   127  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   128  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   129  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   130  #define MCAL_TRAP_START_SEC_CODE_CPU1_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   131  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   132  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   133  #define IFX_MCAL_TRAP_START_SEC_CODE_CPU1_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   134  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   135  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   136  void cpu1_trap_0 (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   137  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   138  #define MCAL_TRAP_STOP_SEC_CODE_CPU1_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   139  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   140  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   141  #define IFX_MCAL_TRAP_STOP_SEC_CODE_CPU1_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   142  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   143  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   144  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   145  #if ( MCAL_NO_OF_CORES == 3U )
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   146  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   147  #define MCAL_TRAP_START_SEC_CODE_CPU2_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   148  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   149  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   150  #define IFX_MCAL_TRAP_START_SEC_CODE_CPU2_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   151  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   152  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   153  void cpu2_trap_0 (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   154  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   155  #define MCAL_TRAP_STOP_SEC_CODE_CPU2_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   156  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   157  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   158  #define IFX_MCAL_TRAP_STOP_SEC_CODE_CPU2_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   159  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   160  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   161  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   162  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   163  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   164  #define MCAL_TRAP_START_SEC_CODE
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   165  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   166  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   167  #define IFX_MCAL_TRAP_START_SEC_CODE_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   168  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   169  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   170  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   171  void _trap_0( void );
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   172  void _trap_1( void );
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   173  void _trap_2( void );
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   174  void _trap_3( void );
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   175  void _trap_4( void );
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   176  void _trap_5( void );
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   177  void _trap_6( void );
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   178  void _trap_7( void );
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   179  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   180  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   181  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   182  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   183  /********************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   184  **                      Global Function Definitions                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   185  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   186  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   187  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   188  ** Syntax : void _trap_0( void )                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   189  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   190  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   191  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   192  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   193  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   194  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   195  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   196  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   197  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   198  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   199  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   200  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   201  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   202  ** Description : Sample Service for  class 0 trap                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   203  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   204  *****************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   205  /* Trap class 0 handler. */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   206  void _trap_0( void )
; Function _trap_0
.L66:
_trap_0:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   207  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   208    uint32 tin;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   209  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   210    __asm ("svlcx");
	svlcx
.L268:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   211  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   212    __GETTIN (tin);
	mov d0,d15
.L175:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   213  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   214  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   215    TrapIdentification[0][tin] = 1;
	sh	d15,d0,#2
.L269:
	movh.a	a15,#@his(TrapIdentification)
	lea	a15,[a15]@los(TrapIdentification)
.L270:
	addsc.a	a15,a15,d15,#0
.L271:
	mov	d15,#1
.L272:
	st.w	[a15],d15
.L273:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   216    switch(tin)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   217     {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   218       case 0:
	mov	d15,#0
	jeq	d15,d0,.L2
.L274:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   219            print_f("\nClass 0: Virtual Address Fill Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   220            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   221  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   222            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   223  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   224       case 1:
	mov	d15,#1
	jeq	d15,d0,.L3
	j	.L4
.L2:
	movh.a	a4,#@his(.1.str)
	lea	a4,[a4]@los(.1.str)
	call	print_f
.L176:
	call	get_char
.L275:
	j	.L5
.L3:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   225            print_f("\nClass 0: Virtual Address Protection Trap occurred\n");
	movh.a	a4,#@his(.2.str)
	lea	a4,[a4]@los(.2.str)
	call	print_f
.L177:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   226            get_char();
	call	get_char
.L276:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   227  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   228            break;
	j	.L6

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   229  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   230       default:
.L4:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   231            /* Halt the execution if debug mode enabled.*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   232            DEBUG();
	debug
.L277:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   233            break;
	j	.L7

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   234     }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   235    __asm ("rslcx \n");
.L7:
.L6:
.L5:
	rslcx 

.L278:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   236    __asm ("rfe \n");
	rfe 

.L279:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   237  }
	ret
.L155:
	
___trap_0_function_end:
	.size	_trap_0,___trap_0_function_end-_trap_0
.L110:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('_trap_1')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	_trap_1

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   238  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   239  ** Syntax : void _trap_1( void )                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   240  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   241  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   242  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   243  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   244  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   245  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   246  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   247  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   248  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   249  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   250  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   251  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   252  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   253  ** Description : Sample handler for  class 1 trap                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   254  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   255  *****************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   256  /* Trap class 1 handler. */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   257  void _trap_1( void )
; Function _trap_1
.L68:
_trap_1:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   258  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   259    uint32 tin;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   260  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   261    __asm ("svlcx");
	svlcx
.L284:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   262  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   263    __GETTIN (tin);
	mov d0,d15
.L178:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   264  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   265    TrapIdentification[1][tin] = 1;
	sh	d15,d0,#2
.L285:
	movh.a	a15,#@his(TrapIdentification)
	lea	a15,[a15]@los(TrapIdentification)
.L286:
	addsc.a	a15,a15,d15,#0
.L287:
	mov	d15,#1
.L288:
	st.w	[a15]32,d15
.L289:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   266    switch(tin)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   267     {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   268       case 1:
	mov	d15,#1
	jeq	d15,d0,.L8
.L290:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   269            print_f("\nClass 1: Privilege Instruction Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   270            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   271  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   272            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   273  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   274       case 2:
	mov	d15,#2
	jeq	d15,d0,.L9
.L291:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   275            print_f("\nClass 1: Memory Protection Read Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   276            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   277  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   278            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   279  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   280       case 3:
	mov	d15,#3
	jeq	d15,d0,.L10
.L292:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   281            print_f("\nClass 1: Memory Protection Write Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   282            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   283  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   284            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   285  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   286       case 4:
	mov	d15,#4
	jeq	d15,d0,.L11
.L293:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   287            print_f("\nClass 1: Memory Protection Execution Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   288            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   289  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   290            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   291  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   292       case 5:
	mov	d15,#5
	jeq	d15,d0,.L12
.L294:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   293            print_f("\nClass 1: Memory Protection Peripheral Access Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   294            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   295  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   296            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   297  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   298       case 6:
	mov	d15,#6
	jeq	d15,d0,.L13
.L295:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   299            print_f("\nClass 1: Memory Protection Null Address Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   300            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   301            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   302  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   303       case 7:
	mov	d15,#7
	jeq	d15,d0,.L14
	j	.L15
.L8:
	movh.a	a4,#@his(.3.str)
	lea	a4,[a4]@los(.3.str)
	call	print_f
.L179:
	call	get_char
.L296:
	j	.L16
.L9:
	movh.a	a4,#@his(.4.str)
	lea	a4,[a4]@los(.4.str)
	call	print_f
.L180:
	call	get_char
.L297:
	j	.L17
.L10:
	movh.a	a4,#@his(.5.str)
	lea	a4,[a4]@los(.5.str)
	call	print_f
.L181:
	call	get_char
.L298:
	j	.L18
.L11:
	movh.a	a4,#@his(.6.str)
	lea	a4,[a4]@los(.6.str)
	call	print_f
.L182:
	call	get_char
.L299:
	j	.L19
.L12:
	movh.a	a4,#@his(.7.str)
	lea	a4,[a4]@los(.7.str)
	call	print_f
.L183:
	call	get_char
.L300:
	j	.L20
.L13:
	movh.a	a4,#@his(.8.str)
	lea	a4,[a4]@los(.8.str)
	call	print_f
.L184:
	call	get_char
.L301:
	j	.L21
.L14:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   304            print_f("\nClass 1: Global Register Write Protection Trap occurred\n");
	movh.a	a4,#@his(.9.str)
	lea	a4,[a4]@los(.9.str)
	call	print_f
.L185:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   305            get_char();
	call	get_char
.L302:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   306  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   307            break;
	j	.L22

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   308  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   309  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   310       default:
.L15:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   311            /* Halt the execution if debug mode enabled.*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   312            DEBUG();
	debug
.L303:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   313            break;
	j	.L23

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   314     }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   315    __asm ("rslcx\n");
.L23:
.L22:
.L21:
.L20:
.L19:
.L18:
.L17:
.L16:
	rslcx

.L304:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   316    __asm ("rfe \n");
	rfe 

.L305:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   317  }
	ret
.L158:
	
___trap_1_function_end:
	.size	_trap_1,___trap_1_function_end-_trap_1
.L115:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('_trap_2')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	_trap_2

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   318  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   319  ** Syntax : void _trap_2( void )                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   320  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   321  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   322  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   323  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   324  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   325  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   326  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   327  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   328  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   329  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   330  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   331  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   332  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   333  ** Description : Sample handler for  class 2 trap                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   334  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   335  *****************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   336  /* Trap class 2 handler. */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   337  void _trap_2( void )
; Function _trap_2
.L70:
_trap_2:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   338  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   339    uint32 tin;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   340  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   341    __asm ("svlcx");
	svlcx
.L310:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   342  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   343    __GETTIN (tin);
	mov d0,d15
.L186:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   344  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   345    TrapIdentification[2][tin] = 1;
	sh	d15,d0,#2
.L311:
	movh.a	a15,#@his(TrapIdentification)
	lea	a15,[a15]@los(TrapIdentification)
.L312:
	addsc.a	a15,a15,d15,#0
.L313:
	mov	d15,#1
.L314:
	st.w	[a15]64,d15
.L315:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   346    switch(tin)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   347     {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   348       case 1:
	mov	d15,#1
	jeq	d15,d0,.L24
.L316:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   349            print_f("\nClass 2: Illegal Opcode Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   350            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   351  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   352            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   353  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   354       case 2:
	mov	d15,#2
	jeq	d15,d0,.L25
.L317:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   355            print_f("\nClass 2: Unimplemented Opcode Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   356            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   357  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   358            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   359  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   360       case 3:
	mov	d15,#3
	jeq	d15,d0,.L26
.L318:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   361            print_f("\nClass 2: Invalid Operand Specification Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   362            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   363  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   364            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   365  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   366       case 4:
	mov	d15,#4
	jeq	d15,d0,.L27
.L319:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   367            print_f("\nClass 2: Data Address Alignment Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   368            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   369  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   370            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   371  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   372       case 5:
	mov	d15,#5
	jeq	d15,d0,.L28
	j	.L29
.L24:
	movh.a	a4,#@his(.10.str)
	lea	a4,[a4]@los(.10.str)
	call	print_f
.L187:
	call	get_char
.L320:
	j	.L30
.L25:
	movh.a	a4,#@his(.11.str)
	lea	a4,[a4]@los(.11.str)
	call	print_f
.L188:
	call	get_char
.L321:
	j	.L31
.L26:
	movh.a	a4,#@his(.12.str)
	lea	a4,[a4]@los(.12.str)
	call	print_f
.L189:
	call	get_char
.L322:
	j	.L32
.L27:
	movh.a	a4,#@his(.13.str)
	lea	a4,[a4]@los(.13.str)
	call	print_f
.L190:
	call	get_char
.L323:
	j	.L33
.L28:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   373            print_f("\nClass 2: Invalid Local Memory Address Trap occurred\n");
	movh.a	a4,#@his(.14.str)
	lea	a4,[a4]@los(.14.str)
	call	print_f
.L191:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   374            get_char();
	call	get_char
.L324:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   375  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   376            break;
	j	.L34

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   377  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   378       default:
.L29:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   379            /* Halt the execution if debug mode enabled.*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   380            DEBUG();
	debug
.L325:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   381            break;
	j	.L35

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   382     }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   383    __asm ("rslcx \n");
.L35:
.L34:
.L33:
.L32:
.L31:
.L30:
	rslcx 

.L326:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   384    __asm ("rfe \n");
	rfe 

.L327:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   385  }
	ret
.L160:
	
___trap_2_function_end:
	.size	_trap_2,___trap_2_function_end-_trap_2
.L120:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('_trap_3')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	_trap_3

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   386  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   387  ** Syntax : void _trap_3( void )                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   388  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   389  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   390  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   391  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   392  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   393  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   394  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   395  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   396  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   397  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   398  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   399  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   400  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   401  ** Description : Sample handler for  class 3 trap                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   402  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   403  *****************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   404  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   405  /* Trap class 3 handler. */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   406  void _trap_3( void )
; Function _trap_3
.L72:
_trap_3:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   407  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   408    /* No local variables used in this function */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   409    /* No function calls to be performed */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   410    uint32 tin;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   411  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   412    __asm ("svlcx");
	svlcx
.L332:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   413  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   414    __GETTIN (tin);
	mov d0,d15
.L192:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   415  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   416    TrapIdentification[3][tin] = 1;
	sh	d15,d0,#2
.L333:
	movh.a	a15,#@his(TrapIdentification)
	lea	a15,[a15]@los(TrapIdentification)
.L334:
	addsc.a	a15,a15,d15,#0
.L335:
	mov	d15,#1
.L336:
	st.w	[a15]96,d15
.L337:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   417  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   418      UVALCON0  = (uint32) SCU_WDTCPU0_CON0.U;
	movh.a	a15,#61443
	ld.w	d15,[a15]@los(0xf0036100)
.L338:
	st.w	UVALCON0,d15
.L339:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   419      SCU_WDTCPU0_CON0.U = SCU_WDTCPU0_CON0.U & ~0x00000001 ;
	movh.a	a15,#61443
	ld.w	d15,[a15]@los(0xf0036100)
.L340:
	insert	d15,d15,#0,#0,#1
.L341:
	movh.a	a15,#61443
	st.w	[a15]@los(0xf0036100),d15
.L342:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   420  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   421      UVALCON0 |=  0x000000F1;       /*  set HWPW1 = 1111b */
	ld.w	d15,UVALCON0
.L343:
	or	d15,#241
	st.w	UVALCON0,d15
.L344:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   422      UVALCON0 &= ~0x00000002;       /*  set WDTLCK = 0 */
	ld.w	d15,UVALCON0
.L345:
	insert	d15,d15,#0,#1,#1
	st.w	UVALCON0,d15
.L346:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   423      UVALCON0 &= ~0x0000000C;       /*  set HWPW0 = 00b */
	ld.w	d15,UVALCON0
.L347:
	insert	d15,d15,#0,#2,#2
	st.w	UVALCON0,d15
.L348:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   424  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   425      SCU_WDTCPU0_CON0.U =  UVALCON0;          /*  unlock access */
	ld.w	d15,UVALCON0
.L349:
	movh.a	a15,#61443
	st.w	[a15]@los(0xf0036100),d15
.L350:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   426  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   427      SCU_WDTCPU0_CON0.U  |=  0x000000F2;      /*  set HWPW1 = 1111b and WDTLCK = 1 */
	movh.a	a15,#61443
	ld.w	d15,[a15]@los(0xf0036100)
.L351:
	or	d15,#242
	movh.a	a15,#61443
	st.w	[a15]@los(0xf0036100),d15
.L352:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   428      SCU_WDTCPU0_CON0.U  &= ~0x0000000C;      /*  set HWPW0 = 00b */
	movh.a	a15,#61443
	ld.w	d15,[a15]@los(0xf0036100)
.L353:
	insert	d15,d15,#0,#2,#2
	movh.a	a15,#61443
	st.w	[a15]@los(0xf0036100),d15
.L354:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   429    switch(tin)
	mov	d15,#7
	lt	d15,d15,d0
	mov	d1,#1
	or.lt	d15,d0,d1
	jne	d15,#0,.L36
	j	.L37
.L36:
	j	.L38

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   430    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   431       case 1:
.L37:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   432           /* Free context list depletion trap */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   433       case 2:
.L39:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   434           /* Call depth overflow trap occurred */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   435  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   436       case 3:
.L40:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   437           /* Call depth underflow trap occurred */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   438       case 4:
.L41:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   439           /* Free context list underflow trap */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   440       case 5:
.L42:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   441           /* call stack underflow trap */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   442       case 6:
.L43:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   443           /* context type trap */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   444       case 7:
.L44:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   445           /* Nesting error */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   446           /* Perform reset */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   447           SCU_SWRSTCON.B.SWRSTREQ = 1U;
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036060)
.L355:
	or	d15,#2
	movh.a	a15,#61443
	st.b	[a15]@los(0xf0036060),d15
.L356:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   448           break;
	j	.L45

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   449       default:
.L38:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   450            /* Halt the execution if debug mode enabled.*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   451            DEBUG();
	debug
.L357:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   452            break;
	j	.L46

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   453    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   454    __asm ("rslcx \n");
.L46:
.L45:
	rslcx 

.L358:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   455    __asm ("rfe \n");
	rfe 

.L359:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   456  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   457  /* The return statement here intentionally removed because compiler will
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   458     generate SVLCX instruction in the begining of trap3 handler which again
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   459     results in trap3 because there is no free CSA, so the warning generated by
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   460     compiler here should be ignored */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   461  }
	ret
.L162:
	
___trap_3_function_end:
	.size	_trap_3,___trap_3_function_end-_trap_3
.L125:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('_trap_4')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	_trap_4

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   462  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   463  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   464  ** Syntax : void _trap_4( void )                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   465  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   466  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   467  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   468  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   469  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   470  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   471  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   472  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   473  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   474  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   475  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   476  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   477  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   478  ** Description : Sample handler for  class 4 trap                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   479  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   480  *****************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   481  /* Trap class 4 handler. */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   482  void _trap_4( void )
; Function _trap_4
.L74:
_trap_4:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   483  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   484    uint32 tin;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   485  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   486    __asm ("svlcx\n");
	svlcx

.L364:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   487  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   488    __GETTIN (tin);
	mov d15,d15
.L193:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   489  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   490    TrapIdentification[4][tin] = 1;
	sh	d0,d15,#2
.L365:
	movh.a	a15,#@his(TrapIdentification)
	lea	a15,[a15]@los(TrapIdentification)
.L366:
	addsc.a	a15,a15,d0,#0
.L367:
	mov	d0,#1
.L368:
	st.w	[a15]128,d0
.L369:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   491    switch(tin)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   492     {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   493       case 1:
	mov	d0,#1
	jeq	d15,d0,.L47
.L370:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   494            print_f("\nClass 4: Program Fetch Synchronous Error Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   495            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   496  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   497            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   498  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   499       case 2:
	mov	d0,#2
	jeq	d15,d0,.L48
.L371:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   500            print_f("\nClass 4: Data Access Synchronous Error Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   501            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   502  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   503            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   504  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   505       case 3:
	mov	d0,#3
	jeq	d15,d0,.L49
	j	.L50
.L47:
	movh.a	a4,#@his(.15.str)
	lea	a4,[a4]@los(.15.str)
	call	print_f
.L372:
	call	get_char
.L373:
	j	.L51
.L48:
	movh.a	a4,#@his(.16.str)
	lea	a4,[a4]@los(.16.str)
	call	print_f
.L374:
	call	get_char
.L375:
	j	.L52
.L49:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   506            print_f("\nClass 4: Data Access Asynchronous Error Trap occurred\n");
	movh.a	a4,#@his(.17.str)
	lea	a4,[a4]@los(.17.str)
	call	print_f
.L376:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   507            get_char();
	call	get_char
.L377:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   508  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   509            break;
	j	.L53

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   510  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   511       default:
.L50:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   512            /* Halt the execution if debug mode enabled.*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   513            DEBUG();
	debug
.L378:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   514            break;
	j	.L54

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   515     }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   516    __asm ("rslcx \n");
.L54:
.L53:
.L52:
.L51:
	rslcx 

.L379:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   517    __asm ("rfe \n");
	rfe 

.L380:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   518  }
	ret
.L164:
	
___trap_4_function_end:
	.size	_trap_4,___trap_4_function_end-_trap_4
.L130:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('_trap_5')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	_trap_5

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   519  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   520  ** Syntax : void _trap_5( void )                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   521  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   522  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   523  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   524  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   525  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   526  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   527  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   528  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   529  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   530  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   531  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   532  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   533  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   534  ** Description : Sample handler for  class 5 trap                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   535  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   536  *****************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   537  /* Trap class 5 handler. */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   538  void _trap_5( void )
; Function _trap_5
.L76:
_trap_5:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   539  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   540    uint32 tin;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   541  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   542    __asm ("svlcx");
	svlcx
.L385:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   543  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   544    __GETTIN (tin);
	mov d0,d15
.L194:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   545  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   546    TrapIdentification[5][tin] = 1;
	sh	d15,d0,#2
.L386:
	movh.a	a15,#@his(TrapIdentification)
	lea	a15,[a15]@los(TrapIdentification)
.L387:
	addsc.a	a15,a15,d15,#0
.L388:
	mov	d15,#1
.L389:
	st.w	[a15]160,d15
.L390:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   547    switch(tin)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   548     {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   549       case 1:
	mov	d15,#1
	jeq	d15,d0,.L55
.L391:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   550            print_f("\nClass 5: Arithemetic Overflow Trap occurred\n");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   551            get_char();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   552  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   553            break;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   554  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   555       case 2:
	mov	d15,#2
	jeq	d15,d0,.L56
	j	.L57
.L55:
	movh.a	a4,#@his(.18.str)
	lea	a4,[a4]@los(.18.str)
	call	print_f
.L195:
	call	get_char
.L392:
	j	.L58
.L56:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   556            print_f("\nClass 5: Sticky Arithemetic Overflow Trap occurred\n");
	movh.a	a4,#@his(.19.str)
	lea	a4,[a4]@los(.19.str)
	call	print_f
.L196:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   557            get_char();
	call	get_char
.L393:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   558  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   559            break;
	j	.L59

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   560  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   561       default:
.L57:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   562            /* Halt the execution if debug mode enabled.*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   563            DEBUG();
	debug
.L394:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   564            break;
	j	.L60

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   565     }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   566    __asm ("rslcx \n");
.L60:
.L59:
.L58:
	rslcx 

.L395:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   567    __asm ("rfe \n");
	rfe 

.L396:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   568  }
	ret
.L166:
	
___trap_5_function_end:
	.size	_trap_5,___trap_5_function_end-_trap_5
.L135:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('_trap_6')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	_trap_6

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   569  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   570  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   571  ** Syntax : void _trap_6( void )                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   572  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   573  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   574  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   575  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   576  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   577  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   578  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   579  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   580  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   581  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   582  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   583  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   584  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   585  ** Description : Sample handler for  class 6 trap                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   586  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   587  *****************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   588  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   589  /* *INDENT-OFF* */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   590  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   591  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   592  /* Trap class 6 handler. */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   593  void _trap_6( void )
; Function _trap_6
.L78:
_trap_6:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   594  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   595  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   596      uint8 tin;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   597    __asm ("svlcx");
	svlcx
.L401:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   598  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   599    __GETTIN (tin);
	mov d15,d15
.L197:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   600  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   601    /* TIN can be any number between 0 and 255.
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   602     * storing the tin number in
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   603     * TrapIdentification[6][0]
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   604     */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   605    TrapIdentification[6][0] = tin;
	movh.a	a15,#@his(TrapIdentification)
	lea	a15,[a15]@los(TrapIdentification)
.L402:
	st.w	[a15]192,d15
.L403:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   606    #if defined IFX_MCAL_RUN_MODE_DEFINE
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   607    #if (IFX_MCAL_RUN_MODE_DEFINE != (0U))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   608  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   609    if ((MCAL_TIN_NO_ENDINIT == tin) || (MCAL_TIN_CPU_ENDINIT == tin)|| \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   610                                                (MCAL_TIN_SAFETY_ENDINIT == tin))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   611    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   612      #if defined _DIABDATA_C_TRICORE_
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   613      #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   614  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   615      uint32 TempAddress;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   616      #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   617      /*if defined _DIABDATA_C_TRICORE_*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   618      #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   619      /*if (_DIABDATA_C_TRICORE_ == 1U)*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   620      uint32 *SFR;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   621      uint32 SetMask;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   622      uint32 ClearMask;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   623  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   624      #ifdef _TASKING_C_TRICORE_
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   625      #if (_TASKING_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   626        __asm("mov.aa %0,a4" : "=a"(SFR));
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   627        __asm("mov %0,d4" : "=d"(SetMask));
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   628        __asm("mov %0,d5" : "=d"(ClearMask));
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   629      #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   630      #elif defined _GNU_C_TRICORE_
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   631      #if (_GNU_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   632        __asm__("mov.aa %0,%%a4" : "=a"(SFR));
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   633        __asm__("mov %0,%%d4" : "=d"(SetMask));
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   634        __asm__("mov %0,%%d5" : "=d"(ClearMask));
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   635      #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   636      #elif defined _DIABDATA_C_TRICORE_
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   637      #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   638  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   639        GET_ADDRESS_REG(a4,TempAddress);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   640        GET_DATA_REG(d4,SetMask);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   641        GET_DATA_REG(d5,ClearMask);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   642        SFR = (uint32 * )TempAddress;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   643  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   644      #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   645      #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   646  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   647      Mcal_SVModeExecution(SFR,SetMask,ClearMask,tin);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   648  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   649    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   650    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   651    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   652    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   653    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   654      print_f("\nClass 6: System Call Trap occurred\n");
	movh.a	a4,#@his(.20.str)
	lea	a4,[a4]@los(.20.str)
	call	print_f
.L404:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   655      get_char();
	call	get_char
.L405:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   656    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   657  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   658    __asm ("rslcx \n");
	rslcx 

.L406:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   659    __asm ("rfe \n");
	rfe 

.L407:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   660  }
	ret
.L168:
	
___trap_6_function_end:
	.size	_trap_6,___trap_6_function_end-_trap_6
.L140:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('_trap_7')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	_trap_7

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   661  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   662  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   663  ** Syntax : void _trap_7( void )                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   664  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   665  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   666  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   667  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   668  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   669  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   670  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   671  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   672  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   673  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   674  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   675  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   676  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   677  ** Description : Sample handler for  class 7 trap                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   678  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   679  *****************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   680  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   681  /* Trap class 7 handler. */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   682  void _trap_7( void )
; Function _trap_7
.L80:
_trap_7:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   683  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   684    uint32 tin;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   685  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   686    __asm ("svlcx");
	svlcx
.L412:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   687    __GETTIN (tin);
	mov d0,d15
.L198:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   688  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   689    TrapIdentification[7][tin] = 1;
	sh	d15,d0,#2
.L413:
	movh.a	a15,#@his(TrapIdentification)
	lea	a15,[a15]@los(TrapIdentification)
.L414:
	addsc.a	a15,a15,d15,#0
.L415:
	mov	d15,#1
.L416:
	st.w	[a15]224,d15
.L417:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   690    switch(tin)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   691     {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   692       case 0:
	mov	d15,#0
	jeq	d15,d0,.L61
	j	.L62
.L61:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   693            print_f("\nClass 7: Non-Maskable Interrupt Trap occurred\n");
	movh.a	a4,#@his(.21.str)
	lea	a4,[a4]@los(.21.str)
	call	print_f
.L199:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   694            get_char();
	call	get_char
.L418:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   695  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   696            break;
	j	.L63

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   697  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   698       default:
.L62:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   699            /* Halt the execution if debug mode enabled.*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   700            DEBUG();
	debug
.L419:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   701            break;
	j	.L64

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   702     }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   703    __asm ("rslcx \n");
.L64:
.L63:
	rslcx 

.L420:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   704    __asm ("rfe \n");
	rfe 

.L421:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   705  }
	ret
.L171:
	
___trap_7_function_end:
	.size	_trap_7,___trap_7_function_end-_trap_7
.L145:
	; End of function
	
	.sdecl	'.text.CPU0_TRAP_HANDLER_CODE_ROM',code,cluster('cpu0_trap_0')
	.sect	'.text.CPU0_TRAP_HANDLER_CODE_ROM'
	.align	2
	
	.global	cpu0_trap_0

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   706  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   707  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   708  #define MCAL_TRAP_STOP_SEC_CODE
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   709  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   710  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   711  #define IFX_MCAL_TRAP_STOP_SEC_CODE_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   712  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   713  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   714  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   715  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   716  #define MCAL_TRAP_START_SEC_CODE_CPU0_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   717  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   718  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   719  #define IFX_MCAL_TRAP_START_SEC_CODE_CPU0_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   720  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   721  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   722  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   723  ** Syntax : void cpu0_trap_0 (void)                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   724  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   725  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   726  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   727  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   728  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   729  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   730  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   731  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   732  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   733  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   734  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   735  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   736  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   737  ** Description : Sample handler for  Cpu0 trap                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   738  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   739  *****************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   740  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   741  #ifdef __TASKING__
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   742  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   743  void cpu0_trap_0 (void)
; Function cpu0_trap_0
.L82:
cpu0_trap_0:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   744  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   745    __asm (".align 256");
	.align 256
.L208:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   746    /* Class 0, MMU Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   747    __asm("j       _trap_0");/*  Jump to the trap handler */
	j       _trap_0
.L209:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   748  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   749    __asm (".align 32");
	.align 32
.L210:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   750      /* Class 1, Internal Protection Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   751    __asm("j       _trap_1");/*  Jump to the trap handler */
	j       _trap_1
.L211:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   752  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   753    __asm (".align 32");
	.align 32
.L212:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   754    /* Class 2, Instruction Error Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   755    __asm("j       _trap_2");/*  Jump to the trap handler */
	j       _trap_2
.L213:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   756  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   757    __asm (".align 32");
	.align 32
.L214:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   758    /* Class 3, Context Management Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   759    __asm("j       _trap_3");/*  Jump to the trap handler   */
	j       _trap_3
.L215:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   760  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   761    __asm (".align 32");
	.align 32
.L216:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   762    /* Class 4, System Bus and Peripheral Error Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   763    __asm("j       _trap_4");/*  Jump to the trap handler   */
	j       _trap_4
.L217:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   764  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   765    __asm (".align 32");
	.align 32
.L218:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   766    /* Class 5, Assertion Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   767    __asm("j       _trap_5");/*  Jump to the trap handler     */
	j       _trap_5
.L219:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   768  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   769    __asm (".align 32");
	.align 32
.L220:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   770    /* Class 6, System Call Trap */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   771    __asm("j       _trap_6");/*  Jump to the trap handler     */
	j       _trap_6
.L221:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   772  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   773   __asm (".align 32");
	.align 32
.L222:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   774    /* Class 7, Non Maskable Interrupt Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   775    __asm("j       _trap_7");/*  Jump to the trap handler       */
	j       _trap_7
.L223:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   776  }
	ret
.L152:
	
__cpu0_trap_0_function_end:
	.size	cpu0_trap_0,__cpu0_trap_0_function_end-cpu0_trap_0
.L95:
	; End of function
	
	.sdecl	'.text.CPU1_TRAP_HANDLER_CODE_ROM',code,cluster('cpu1_trap_0')
	.sect	'.text.CPU1_TRAP_HANDLER_CODE_ROM'
	.align	2
	
	.global	cpu1_trap_0

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   777  #endif /* __TASKING__ */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   778  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   779  #ifdef __GNUC__
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   780  void cpu0_trap_0 (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   781  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   782   /* ; Special trap table used during the Trap test: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   783  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   784    /* ; Class 0, MMU Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   785    __asm (".align 8");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   786    __asm("j       _trap_0"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   787  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   788    /* ; Class 1, Internal Protection Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   789    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   790    __asm("j       _trap_1"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   791  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   792    /* ; Class 2, Instruction Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   793    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   794    __asm("j       _trap_2"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   795  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   796    /* ; Class 3, Context Management Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   797    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   798    __asm("j       _trap_3"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   799  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   800    /* ; Class 4, System Bus and Peripheral Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   801    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   802    __asm("j       _trap_4"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   803  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   804    /* ; Class 5, Assertion Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   805    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   806    __asm("j       _trap_5"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   807  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   808    /* ; Class 6, System Call Trap: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   809    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   810    __asm("j       _trap_6"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   811  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   812    /* ; Class 7, Non Maskable Interrupt Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   813    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   814    __asm("j       _trap_7"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   815  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   816  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   817  #endif /* __GNUC__ */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   818  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   819  #ifdef _DIABDATA_C_TRICORE_
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   820  void cpu0_trap_0 (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   821  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   822     /* ; Special trap table used during the Trap test: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   823  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   824    /* ; Class 0, MMU Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   825    __asm (".align 8");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   826    __asm("j       _trap_0"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   827  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   828    /* ; Class 1, Internal Protection Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   829    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   830    __asm("j       _trap_1"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   831  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   832    /* ; Class 2, Instruction Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   833    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   834    __asm("j       _trap_2"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   835  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   836    /* ; Class 3, Context Management Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   837    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   838    __asm("j       _trap_3"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   839  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   840    /* ; Class 4, System Bus and Peripheral Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   841    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   842    __asm("j       _trap_4"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   843  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   844    /* ; Class 5, Assertion Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   845    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   846    __asm("j       _trap_5"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   847  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   848    /* ; Class 6, System Call Trap: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   849    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   850    __asm("j       _trap_6"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   851  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   852    /* ; Class 7, Non Maskable Interrupt Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   853    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   854    __asm("j       _trap_7"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   855  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   856  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   857  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   858  #endif /* _DIABDATA_C_TRICORE_ */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   859  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   860  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   861  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   862  #define MCAL_TRAP_STOP_SEC_CODE_CPU0_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   863  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   864  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   865  #define IFX_MCAL_TRAP_STOP_SEC_CODE_CPU0_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   866  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   867  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   868  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   869  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   870  #define MCAL_TRAP_START_SEC_CODE_CPU1_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   871  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   872  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   873  #define IFX_MCAL_TRAP_START_SEC_CODE_CPU1_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   874  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   875  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   876  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   877  ** Syntax : void cpu1_trap_0 (void)                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   878  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   879  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   880  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   881  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   882  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   883  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   884  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   885  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   886  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   887  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   888  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   889  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   890  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   891  ** Description : Sample handler for  Cpu1 trap                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   892  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   893  *****************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   894  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   895  #ifdef __TASKING__
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   896  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   897  void cpu1_trap_0 (void)
; Function cpu1_trap_0
.L84:
cpu1_trap_0:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   898  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   899    __asm (".align 256");
	.align 256
.L228:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   900    /* Class 0, MMU Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   901    __asm("j       _trap_0");/*  Jump to the trap handler */
	j       _trap_0
.L229:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   902  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   903    __asm (".align 32");
	.align 32
.L230:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   904      /* Class 1, Internal Protection Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   905    __asm("j       _trap_1");/*  Jump to the trap handler */
	j       _trap_1
.L231:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   906  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   907    __asm (".align 32");
	.align 32
.L232:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   908    /* Class 2, Instruction Error Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   909    __asm("j       _trap_2");/*  Jump to the trap handler */
	j       _trap_2
.L233:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   910  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   911    __asm (".align 32");
	.align 32
.L234:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   912    /* Class 3, Context Management Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   913    __asm("j       _trap_3");/*  Jump to the trap handler   */
	j       _trap_3
.L235:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   914  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   915    __asm (".align 32");
	.align 32
.L236:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   916    /* Class 4, System Bus and Peripheral Error Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   917    __asm("j       _trap_4");/*  Jump to the trap handler   */
	j       _trap_4
.L237:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   918  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   919    __asm (".align 32");
	.align 32
.L238:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   920    /* Class 5, Assertion Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   921    __asm("j       _trap_5");/*  Jump to the trap handler     */
	j       _trap_5
.L239:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   922  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   923    __asm (".align 32");
	.align 32
.L240:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   924    /* Class 6, System Call Trap */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   925    __asm("j       _trap_6");/*  Jump to the trap handler     */
	j       _trap_6
.L241:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   926  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   927   __asm (".align 32");
	.align 32
.L242:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   928    /* Class 7, Non Maskable Interrupt Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   929    __asm("j       _trap_7");/*  Jump to the trap handler       */
	j       _trap_7
.L243:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   930  }
	ret
.L153:
	
__cpu1_trap_0_function_end:
	.size	cpu1_trap_0,__cpu1_trap_0_function_end-cpu1_trap_0
.L100:
	; End of function
	
	.sdecl	'.text.CPU2_TRAP_HANDLER_CODE_ROM',code,cluster('cpu2_trap_0')
	.sect	'.text.CPU2_TRAP_HANDLER_CODE_ROM'
	.align	2
	
	.global	cpu2_trap_0

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   931  #endif /* __TASKING__ */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   932  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   933  #ifdef __GNUC__
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   934  void cpu1_trap_0 (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   935  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   936   /* ; Special trap table used during the Trap test: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   937  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   938    /* ; Class 0, MMU Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   939    __asm (".align 8");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   940    __asm("j       _trap_0"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   941  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   942    /* ; Class 1, Internal Protection Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   943    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   944    __asm("j       _trap_1"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   945  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   946    /* ; Class 2, Instruction Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   947    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   948    __asm("j       _trap_2"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   949  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   950    /* ; Class 3, Context Management Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   951    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   952    __asm("j       _trap_3"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   953  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   954    /* ; Class 4, System Bus and Peripheral Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   955    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   956    __asm("j       _trap_4"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   957  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   958    /* ; Class 5, Assertion Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   959    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   960    __asm("j       _trap_5"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   961  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   962    /* ; Class 6, System Call Trap: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   963    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   964    __asm("j       _trap_6"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   965  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   966    /* ; Class 7, Non Maskable Interrupt Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   967    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   968    __asm("j       _trap_7"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   969  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   970  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   971  #endif /* __GNUC__ */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   972  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   973  #ifdef _DIABDATA_C_TRICORE_
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   974  void cpu1_trap_0 (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   975  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   976     /* ; Special trap table used during the Trap test: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   977  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   978    /* ; Class 0, MMU Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   979    __asm (".align 8");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   980    __asm("j       _trap_0"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   981  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   982    /* ; Class 1, Internal Protection Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   983    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   984    __asm("j       _trap_1"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   985  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   986    /* ; Class 2, Instruction Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   987    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   988    __asm("j       _trap_2"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   989  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   990    /* ; Class 3, Context Management Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   991    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   992    __asm("j       _trap_3"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   993  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   994    /* ; Class 4, System Bus and Peripheral Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   995    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   996    __asm("j       _trap_4"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   997  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   998    /* ; Class 5, Assertion Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	   999    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1000    __asm("j       _trap_5"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1001  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1002    /* ; Class 6, System Call Trap: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1003    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1004    __asm("j       _trap_6"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1005  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1006    /* ; Class 7, Non Maskable Interrupt Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1007    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1008    __asm("j       _trap_7"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1009  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1010  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1011  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1012  #endif /* _DIABDATA_C_TRICORE_ */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1013  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1014  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1015  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1016  #define MCAL_TRAP_STOP_SEC_CODE_CPU1_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1017  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1018  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1019  #define IFX_MCAL_TRAP_STOP_SEC_CODE_CPU1_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1020  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1021  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1022  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1023  #if ( MCAL_NO_OF_CORES == 3U )
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1024  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1025  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1026  #define MCAL_TRAP_START_SEC_CODE_CPU2_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1027  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1028  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1029  #define IFX_MCAL_TRAP_START_SEC_CODE_CPU2_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1030  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1031  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1032  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1033  ** Syntax : void cpu2_trap_0 (void)                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1034  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1035  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1036  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1037  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1038  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1039  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1040  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1041  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1042  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1043  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1044  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1045  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1046  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1047  ** Description : Sample handler for  Cpu2 trap                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1048  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1049  *****************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1050  #ifdef __TASKING__
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1051  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1052  void cpu2_trap_0 (void)
; Function cpu2_trap_0
.L86:
cpu2_trap_0:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1053  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1054    __asm (".align 256");
	.align 256
.L248:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1055    /* Class 0, MMU Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1056    __asm("j       _trap_0");/*  Jump to the trap handler */
	j       _trap_0
.L249:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1057  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1058    __asm (".align 32");
	.align 32
.L250:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1059      /* Class 1, Internal Protection Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1060    __asm("j       _trap_1");/*  Jump to the trap handler */
	j       _trap_1
.L251:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1061  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1062    __asm (".align 32");
	.align 32
.L252:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1063    /* Class 2, Instruction Error Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1064    __asm("j       _trap_2");/*  Jump to the trap handler */
	j       _trap_2
.L253:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1065  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1066    __asm (".align 32");
	.align 32
.L254:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1067    /* Class 3, Context Management Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1068    __asm("j       _trap_3");/*  Jump to the trap handler   */
	j       _trap_3
.L255:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1069  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1070    __asm (".align 32");
	.align 32
.L256:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1071    /* Class 4, System Bus and Peripheral Error Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1072    __asm("j       _trap_4");/*  Jump to the trap handler   */
	j       _trap_4
.L257:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1073  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1074    __asm (".align 32");
	.align 32
.L258:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1075    /* Class 5, Assertion Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1076    __asm("j       _trap_5");/*  Jump to the trap handler     */
	j       _trap_5
.L259:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1077  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1078    __asm (".align 32");
	.align 32
.L260:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1079    /* Class 6, System Call Trap */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1080    __asm("j       _trap_6");/*  Jump to the trap handler     */
	j       _trap_6
.L261:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1081  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1082   __asm (".align 32");
	.align 32
.L262:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1083    /* Class 7, Non Maskable Interrupt Traps */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1084    __asm("j       _trap_7");/*  Jump to the trap handler       */
	j       _trap_7
.L263:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1085  }
	ret
.L154:
	
__cpu2_trap_0_function_end:
	.size	cpu2_trap_0,__cpu2_trap_0_function_end-cpu2_trap_0
.L105:
	; End of function
	
	.sdecl	'.zbss.Mcal_Trap.MtlTrapTst_Unexpected_Trap_Count',data,cluster('MtlTrapTst_Unexpected_Trap_Count')
	.sect	'.zbss.Mcal_Trap.MtlTrapTst_Unexpected_Trap_Count'
	.global	MtlTrapTst_Unexpected_Trap_Count
	.align	2
MtlTrapTst_Unexpected_Trap_Count:	.type	object
	.size	MtlTrapTst_Unexpected_Trap_Count,4
	.space	4
	.sdecl	'.zbss.Mcal_Trap.UVALCON0',data,cluster('UVALCON0')
	.sect	'.zbss.Mcal_Trap.UVALCON0'
	.align	4
UVALCON0:	.type	object
	.size	UVALCON0,4
	.space	4
	.sdecl	'.bss.Shared.DEFAULT_RAM_32BIT',data,cluster('TrapIdentification')
	.sect	'.bss.Shared.DEFAULT_RAM_32BIT'
	.align	4
TrapIdentification:	.type	object
	.size	TrapIdentification,256
	.space	256
	.sdecl	'.rodata.Mcal_Trap..1.str',data,rom
	.sect	'.rodata.Mcal_Trap..1.str'
.1.str:	.type	object
	.size	.1.str,46
	.byte	10,67,108,97,115,115,32,48
	.byte	58,32,86,105,114,116,117,97
	.byte	108,32,65,100,100,114,101,115
	.byte	115,32,70,105,108,108,32,84
	.byte	114,97,112,32,111,99,99,117
	.byte	114,114,101,100
	.byte	10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..2.str',data,rom
	.sect	'.rodata.Mcal_Trap..2.str'
.2.str:	.type	object
	.size	.2.str,52
	.byte	10,67,108,97,115,115,32,48
	.byte	58,32,86,105,114,116,117,97
	.byte	108,32,65,100,100,114,101,115
	.byte	115,32,80,114,111,116,101,99
	.byte	116,105,111,110,32,84,114,97
	.byte	112,32,111,99,99,117,114,114
	.byte	101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..3.str',data,rom
	.sect	'.rodata.Mcal_Trap..3.str'
.3.str:	.type	object
	.size	.3.str,47
	.byte	10,67,108,97,115,115,32,49
	.byte	58,32,80,114,105,118,105,108
	.byte	101,103,101,32,73,110,115,116
	.byte	114,117,99,116,105,111,110,32
	.byte	84,114,97,112,32,111,99,99
	.byte	117,114,114,101
	.byte	100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..4.str',data,rom
	.sect	'.rodata.Mcal_Trap..4.str'
.4.str:	.type	object
	.size	.4.str,48
	.byte	10,67,108,97,115,115,32,49
	.byte	58,32,77,101,109,111,114,121
	.byte	32,80,114,111,116,101,99,116
	.byte	105,111,110,32,82,101,97,100
	.byte	32,84,114,97,112,32,111,99
	.byte	99,117,114,114
	.byte	101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..5.str',data,rom
	.sect	'.rodata.Mcal_Trap..5.str'
.5.str:	.type	object
	.size	.5.str,49
	.byte	10,67,108,97,115,115,32,49
	.byte	58,32,77,101,109,111,114,121
	.byte	32,80,114,111,116,101,99,116
	.byte	105,111,110,32,87,114,105,116
	.byte	101,32,84,114,97,112,32,111
	.byte	99,99,117,114,114,101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..6.str',data,rom
	.sect	'.rodata.Mcal_Trap..6.str'
.6.str:	.type	object
	.size	.6.str,53
	.byte	10,67,108,97,115,115,32,49
	.byte	58,32,77,101,109,111,114,121
	.byte	32,80,114,111,116,101,99,116
	.byte	105,111,110,32,69,120,101,99
	.byte	117,116,105,111,110,32,84,114
	.byte	97,112,32,111,99,99,117,114
	.byte	114,101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..7.str',data,rom
	.sect	'.rodata.Mcal_Trap..7.str'
.7.str:	.type	object
	.size	.7.str,61
	.byte	10,67,108,97,115,115,32,49
	.byte	58,32,77,101,109,111,114,121
	.byte	32,80,114,111,116,101,99,116
	.byte	105,111,110,32,80,101,114,105
	.byte	112,104,101,114,97,108,32,65
	.byte	99,99,101,115,115,32,84,114
	.byte	97,112,32,111,99,99,117,114
	.byte	114,101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..8.str',data,rom
	.sect	'.rodata.Mcal_Trap..8.str'
.8.str:	.type	object
	.size	.8.str,56
	.byte	10,67,108,97,115,115,32,49
	.byte	58,32,77,101,109,111,114,121
	.byte	32,80,114,111,116,101,99,116
	.byte	105,111,110,32,78,117,108,108
	.byte	32,65,100,100,114,101,115,115
	.byte	32,84,114,97,112,32,111,99
	.byte	99,117,114,114
	.byte	101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..9.str',data,rom
	.sect	'.rodata.Mcal_Trap..9.str'
.9.str:	.type	object
	.size	.9.str,58
	.byte	10,67,108,97,115,115,32,49
	.byte	58,32,71,108,111,98,97,108
	.byte	32,82,101,103,105,115,116,101
	.byte	114,32,87,114,105,116,101,32
	.byte	80,114,111,116,101,99,116,105
	.byte	111,110,32,84,114,97,112,32
	.byte	111,99,99,117,114,114,101,100
	.byte	10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..10.str',data,rom
	.sect	'.rodata.Mcal_Trap..10.str'
.10.str:	.type	object
	.size	.10.str,40
	.byte	10,67,108,97,115,115,32,50
	.byte	58,32,73,108,108,101,103,97
	.byte	108,32,79,112,99,111,100,101
	.byte	32,84,114,97,112,32,111,99
	.byte	99,117,114,114
	.byte	101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..11.str',data,rom
	.sect	'.rodata.Mcal_Trap..11.str'
.11.str:	.type	object
	.size	.11.str,46
	.byte	10,67,108,97,115,115,32,50
	.byte	58,32,85,110,105,109,112,108
	.byte	101,109,101,110,116,101,100,32
	.byte	79,112,99,111,100,101,32,84
	.byte	114,97,112,32,111,99,99,117
	.byte	114,114,101,100
	.byte	10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..12.str',data,rom
	.sect	'.rodata.Mcal_Trap..12.str'
.12.str:	.type	object
	.size	.12.str,55
	.byte	10,67,108,97,115,115,32,50
	.byte	58,32,73,110,118,97,108,105
	.byte	100,32,79,112,101,114,97,110
	.byte	100,32,83,112,101,99,105,102
	.byte	105,99,97,116,105,111,110,32
	.byte	84,114,97,112,32,111,99,99
	.byte	117,114,114,101
	.byte	100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..13.str',data,rom
	.sect	'.rodata.Mcal_Trap..13.str'
.13.str:	.type	object
	.size	.13.str,48
	.byte	10,67,108,97,115,115,32,50
	.byte	58,32,68,97,116,97,32,65
	.byte	100,100,114,101,115,115,32,65
	.byte	108,105,103,110,109,101,110,116
	.byte	32,84,114,97,112,32,111,99
	.byte	99,117,114,114
	.byte	101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..14.str',data,rom
	.sect	'.rodata.Mcal_Trap..14.str'
.14.str:	.type	object
	.size	.14.str,54
	.byte	10,67,108,97,115,115,32,50
	.byte	58,32,73,110,118,97,108,105
	.byte	100,32,76,111,99,97,108,32
	.byte	77,101,109,111,114,121,32,65
	.byte	100,100,114,101,115,115,32,84
	.byte	114,97,112,32,111,99,99,117
	.byte	114,114,101,100
	.byte	10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..15.str',data,rom
	.sect	'.rodata.Mcal_Trap..15.str'
.15.str:	.type	object
	.size	.15.str,57
	.byte	10,67,108,97,115,115,32,52
	.byte	58,32,80,114,111,103,114,97
	.byte	109,32,70,101,116,99,104,32
	.byte	83,121,110,99,104,114,111,110
	.byte	111,117,115,32,69,114,114,111
	.byte	114,32,84,114,97,112,32,111
	.byte	99,99,117,114,114,101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..16.str',data,rom
	.sect	'.rodata.Mcal_Trap..16.str'
.16.str:	.type	object
	.size	.16.str,55
	.byte	10,67,108,97,115,115,32,52
	.byte	58,32,68,97,116,97,32,65
	.byte	99,99,101,115,115,32,83,121
	.byte	110,99,104,114,111,110,111,117
	.byte	115,32,69,114,114,111,114,32
	.byte	84,114,97,112,32,111,99,99
	.byte	117,114,114,101
	.byte	100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..17.str',data,rom
	.sect	'.rodata.Mcal_Trap..17.str'
.17.str:	.type	object
	.size	.17.str,56
	.byte	10,67,108,97,115,115,32,52
	.byte	58,32,68,97,116,97,32,65
	.byte	99,99,101,115,115,32,65,115
	.byte	121,110,99,104,114,111,110,111
	.byte	117,115,32,69,114,114,111,114
	.byte	32,84,114,97,112,32,111,99
	.byte	99,117,114,114
	.byte	101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..18.str',data,rom
	.sect	'.rodata.Mcal_Trap..18.str'
.18.str:	.type	object
	.size	.18.str,46
	.byte	10,67,108,97,115,115,32,53
	.byte	58,32,65,114,105,116,104,101
	.byte	109,101,116,105,99,32,79,118
	.byte	101,114,102,108,111,119,32,84
	.byte	114,97,112,32,111,99,99,117
	.byte	114,114,101,100
	.byte	10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..19.str',data,rom
	.sect	'.rodata.Mcal_Trap..19.str'
.19.str:	.type	object
	.size	.19.str,53
	.byte	10,67,108,97,115,115,32,53
	.byte	58,32,83,116,105,99,107,121
	.byte	32,65,114,105,116,104,101,109
	.byte	101,116,105,99,32,79,118,101
	.byte	114,102,108,111,119,32,84,114
	.byte	97,112,32,111,99,99,117,114
	.byte	114,101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..20.str',data,rom
	.sect	'.rodata.Mcal_Trap..20.str'
.20.str:	.type	object
	.size	.20.str,37
	.byte	10,67,108,97,115,115,32,54
	.byte	58,32,83,121,115,116,101,109
	.byte	32,67,97,108,108,32,84,114
	.byte	97,112,32,111,99,99,117,114
	.byte	114,101,100,10
	.space	1
	.sdecl	'.rodata.Mcal_Trap..21.str',data,rom
	.sect	'.rodata.Mcal_Trap..21.str'
.21.str:	.type	object
	.size	.21.str,48
	.byte	10,67,108,97,115,115,32,55
	.byte	58,32,78,111,110,45,77,97
	.byte	115,107,97,98,108,101,32,73
	.byte	110,116,101,114,114,117,112,116
	.byte	32,84,114,97,112,32,111,99
	.byte	99,117,114,114
	.byte	101,100,10
	.space	1
	.calls	'_trap_0','print_f'
	.calls	'_trap_0','get_char'
	.calls	'_trap_1','print_f'
	.calls	'_trap_1','get_char'
	.calls	'_trap_2','print_f'
	.calls	'_trap_2','get_char'
	.calls	'_trap_4','print_f'
	.calls	'_trap_4','get_char'
	.calls	'_trap_5','print_f'
	.calls	'_trap_5','get_char'
	.calls	'_trap_6','print_f'
	.calls	'_trap_6','get_char'
	.calls	'_trap_7','print_f'
	.calls	'_trap_7','get_char'
	.calls	'_trap_0','',0
	.calls	'_trap_1','',0
	.calls	'_trap_2','',0
	.calls	'_trap_3','',0
	.calls	'_trap_4','',0
	.calls	'_trap_5','',0
	.calls	'_trap_6','',0
	.calls	'_trap_7','',0
	.calls	'cpu0_trap_0','',0
	.calls	'cpu1_trap_0','',0
	.extern	get_char
	.extern	print_f
	.calls	'cpu2_trap_0','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L88:
	.word	38888
	.half	3
	.word	.L89
	.byte	4
.L87:
	.byte	1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L90
	.byte	2
	.byte	'__debug',0,1,1,1,1,3
	.byte	'int',0,4,5,4
	.byte	'get_char',0,1,146,1,12
	.word	177
	.byte	1,1,1,1,5
	.byte	'print_f',0,1,166,1,13,1,1,1,1,3
	.byte	'unsigned char',0,1,8,6
	.word	223
	.byte	7
	.word	240
	.byte	8
	.byte	'p_frm',0,1,166,1,33
	.word	245
	.byte	9,1,166,1,40,0
.L156:
	.byte	3
	.byte	'unsigned long int',0,4,7
.L169:
	.byte	3
	.byte	'unsigned char',0,1,8,10
	.byte	'void',0,7
	.word	309
	.byte	11
	.byte	'__prof_adm',0,2,1,1
	.word	315
	.byte	12,1,7
	.word	339
	.byte	11
	.byte	'__codeptr',0,2,1,1
	.word	341
	.byte	11
	.byte	'uint8',0,3,90,29
	.word	292
	.byte	3
	.byte	'unsigned short int',0,2,7,11
	.byte	'uint16',0,3,92,29
	.word	378
	.byte	11
	.byte	'uint32',0,3,94,29
	.word	271
	.byte	13
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,4,45,16,4,14
	.byte	'EN0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'EN1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'EN2',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'EN3',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'EN4',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'EN5',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'EN6',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'EN7',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'EN8',0,1
	.word	292
	.byte	1,7,2,35,1,14
	.byte	'EN9',0,1
	.word	292
	.byte	1,6,2,35,1,14
	.byte	'EN10',0,1
	.word	292
	.byte	1,5,2,35,1,14
	.byte	'EN11',0,1
	.word	292
	.byte	1,4,2,35,1,14
	.byte	'EN12',0,1
	.word	292
	.byte	1,3,2,35,1,14
	.byte	'EN13',0,1
	.word	292
	.byte	1,2,2,35,1,14
	.byte	'EN14',0,1
	.word	292
	.byte	1,1,2,35,1,14
	.byte	'EN15',0,1
	.word	292
	.byte	1,0,2,35,1,14
	.byte	'EN16',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'EN17',0,1
	.word	292
	.byte	1,6,2,35,2,14
	.byte	'EN18',0,1
	.word	292
	.byte	1,5,2,35,2,14
	.byte	'EN19',0,1
	.word	292
	.byte	1,4,2,35,2,14
	.byte	'EN20',0,1
	.word	292
	.byte	1,3,2,35,2,14
	.byte	'EN21',0,1
	.word	292
	.byte	1,2,2,35,2,14
	.byte	'EN22',0,1
	.word	292
	.byte	1,1,2,35,2,14
	.byte	'EN23',0,1
	.word	292
	.byte	1,0,2,35,2,14
	.byte	'EN24',0,1
	.word	292
	.byte	1,7,2,35,3,14
	.byte	'EN25',0,1
	.word	292
	.byte	1,6,2,35,3,14
	.byte	'EN26',0,1
	.word	292
	.byte	1,5,2,35,3,14
	.byte	'EN27',0,1
	.word	292
	.byte	1,4,2,35,3,14
	.byte	'EN28',0,1
	.word	292
	.byte	1,3,2,35,3,14
	.byte	'EN29',0,1
	.word	292
	.byte	1,2,2,35,3,14
	.byte	'EN30',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'EN31',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_ACCEN0_Bits',0,4,79,3
	.word	430
	.byte	13
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,4,82,16,4,3
	.byte	'unsigned int',0,4,7,14
	.byte	'reserved_0',0,4
	.word	1013
	.byte	32,0,2,35,2,0,11
	.byte	'Ifx_SCU_ACCEN1_Bits',0,4,85,3
	.word	987
	.byte	13
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,4,88,16,4,14
	.byte	'STM0DIS',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'STM1DIS',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'STM2DIS',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'reserved_3',0,4
	.word	1013
	.byte	29,0,2,35,2,0,11
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,4,94,3
	.word	1080
	.byte	13
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,4,97,16,4,14
	.byte	'BAUD1DIV',0,1
	.word	292
	.byte	4,4,2,35,0,14
	.byte	'BAUD2DIV',0,1
	.word	292
	.byte	4,0,2,35,0,14
	.byte	'SRIDIV',0,1
	.word	292
	.byte	4,4,2,35,1,14
	.byte	'LPDIV',0,1
	.word	292
	.byte	4,0,2,35,1,14
	.byte	'SPBDIV',0,1
	.word	292
	.byte	4,4,2,35,2,14
	.byte	'FSI2DIV',0,1
	.word	292
	.byte	2,2,2,35,2,14
	.byte	'reserved_22',0,1
	.word	292
	.byte	2,0,2,35,2,14
	.byte	'FSIDIV',0,1
	.word	292
	.byte	2,6,2,35,3,14
	.byte	'reserved_26',0,1
	.word	292
	.byte	2,4,2,35,3,14
	.byte	'CLKSEL',0,1
	.word	292
	.byte	2,2,2,35,3,14
	.byte	'UP',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_CCUCON0_Bits',0,4,111,3
	.word	1216
	.byte	13
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,4,114,16,4,14
	.byte	'CANDIV',0,1
	.word	292
	.byte	4,4,2,35,0,14
	.byte	'ERAYDIV',0,1
	.word	292
	.byte	4,0,2,35,0,14
	.byte	'STMDIV',0,1
	.word	292
	.byte	4,4,2,35,1,14
	.byte	'GTMDIV',0,1
	.word	292
	.byte	4,0,2,35,1,14
	.byte	'ETHDIV',0,1
	.word	292
	.byte	4,4,2,35,2,14
	.byte	'ASCLINFDIV',0,1
	.word	292
	.byte	4,0,2,35,2,14
	.byte	'ASCLINSDIV',0,1
	.word	292
	.byte	4,4,2,35,3,14
	.byte	'INSEL',0,1
	.word	292
	.byte	2,2,2,35,3,14
	.byte	'UP',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_CCUCON1_Bits',0,4,126,3
	.word	1496
	.byte	13
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,4,129,1,16,4,14
	.byte	'BBBDIV',0,1
	.word	292
	.byte	4,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	1013
	.byte	26,2,2,35,2,14
	.byte	'UP',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_CCUCON2_Bits',0,4,135,1,3
	.word	1734
	.byte	13
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,4,138,1,16,4,14
	.byte	'PLLDIV',0,1
	.word	292
	.byte	6,2,2,35,0,14
	.byte	'PLLSEL',0,1
	.word	292
	.byte	2,0,2,35,0,14
	.byte	'PLLERAYDIV',0,1
	.word	292
	.byte	6,2,2,35,1,14
	.byte	'PLLERAYSEL',0,1
	.word	292
	.byte	2,0,2,35,1,14
	.byte	'SRIDIV',0,1
	.word	292
	.byte	6,2,2,35,2,14
	.byte	'SRISEL',0,1
	.word	292
	.byte	2,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	5,3,2,35,3,14
	.byte	'SLCK',0,1
	.word	292
	.byte	1,2,2,35,3,14
	.byte	'UP',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_CCUCON3_Bits',0,4,150,1,3
	.word	1862
	.byte	13
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,4,153,1,16,4,14
	.byte	'SPBDIV',0,1
	.word	292
	.byte	6,2,2,35,0,14
	.byte	'SPBSEL',0,1
	.word	292
	.byte	2,0,2,35,0,14
	.byte	'GTMDIV',0,1
	.word	292
	.byte	6,2,2,35,1,14
	.byte	'GTMSEL',0,1
	.word	292
	.byte	2,0,2,35,1,14
	.byte	'STMDIV',0,1
	.word	292
	.byte	6,2,2,35,2,14
	.byte	'STMSEL',0,1
	.word	292
	.byte	2,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	5,3,2,35,3,14
	.byte	'SLCK',0,1
	.word	292
	.byte	1,2,2,35,3,14
	.byte	'UP',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_CCUCON4_Bits',0,4,165,1,3
	.word	2105
	.byte	13
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,4,168,1,16,4,14
	.byte	'MAXDIV',0,1
	.word	292
	.byte	4,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	1013
	.byte	26,2,2,35,2,14
	.byte	'UP',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_CCUCON5_Bits',0,4,174,1,3
	.word	2340
	.byte	13
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,4,177,1,16,4,14
	.byte	'CPU0DIV',0,1
	.word	292
	.byte	6,2,2,35,0,14
	.byte	'reserved_6',0,4
	.word	1013
	.byte	26,0,2,35,2,0,11
	.byte	'Ifx_SCU_CCUCON6_Bits',0,4,181,1,3
	.word	2468
	.byte	13
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,4,184,1,16,4,14
	.byte	'CPU1DIV',0,1
	.word	292
	.byte	6,2,2,35,0,14
	.byte	'reserved_6',0,4
	.word	1013
	.byte	26,0,2,35,2,0,11
	.byte	'Ifx_SCU_CCUCON7_Bits',0,4,188,1,3
	.word	2568
	.byte	13
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,4,191,1,16,4,14
	.byte	'CPU2DIV',0,1
	.word	292
	.byte	6,2,2,35,0,14
	.byte	'reserved_6',0,4
	.word	1013
	.byte	26,0,2,35,2,0,11
	.byte	'Ifx_SCU_CCUCON8_Bits',0,4,195,1,3
	.word	2668
	.byte	13
	.byte	'_Ifx_SCU_CHIPID_Bits',0,4,198,1,16,4,14
	.byte	'CHREV',0,1
	.word	292
	.byte	6,2,2,35,0,14
	.byte	'CHTEC',0,1
	.word	292
	.byte	2,0,2,35,0,14
	.byte	'CHID',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'EEA',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'UCODE',0,1
	.word	292
	.byte	7,0,2,35,2,14
	.byte	'FSIZE',0,1
	.word	292
	.byte	4,4,2,35,3,14
	.byte	'SP',0,1
	.word	292
	.byte	2,2,2,35,3,14
	.byte	'SEC',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'reserved_31',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_CHIPID_Bits',0,4,209,1,3
	.word	2768
	.byte	13
	.byte	'_Ifx_SCU_DTSCON_Bits',0,4,212,1,16,4,14
	.byte	'PWD',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'START',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	292
	.byte	2,4,2,35,0,14
	.byte	'CAL',0,4
	.word	1013
	.byte	22,6,2,35,2,14
	.byte	'reserved_26',0,1
	.word	292
	.byte	5,1,2,35,3,14
	.byte	'SLCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_DTSCON_Bits',0,4,220,1,3
	.word	2976
	.byte	13
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,4,223,1,16,4,14
	.byte	'LOWER',0,2
	.word	378
	.byte	10,6,2,35,0,14
	.byte	'reserved_10',0,1
	.word	292
	.byte	5,1,2,35,1,14
	.byte	'LLU',0,1
	.word	292
	.byte	1,0,2,35,1,14
	.byte	'UPPER',0,2
	.word	378
	.byte	10,6,2,35,2,14
	.byte	'reserved_26',0,1
	.word	292
	.byte	4,2,2,35,3,14
	.byte	'SLCK',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'UOF',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_DTSLIM_Bits',0,4,232,1,3
	.word	3141
	.byte	13
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,4,235,1,16,4,14
	.byte	'RESULT',0,2
	.word	378
	.byte	10,6,2,35,0,14
	.byte	'reserved_10',0,1
	.word	292
	.byte	4,2,2,35,1,14
	.byte	'RDY',0,1
	.word	292
	.byte	1,1,2,35,1,14
	.byte	'BUSY',0,1
	.word	292
	.byte	1,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,4,242,1,3
	.word	3324
	.byte	13
	.byte	'_Ifx_SCU_EICR_Bits',0,4,245,1,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	4,4,2,35,0,14
	.byte	'EXIS0',0,1
	.word	292
	.byte	3,1,2,35,0,14
	.byte	'reserved_7',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'FEN0',0,1
	.word	292
	.byte	1,7,2,35,1,14
	.byte	'REN0',0,1
	.word	292
	.byte	1,6,2,35,1,14
	.byte	'LDEN0',0,1
	.word	292
	.byte	1,5,2,35,1,14
	.byte	'EIEN0',0,1
	.word	292
	.byte	1,4,2,35,1,14
	.byte	'INP0',0,1
	.word	292
	.byte	3,1,2,35,1,14
	.byte	'reserved_15',0,4
	.word	1013
	.byte	5,12,2,35,2,14
	.byte	'EXIS1',0,1
	.word	292
	.byte	3,1,2,35,2,14
	.byte	'reserved_23',0,1
	.word	292
	.byte	1,0,2,35,2,14
	.byte	'FEN1',0,1
	.word	292
	.byte	1,7,2,35,3,14
	.byte	'REN1',0,1
	.word	292
	.byte	1,6,2,35,3,14
	.byte	'LDEN1',0,1
	.word	292
	.byte	1,5,2,35,3,14
	.byte	'EIEN1',0,1
	.word	292
	.byte	1,4,2,35,3,14
	.byte	'INP1',0,1
	.word	292
	.byte	3,1,2,35,3,14
	.byte	'reserved_31',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EICR_Bits',0,4,136,2,3
	.word	3478
	.byte	13
	.byte	'_Ifx_SCU_EIFR_Bits',0,4,139,2,16,4,14
	.byte	'INTF0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'INTF1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'INTF2',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'INTF3',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'INTF4',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'INTF5',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'INTF6',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'INTF7',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,4
	.word	1013
	.byte	24,0,2,35,2,0,11
	.byte	'Ifx_SCU_EIFR_Bits',0,4,150,2,3
	.word	3842
	.byte	13
	.byte	'_Ifx_SCU_EMSR_Bits',0,4,153,2,16,4,14
	.byte	'POL',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'MODE',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'ENON',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'PSEL',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,2
	.word	378
	.byte	12,0,2,35,0,14
	.byte	'EMSF',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'SEMSF',0,1
	.word	292
	.byte	1,6,2,35,2,14
	.byte	'reserved_18',0,1
	.word	292
	.byte	6,0,2,35,2,14
	.byte	'EMSFM',0,1
	.word	292
	.byte	2,6,2,35,3,14
	.byte	'SEMSFM',0,1
	.word	292
	.byte	2,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	292
	.byte	4,0,2,35,3,0,11
	.byte	'Ifx_SCU_EMSR_Bits',0,4,166,2,3
	.word	4053
	.byte	13
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,4,169,2,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	7,1,2,35,0,14
	.byte	'EDCON',0,2
	.word	378
	.byte	2,7,2,35,0,14
	.byte	'reserved_9',0,4
	.word	1013
	.byte	23,0,2,35,2,0,11
	.byte	'Ifx_SCU_ESRCFG_Bits',0,4,174,2,3
	.word	4305
	.byte	13
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,4,177,2,16,4,14
	.byte	'ARI',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'ARC',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	1013
	.byte	30,0,2,35,2,0,11
	.byte	'Ifx_SCU_ESROCFG_Bits',0,4,182,2,3
	.word	4423
	.byte	13
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,4,185,2,16,4,14
	.byte	'reserved_0',0,4
	.word	1013
	.byte	28,4,2,35,2,14
	.byte	'EVR13OFF',0,1
	.word	292
	.byte	1,3,2,35,3,14
	.byte	'BPEVR13OFF',0,1
	.word	292
	.byte	1,2,2,35,3,14
	.byte	'reserved_30',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVR13CON_Bits',0,4,192,2,3
	.word	4534
	.byte	13
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,4,195,2,16,4,14
	.byte	'reserved_0',0,4
	.word	1013
	.byte	28,4,2,35,2,14
	.byte	'EVR33OFF',0,1
	.word	292
	.byte	1,3,2,35,3,14
	.byte	'BPEVR33OFF',0,1
	.word	292
	.byte	1,2,2,35,3,14
	.byte	'reserved_30',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVR33CON_Bits',0,4,202,2,3
	.word	4697
	.byte	13
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,4,205,2,16,4,14
	.byte	'ADC13V',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'ADC33V',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'ADCSWDV',0,1
	.word	292
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	7,1,2,35,3,14
	.byte	'VAL',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,4,212,2,3
	.word	4860
	.byte	13
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,4,215,2,16,4,14
	.byte	'DVS13TRIM',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'reserved_8',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'DVS33TRIM',0,1
	.word	292
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	7,1,2,35,3,14
	.byte	'VAL',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,4,222,2,3
	.word	5018
	.byte	13
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,4,225,2,16,4,14
	.byte	'EVR13OVMOD',0,1
	.word	292
	.byte	2,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	292
	.byte	2,4,2,35,0,14
	.byte	'EVR13UVMOD',0,1
	.word	292
	.byte	2,2,2,35,0,14
	.byte	'reserved_6',0,1
	.word	292
	.byte	2,0,2,35,0,14
	.byte	'EVR33OVMOD',0,1
	.word	292
	.byte	2,6,2,35,1,14
	.byte	'reserved_10',0,1
	.word	292
	.byte	2,4,2,35,1,14
	.byte	'EVR33UVMOD',0,1
	.word	292
	.byte	2,2,2,35,1,14
	.byte	'reserved_14',0,1
	.word	292
	.byte	2,0,2,35,1,14
	.byte	'SWDOVMOD',0,1
	.word	292
	.byte	2,6,2,35,2,14
	.byte	'reserved_18',0,1
	.word	292
	.byte	2,4,2,35,2,14
	.byte	'SWDUVMOD',0,1
	.word	292
	.byte	2,2,2,35,2,14
	.byte	'reserved_22',0,2
	.word	378
	.byte	8,2,2,35,2,14
	.byte	'SLCK',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'reserved_31',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,4,241,2,3
	.word	5183
	.byte	13
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,4,244,2,16,4,14
	.byte	'EVR13OVVAL',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'EVR33OVVAL',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'SWDOVVAL',0,1
	.word	292
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	6,2,2,35,3,14
	.byte	'SLCK',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVROVMON_Bits',0,4,252,2,3
	.word	5551
	.byte	13
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,4,255,2,16,4,14
	.byte	'RST13TRIM',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'reserved_8',0,4
	.word	1013
	.byte	16,8,2,35,2,14
	.byte	'RST13OFF',0,1
	.word	292
	.byte	1,7,2,35,3,14
	.byte	'BPRST13OFF',0,1
	.word	292
	.byte	1,6,2,35,3,14
	.byte	'RST33OFF',0,1
	.word	292
	.byte	1,5,2,35,3,14
	.byte	'BPRST33OFF',0,1
	.word	292
	.byte	1,4,2,35,3,14
	.byte	'RSTSWDOFF',0,1
	.word	292
	.byte	1,3,2,35,3,14
	.byte	'BPRSTSWDOFF',0,1
	.word	292
	.byte	1,2,2,35,3,14
	.byte	'SLCK',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,4,139,3,3
	.word	5730
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,4,142,3,16,4,14
	.byte	'SD5P',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'SD5I',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'SD5D',0,1
	.word	292
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	7,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,4,149,3,3
	.word	5995
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,4,152,3,16,4,14
	.byte	'SD33P',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'SD33I',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'SD33D',0,1
	.word	292
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	7,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,4,159,3,3
	.word	6148
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,4,162,3,16,4,14
	.byte	'CT5REG0',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'CT5REG1',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'CT5REG2',0,1
	.word	292
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	7,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,4,169,3,3
	.word	6304
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,4,172,3,16,4,14
	.byte	'CT5REG3',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'CT5REG4',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	378
	.byte	15,1,2,35,2,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,4,178,3,3
	.word	6466
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,4,181,3,16,4,14
	.byte	'CT33REG0',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'CT33REG1',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'CT33REG2',0,1
	.word	292
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	7,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,4,188,3,3
	.word	6609
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,4,191,3,16,4,14
	.byte	'CT33REG3',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'CT33REG4',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	378
	.byte	15,1,2,35,2,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,4,197,3,3
	.word	6774
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,4,200,3,16,4,14
	.byte	'SDFREQSPRD',0,2
	.word	378
	.byte	16,0,2,35,0,14
	.byte	'SDFREQ',0,1
	.word	292
	.byte	8,0,2,35,2,14
	.byte	'SDSTEP',0,1
	.word	292
	.byte	4,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	292
	.byte	2,2,2,35,3,14
	.byte	'SDSAMPLE',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,4,208,3,3
	.word	6919
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,4,211,3,16,4,14
	.byte	'DRVP',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'SDMINMAXDC',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'DRVN',0,1
	.word	292
	.byte	8,0,2,35,2,14
	.byte	'SDLUT',0,1
	.word	292
	.byte	6,2,2,35,3,14
	.byte	'reserved_30',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,4,219,3,3
	.word	7100
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,4,222,3,16,4,14
	.byte	'SDPWMPRE',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'SDPID',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'SDVOKLVL',0,1
	.word	292
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	7,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,4,229,3,3
	.word	7274
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,4,232,3,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'SYNCDIV',0,1
	.word	292
	.byte	3,5,2,35,1,14
	.byte	'reserved_11',0,4
	.word	1013
	.byte	20,1,2,35,2,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,4,238,3,3
	.word	7434
	.byte	13
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,4,241,3,16,4,14
	.byte	'EVR13',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'OV13',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'EVR33',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'OV33',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'OVSWD',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'UV13',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'UV33',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'UVSWD',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'EXTPASS13',0,1
	.word	292
	.byte	1,7,2,35,1,14
	.byte	'EXTPASS33',0,1
	.word	292
	.byte	1,6,2,35,1,14
	.byte	'BGPROK',0,1
	.word	292
	.byte	1,5,2,35,1,14
	.byte	'reserved_11',0,4
	.word	1013
	.byte	21,0,2,35,2,0,11
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,4,255,3,3
	.word	7578
	.byte	13
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,4,130,4,16,4,14
	.byte	'EVR13TRIM',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'SDVOUTSEL',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	378
	.byte	14,2,2,35,2,14
	.byte	'SLCK',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,4,137,4,3
	.word	7852
	.byte	13
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,4,140,4,16,4,14
	.byte	'EVR13UVVAL',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'EVR33UVVAL',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'SWDUVVAL',0,1
	.word	292
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	6,2,2,35,3,14
	.byte	'SLCK',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,4,148,4,3
	.word	8007
	.byte	13
	.byte	'_Ifx_SCU_EXTCON_Bits',0,4,151,4,16,4,14
	.byte	'EN0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'reserved_1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'SEL0',0,1
	.word	292
	.byte	4,2,2,35,0,14
	.byte	'reserved_6',0,2
	.word	378
	.byte	10,0,2,35,0,14
	.byte	'EN1',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'NSEL',0,1
	.word	292
	.byte	1,6,2,35,2,14
	.byte	'SEL1',0,1
	.word	292
	.byte	4,2,2,35,2,14
	.byte	'reserved_22',0,1
	.word	292
	.byte	2,0,2,35,2,14
	.byte	'DIV1',0,1
	.word	292
	.byte	8,0,2,35,3,0,11
	.byte	'Ifx_SCU_EXTCON_Bits',0,4,162,4,3
	.word	8186
	.byte	13
	.byte	'_Ifx_SCU_FDR_Bits',0,4,165,4,16,4,14
	.byte	'STEP',0,2
	.word	378
	.byte	10,6,2,35,0,14
	.byte	'reserved_10',0,1
	.word	292
	.byte	4,2,2,35,1,14
	.byte	'DM',0,1
	.word	292
	.byte	2,0,2,35,1,14
	.byte	'RESULT',0,2
	.word	378
	.byte	10,6,2,35,2,14
	.byte	'reserved_26',0,1
	.word	292
	.byte	5,1,2,35,3,14
	.byte	'DISCLK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_FDR_Bits',0,4,173,4,3
	.word	8404
	.byte	13
	.byte	'_Ifx_SCU_FMR_Bits',0,4,176,4,16,4,14
	.byte	'FS0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'FS1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'FS2',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'FS3',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'FS4',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'FS5',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'FS6',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'FS7',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'FC0',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'FC1',0,1
	.word	292
	.byte	1,6,2,35,2,14
	.byte	'FC2',0,1
	.word	292
	.byte	1,5,2,35,2,14
	.byte	'FC3',0,1
	.word	292
	.byte	1,4,2,35,2,14
	.byte	'FC4',0,1
	.word	292
	.byte	1,3,2,35,2,14
	.byte	'FC5',0,1
	.word	292
	.byte	1,2,2,35,2,14
	.byte	'FC6',0,1
	.word	292
	.byte	1,1,2,35,2,14
	.byte	'FC7',0,1
	.word	292
	.byte	1,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	8,0,2,35,3,0,11
	.byte	'Ifx_SCU_FMR_Bits',0,4,196,4,3
	.word	8567
	.byte	13
	.byte	'_Ifx_SCU_ID_Bits',0,4,199,4,16,4,14
	.byte	'MODREV',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'MODTYPE',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'MODNUMBER',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_ID_Bits',0,4,204,4,3
	.word	8903
	.byte	13
	.byte	'_Ifx_SCU_IGCR_Bits',0,4,207,4,16,4,14
	.byte	'IPEN00',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'IPEN01',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'IPEN02',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'IPEN03',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'IPEN04',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'IPEN05',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'IPEN06',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'IPEN07',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,1
	.word	292
	.byte	5,3,2,35,1,14
	.byte	'GEEN0',0,1
	.word	292
	.byte	1,2,2,35,1,14
	.byte	'IGP0',0,1
	.word	292
	.byte	2,0,2,35,1,14
	.byte	'IPEN10',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'IPEN11',0,1
	.word	292
	.byte	1,6,2,35,2,14
	.byte	'IPEN12',0,1
	.word	292
	.byte	1,5,2,35,2,14
	.byte	'IPEN13',0,1
	.word	292
	.byte	1,4,2,35,2,14
	.byte	'IPEN14',0,1
	.word	292
	.byte	1,3,2,35,2,14
	.byte	'IPEN15',0,1
	.word	292
	.byte	1,2,2,35,2,14
	.byte	'IPEN16',0,1
	.word	292
	.byte	1,1,2,35,2,14
	.byte	'IPEN17',0,1
	.word	292
	.byte	1,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	5,3,2,35,3,14
	.byte	'GEEN1',0,1
	.word	292
	.byte	1,2,2,35,3,14
	.byte	'IGP1',0,1
	.word	292
	.byte	2,0,2,35,3,0,11
	.byte	'Ifx_SCU_IGCR_Bits',0,4,231,4,3
	.word	9010
	.byte	13
	.byte	'_Ifx_SCU_IN_Bits',0,4,234,4,16,4,14
	.byte	'P0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'P1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	1013
	.byte	30,0,2,35,2,0,11
	.byte	'Ifx_SCU_IN_Bits',0,4,239,4,3
	.word	9462
	.byte	13
	.byte	'_Ifx_SCU_IOCR_Bits',0,4,242,4,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	4,4,2,35,0,14
	.byte	'PC0',0,1
	.word	292
	.byte	4,0,2,35,0,14
	.byte	'reserved_8',0,1
	.word	292
	.byte	4,4,2,35,1,14
	.byte	'PC1',0,1
	.word	292
	.byte	4,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_IOCR_Bits',0,4,249,4,3
	.word	9561
	.byte	13
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,4,252,4,16,4,14
	.byte	'LBISTREQ',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'LBISTREQP',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'PATTERNS',0,2
	.word	378
	.byte	14,0,2,35,0,14
	.byte	'reserved_16',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,4,130,5,3
	.word	9711
	.byte	13
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,4,133,5,16,4,14
	.byte	'SEED',0,4
	.word	1013
	.byte	23,9,2,35,2,14
	.byte	'reserved_23',0,1
	.word	292
	.byte	1,0,2,35,2,14
	.byte	'SPLITSH',0,1
	.word	292
	.byte	3,5,2,35,3,14
	.byte	'BODY',0,1
	.word	292
	.byte	1,4,2,35,3,14
	.byte	'LBISTFREQU',0,1
	.word	292
	.byte	4,0,2,35,3,0,11
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,4,140,5,3
	.word	9860
	.byte	13
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,4,143,5,16,4,14
	.byte	'SIGNATURE',0,4
	.word	1013
	.byte	24,8,2,35,2,14
	.byte	'reserved_24',0,1
	.word	292
	.byte	7,1,2,35,3,14
	.byte	'LBISTDONE',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,4,148,5,3
	.word	10021
	.byte	13
	.byte	'_Ifx_SCU_LCLCON_Bits',0,4,151,5,16,4,14
	.byte	'reserved_0',0,2
	.word	378
	.byte	16,0,2,35,0,14
	.byte	'LS',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'reserved_17',0,2
	.word	378
	.byte	14,1,2,35,2,14
	.byte	'LSEN',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_LCLCON_Bits',0,4,157,5,3
	.word	10151
	.byte	13
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,4,160,5,16,4,14
	.byte	'LCLT0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'LCLT1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	1013
	.byte	30,0,2,35,2,0,11
	.byte	'Ifx_SCU_LCLTEST_Bits',0,4,165,5,3
	.word	10283
	.byte	13
	.byte	'_Ifx_SCU_MANID_Bits',0,4,168,5,16,4,14
	.byte	'DEPT',0,1
	.word	292
	.byte	5,3,2,35,0,14
	.byte	'MANUF',0,2
	.word	378
	.byte	11,0,2,35,0,14
	.byte	'reserved_16',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_MANID_Bits',0,4,173,5,3
	.word	10398
	.byte	13
	.byte	'_Ifx_SCU_OMR_Bits',0,4,176,5,16,4,14
	.byte	'PS0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'PS1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,2
	.word	378
	.byte	14,0,2,35,0,14
	.byte	'PCL0',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'PCL1',0,1
	.word	292
	.byte	1,6,2,35,2,14
	.byte	'reserved_18',0,2
	.word	378
	.byte	14,0,2,35,2,0,11
	.byte	'Ifx_SCU_OMR_Bits',0,4,184,5,3
	.word	10509
	.byte	13
	.byte	'_Ifx_SCU_OSCCON_Bits',0,4,187,5,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'PLLLV',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'OSCRES',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'GAINSEL',0,1
	.word	292
	.byte	2,3,2,35,0,14
	.byte	'MODE',0,1
	.word	292
	.byte	2,1,2,35,0,14
	.byte	'SHBY',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'PLLHV',0,1
	.word	292
	.byte	1,7,2,35,1,14
	.byte	'reserved_9',0,1
	.word	292
	.byte	1,6,2,35,1,14
	.byte	'X1D',0,1
	.word	292
	.byte	1,5,2,35,1,14
	.byte	'X1DEN',0,1
	.word	292
	.byte	1,4,2,35,1,14
	.byte	'reserved_12',0,1
	.word	292
	.byte	4,0,2,35,1,14
	.byte	'OSCVAL',0,1
	.word	292
	.byte	5,3,2,35,2,14
	.byte	'reserved_21',0,1
	.word	292
	.byte	2,1,2,35,2,14
	.byte	'APREN',0,1
	.word	292
	.byte	1,0,2,35,2,14
	.byte	'CAP0EN',0,1
	.word	292
	.byte	1,7,2,35,3,14
	.byte	'CAP1EN',0,1
	.word	292
	.byte	1,6,2,35,3,14
	.byte	'CAP2EN',0,1
	.word	292
	.byte	1,5,2,35,3,14
	.byte	'CAP3EN',0,1
	.word	292
	.byte	1,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	292
	.byte	4,0,2,35,3,0,11
	.byte	'Ifx_SCU_OSCCON_Bits',0,4,208,5,3
	.word	10667
	.byte	13
	.byte	'_Ifx_SCU_OUT_Bits',0,4,211,5,16,4,14
	.byte	'P0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'P1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	1013
	.byte	30,0,2,35,2,0,11
	.byte	'Ifx_SCU_OUT_Bits',0,4,216,5,3
	.word	11079
	.byte	13
	.byte	'_Ifx_SCU_OVCCON_Bits',0,4,219,5,16,4,14
	.byte	'CSEL0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'CSEL1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'CSEL2',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'reserved_3',0,2
	.word	378
	.byte	13,0,2,35,0,14
	.byte	'OVSTRT',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'OVSTP',0,1
	.word	292
	.byte	1,6,2,35,2,14
	.byte	'DCINVAL',0,1
	.word	292
	.byte	1,5,2,35,2,14
	.byte	'reserved_19',0,1
	.word	292
	.byte	5,0,2,35,2,14
	.byte	'OVCONF',0,1
	.word	292
	.byte	1,7,2,35,3,14
	.byte	'POVCONF',0,1
	.word	292
	.byte	1,6,2,35,3,14
	.byte	'reserved_26',0,1
	.word	292
	.byte	6,0,2,35,3,0,11
	.byte	'Ifx_SCU_OVCCON_Bits',0,4,232,5,3
	.word	11180
	.byte	13
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,4,235,5,16,4,14
	.byte	'OVEN0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'OVEN1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'OVEN2',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'reserved_3',0,4
	.word	1013
	.byte	29,0,2,35,2,0,11
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,4,241,5,3
	.word	11447
	.byte	13
	.byte	'_Ifx_SCU_PDISC_Bits',0,4,244,5,16,4,14
	.byte	'PDIS0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'PDIS1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	1013
	.byte	30,0,2,35,2,0,11
	.byte	'Ifx_SCU_PDISC_Bits',0,4,249,5,3
	.word	11583
	.byte	13
	.byte	'_Ifx_SCU_PDR_Bits',0,4,252,5,16,4,14
	.byte	'PD0',0,1
	.word	292
	.byte	3,5,2,35,0,14
	.byte	'PL0',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'PD1',0,1
	.word	292
	.byte	3,1,2,35,0,14
	.byte	'PL1',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,4
	.word	1013
	.byte	24,0,2,35,2,0,11
	.byte	'Ifx_SCU_PDR_Bits',0,4,131,6,3
	.word	11694
	.byte	13
	.byte	'_Ifx_SCU_PDRR_Bits',0,4,134,6,16,4,14
	.byte	'PDR0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'PDR1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'PDR2',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'PDR3',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'PDR4',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'PDR5',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'PDR6',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'PDR7',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,4
	.word	1013
	.byte	24,0,2,35,2,0,11
	.byte	'Ifx_SCU_PDRR_Bits',0,4,145,6,3
	.word	11827
	.byte	13
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,4,148,6,16,4,14
	.byte	'VCOBYP',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'VCOPWD',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'MODEN',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'reserved_3',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'SETFINDIS',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'CLRFINDIS',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'OSCDISCDIS',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'reserved_7',0,2
	.word	378
	.byte	2,7,2,35,0,14
	.byte	'NDIV',0,1
	.word	292
	.byte	7,0,2,35,1,14
	.byte	'PLLPWD',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'reserved_17',0,1
	.word	292
	.byte	1,6,2,35,2,14
	.byte	'RESLD',0,1
	.word	292
	.byte	1,5,2,35,2,14
	.byte	'reserved_19',0,1
	.word	292
	.byte	5,0,2,35,2,14
	.byte	'PDIV',0,1
	.word	292
	.byte	4,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	292
	.byte	4,0,2,35,3,0,11
	.byte	'Ifx_SCU_PLLCON0_Bits',0,4,165,6,3
	.word	12030
	.byte	13
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,4,168,6,16,4,14
	.byte	'K2DIV',0,1
	.word	292
	.byte	7,1,2,35,0,14
	.byte	'reserved_7',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'K3DIV',0,1
	.word	292
	.byte	7,1,2,35,1,14
	.byte	'reserved_15',0,1
	.word	292
	.byte	1,0,2,35,1,14
	.byte	'K1DIV',0,1
	.word	292
	.byte	7,1,2,35,2,14
	.byte	'reserved_23',0,2
	.word	378
	.byte	9,0,2,35,2,0,11
	.byte	'Ifx_SCU_PLLCON1_Bits',0,4,176,6,3
	.word	12386
	.byte	13
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,4,179,6,16,4,14
	.byte	'MODCFG',0,2
	.word	378
	.byte	16,0,2,35,0,14
	.byte	'reserved_16',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_PLLCON2_Bits',0,4,183,6,3
	.word	12564
	.byte	13
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,4,186,6,16,4,14
	.byte	'VCOBYP',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'VCOPWD',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	292
	.byte	2,4,2,35,0,14
	.byte	'SETFINDIS',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'CLRFINDIS',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'OSCDISCDIS',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'reserved_7',0,2
	.word	378
	.byte	2,7,2,35,0,14
	.byte	'NDIV',0,1
	.word	292
	.byte	5,2,2,35,1,14
	.byte	'reserved_14',0,1
	.word	292
	.byte	2,0,2,35,1,14
	.byte	'PLLPWD',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'reserved_17',0,1
	.word	292
	.byte	1,6,2,35,2,14
	.byte	'RESLD',0,1
	.word	292
	.byte	1,5,2,35,2,14
	.byte	'reserved_19',0,1
	.word	292
	.byte	5,0,2,35,2,14
	.byte	'PDIV',0,1
	.word	292
	.byte	4,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	292
	.byte	4,0,2,35,3,0,11
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,4,203,6,3
	.word	12664
	.byte	13
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,4,206,6,16,4,14
	.byte	'K2DIV',0,1
	.word	292
	.byte	7,1,2,35,0,14
	.byte	'reserved_7',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'K3DIV',0,1
	.word	292
	.byte	4,4,2,35,1,14
	.byte	'reserved_12',0,1
	.word	292
	.byte	4,0,2,35,1,14
	.byte	'K1DIV',0,1
	.word	292
	.byte	7,1,2,35,2,14
	.byte	'reserved_23',0,2
	.word	378
	.byte	9,0,2,35,2,0,11
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,4,214,6,3
	.word	13034
	.byte	13
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,4,217,6,16,4,14
	.byte	'VCOBYST',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'PWDSTAT',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'VCOLOCK',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'FINDIS',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'K1RDY',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'K2RDY',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'reserved_6',0,4
	.word	1013
	.byte	26,0,2,35,2,0,11
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,4,226,6,3
	.word	13220
	.byte	13
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,4,229,6,16,4,14
	.byte	'VCOBYST',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'reserved_1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'VCOLOCK',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'FINDIS',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'K1RDY',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'K2RDY',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'reserved_6',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'MODRUN',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,4
	.word	1013
	.byte	24,0,2,35,2,0,11
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,4,240,6,3
	.word	13418
	.byte	13
	.byte	'_Ifx_SCU_PMCSR_Bits',0,4,243,6,16,4,14
	.byte	'REQSLP',0,1
	.word	292
	.byte	2,6,2,35,0,14
	.byte	'SMUSLP',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'reserved_3',0,1
	.word	292
	.byte	5,0,2,35,0,14
	.byte	'PMST',0,1
	.word	292
	.byte	3,5,2,35,1,14
	.byte	'reserved_11',0,4
	.word	1013
	.byte	21,0,2,35,2,0,11
	.byte	'Ifx_SCU_PMCSR_Bits',0,4,250,6,3
	.word	13651
	.byte	13
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,4,253,6,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'ESR1WKEN',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'PINAWKEN',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'PINBWKEN',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'ESR0DFEN',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'ESR0EDCON',0,1
	.word	292
	.byte	2,1,2,35,0,14
	.byte	'ESR1DFEN',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'ESR1EDCON',0,1
	.word	292
	.byte	2,6,2,35,1,14
	.byte	'PINADFEN',0,1
	.word	292
	.byte	1,5,2,35,1,14
	.byte	'PINAEDCON',0,1
	.word	292
	.byte	2,3,2,35,1,14
	.byte	'PINBDFEN',0,1
	.word	292
	.byte	1,2,2,35,1,14
	.byte	'PINBEDCON',0,1
	.word	292
	.byte	2,0,2,35,1,14
	.byte	'reserved_16',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'STBYRAMSEL',0,1
	.word	292
	.byte	2,5,2,35,2,14
	.byte	'reserved_19',0,1
	.word	292
	.byte	2,3,2,35,2,14
	.byte	'TRISTEN',0,1
	.word	292
	.byte	1,2,2,35,2,14
	.byte	'TRISTREQ',0,1
	.word	292
	.byte	1,1,2,35,2,14
	.byte	'PORSTDF',0,1
	.word	292
	.byte	1,0,2,35,2,14
	.byte	'PWRWKEN',0,1
	.word	292
	.byte	1,7,2,35,3,14
	.byte	'DCDCSYNC',0,1
	.word	292
	.byte	1,6,2,35,3,14
	.byte	'BLNKFIL',0,1
	.word	292
	.byte	3,3,2,35,3,14
	.byte	'ESR0TRIST',0,1
	.word	292
	.byte	1,2,2,35,3,14
	.byte	'reserved_30',0,1
	.word	292
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,4,151,7,3
	.word	13803
	.byte	13
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,4,154,7,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'CPUIDLSEL',0,1
	.word	292
	.byte	3,5,2,35,1,14
	.byte	'reserved_11',0,1
	.word	292
	.byte	1,4,2,35,1,14
	.byte	'IRADIS',0,1
	.word	292
	.byte	1,3,2,35,1,14
	.byte	'reserved_13',0,4
	.word	1013
	.byte	11,8,2,35,2,14
	.byte	'CPUSEL',0,1
	.word	292
	.byte	3,5,2,35,3,14
	.byte	'STBYEVEN',0,1
	.word	292
	.byte	1,4,2,35,3,14
	.byte	'STBYEV',0,1
	.word	292
	.byte	3,1,2,35,3,14
	.byte	'reserved_31',0,1
	.word	292
	.byte	1,0,2,35,3,0,11
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,4,165,7,3
	.word	14351
	.byte	13
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,4,168,7,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	2,6,2,35,0,14
	.byte	'ESR1WKP',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'ESR1OVRUN',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'PINAWKP',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'PINAOVRUN',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'PINBWKP',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'PINBOVRUN',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'PWRWKP',0,1
	.word	292
	.byte	1,7,2,35,1,14
	.byte	'PORSTDF',0,1
	.word	292
	.byte	1,6,2,35,1,14
	.byte	'HWCFGEVR',0,1
	.word	292
	.byte	3,3,2,35,1,14
	.byte	'STBYRAM',0,1
	.word	292
	.byte	2,1,2,35,1,14
	.byte	'TRIST',0,1
	.word	292
	.byte	1,0,2,35,1,14
	.byte	'reserved_16',0,1
	.word	292
	.byte	4,4,2,35,2,14
	.byte	'ESR1WKEN',0,1
	.word	292
	.byte	1,3,2,35,2,14
	.byte	'PINAWKEN',0,1
	.word	292
	.byte	1,2,2,35,2,14
	.byte	'PINBWKEN',0,1
	.word	292
	.byte	1,1,2,35,2,14
	.byte	'PWRWKEN',0,1
	.word	292
	.byte	1,0,2,35,2,14
	.byte	'BLNKFIL',0,1
	.word	292
	.byte	3,5,2,35,3,14
	.byte	'ESR0TRIST',0,1
	.word	292
	.byte	1,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	292
	.byte	4,0,2,35,3,0,11
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,4,190,7,3
	.word	14596
	.byte	13
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,4,193,7,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	2,6,2,35,0,14
	.byte	'ESR1WKPCLR',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'ESR1OVRUNCLR',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'PINAWKPCLR',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'PINAOVRUNCLR',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'PINBWKPCLR',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'PINBOVRUNCLR',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'PWRWKPCLR',0,1
	.word	292
	.byte	1,7,2,35,1,14
	.byte	'reserved_9',0,4
	.word	1013
	.byte	23,0,2,35,2,0,11
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,4,204,7,3
	.word	15057
	.byte	13
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,4,207,7,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'CLRC',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,2
	.word	378
	.byte	10,4,2,35,0,14
	.byte	'CSS0',0,1
	.word	292
	.byte	1,3,2,35,1,14
	.byte	'CSS1',0,1
	.word	292
	.byte	1,2,2,35,1,14
	.byte	'CSS2',0,1
	.word	292
	.byte	1,1,2,35,1,14
	.byte	'reserved_15',0,1
	.word	292
	.byte	1,0,2,35,1,14
	.byte	'USRINFO',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_RSTCON2_Bits',0,4,217,7,3
	.word	15327
	.byte	13
	.byte	'_Ifx_SCU_RSTCON_Bits',0,4,220,7,16,4,14
	.byte	'ESR0',0,1
	.word	292
	.byte	2,6,2,35,0,14
	.byte	'ESR1',0,1
	.word	292
	.byte	2,4,2,35,0,14
	.byte	'reserved_4',0,1
	.word	292
	.byte	2,2,2,35,0,14
	.byte	'SMU',0,1
	.word	292
	.byte	2,0,2,35,0,14
	.byte	'SW',0,1
	.word	292
	.byte	2,6,2,35,1,14
	.byte	'STM0',0,1
	.word	292
	.byte	2,4,2,35,1,14
	.byte	'STM1',0,1
	.word	292
	.byte	2,2,2,35,1,14
	.byte	'STM2',0,1
	.word	292
	.byte	2,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_RSTCON_Bits',0,4,231,7,3
	.word	15536
	.byte	13
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,4,234,7,16,4,14
	.byte	'ESR0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'ESR1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'SMU',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'SW',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'STM0',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'STM1',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'STM2',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,1
	.word	292
	.byte	8,0,2,35,1,14
	.byte	'PORST',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'reserved_17',0,1
	.word	292
	.byte	1,6,2,35,2,14
	.byte	'CB0',0,1
	.word	292
	.byte	1,5,2,35,2,14
	.byte	'CB1',0,1
	.word	292
	.byte	1,4,2,35,2,14
	.byte	'CB3',0,1
	.word	292
	.byte	1,3,2,35,2,14
	.byte	'reserved_21',0,1
	.word	292
	.byte	2,1,2,35,2,14
	.byte	'EVR13',0,1
	.word	292
	.byte	1,0,2,35,2,14
	.byte	'EVR33',0,1
	.word	292
	.byte	1,7,2,35,3,14
	.byte	'SWD',0,1
	.word	292
	.byte	1,6,2,35,3,14
	.byte	'reserved_26',0,1
	.word	292
	.byte	2,4,2,35,3,14
	.byte	'STBYR',0,1
	.word	292
	.byte	1,3,2,35,3,14
	.byte	'reserved_29',0,1
	.word	292
	.byte	3,0,2,35,3,0,11
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,4,129,8,3
	.word	15747
	.byte	13
	.byte	'_Ifx_SCU_SAFECON_Bits',0,4,132,8,16,4,14
	.byte	'HBT',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'reserved_1',0,4
	.word	1013
	.byte	31,0,2,35,2,0,11
	.byte	'Ifx_SCU_SAFECON_Bits',0,4,136,8,3
	.word	16179
	.byte	13
	.byte	'_Ifx_SCU_STSTAT_Bits',0,4,139,8,16,4,14
	.byte	'HWCFG',0,1
	.word	292
	.byte	8,0,2,35,0,14
	.byte	'FTM',0,1
	.word	292
	.byte	7,1,2,35,1,14
	.byte	'MODE',0,1
	.word	292
	.byte	1,0,2,35,1,14
	.byte	'reserved_16',0,1
	.word	292
	.byte	1,7,2,35,2,14
	.byte	'LUDIS',0,1
	.word	292
	.byte	1,6,2,35,2,14
	.byte	'reserved_18',0,1
	.word	292
	.byte	1,5,2,35,2,14
	.byte	'TRSTL',0,1
	.word	292
	.byte	1,4,2,35,2,14
	.byte	'SPDEN',0,1
	.word	292
	.byte	1,3,2,35,2,14
	.byte	'reserved_21',0,1
	.word	292
	.byte	3,0,2,35,2,14
	.byte	'RAMINT',0,1
	.word	292
	.byte	1,7,2,35,3,14
	.byte	'reserved_25',0,1
	.word	292
	.byte	7,0,2,35,3,0,11
	.byte	'Ifx_SCU_STSTAT_Bits',0,4,152,8,3
	.word	16275
	.byte	13
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,4,155,8,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'SWRSTREQ',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	1013
	.byte	30,0,2,35,2,0,11
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,4,160,8,3
	.word	16541
	.byte	13
	.byte	'_Ifx_SCU_SYSCON_Bits',0,4,163,8,16,4,14
	.byte	'CCTRIG0',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'reserved_1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'RAMINTM',0,1
	.word	292
	.byte	2,4,2,35,0,14
	.byte	'SETLUDIS',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'reserved_5',0,1
	.word	292
	.byte	3,0,2,35,0,14
	.byte	'DATM',0,1
	.word	292
	.byte	1,7,2,35,1,14
	.byte	'reserved_9',0,4
	.word	1013
	.byte	23,0,2,35,2,0,11
	.byte	'Ifx_SCU_SYSCON_Bits',0,4,172,8,3
	.word	16666
	.byte	13
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,4,175,8,16,4,14
	.byte	'ESR0T',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'ESR1T',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'SMUT',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	1013
	.byte	28,0,2,35,2,0,11
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,4,182,8,3
	.word	16863
	.byte	13
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,4,185,8,16,4,14
	.byte	'ESR0T',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'ESR1T',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'SMUT',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	1013
	.byte	28,0,2,35,2,0,11
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,4,192,8,3
	.word	17016
	.byte	13
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,4,195,8,16,4,14
	.byte	'ESR0T',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'ESR1T',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'SMUT',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	1013
	.byte	28,0,2,35,2,0,11
	.byte	'Ifx_SCU_TRAPSET_Bits',0,4,202,8,3
	.word	17169
	.byte	13
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,4,205,8,16,4,14
	.byte	'ESR0T',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'ESR1T',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'SMUT',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	1013
	.byte	28,0,2,35,2,0,11
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,4,212,8,3
	.word	17322
	.byte	13
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,4,215,8,16,4,3
	.byte	'unsigned int',0,4,7,14
	.byte	'ENDINIT',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'LCK',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'PW',0,4
	.word	17509
	.byte	14,16,2,35,0,14
	.byte	'REL',0,4
	.word	17509
	.byte	16,0,2,35,0,0,11
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,4,221,8,3
	.word	17477
	.byte	13
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,4,224,8,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	2,6,2,35,0,14
	.byte	'IR0',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'DR',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'IR1',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'UR',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'PAR',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'TCR',0,1
	.word	292
	.byte	1,7,2,35,1,14
	.byte	'TCTR',0,1
	.word	292
	.byte	7,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,4,236,8,3
	.word	17623
	.byte	13
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,4,239,8,16,4,14
	.byte	'AE',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'OE',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'IS0',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'DS',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'TO',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'IS1',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'US',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'PAS',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'TCS',0,1
	.word	292
	.byte	1,7,2,35,1,14
	.byte	'TCT',0,1
	.word	292
	.byte	7,0,2,35,1,14
	.byte	'TIM',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,4,252,8,3
	.word	17861
	.byte	13
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,4,255,8,16,4,14
	.byte	'ENDINIT',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'LCK',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'PW',0,4
	.word	17509
	.byte	14,16,2,35,0,14
	.byte	'REL',0,4
	.word	17509
	.byte	16,0,2,35,0,0,11
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,4,133,9,3
	.word	18084
	.byte	13
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,4,136,9,16,4,14
	.byte	'CLRIRF',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'reserved_1',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'IR0',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'DR',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'IR1',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'UR',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'PAR',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'TCR',0,1
	.word	292
	.byte	1,7,2,35,1,14
	.byte	'TCTR',0,1
	.word	292
	.byte	7,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,4,149,9,3
	.word	18210
	.byte	13
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,4,152,9,16,4,14
	.byte	'AE',0,1
	.word	292
	.byte	1,7,2,35,0,14
	.byte	'OE',0,1
	.word	292
	.byte	1,6,2,35,0,14
	.byte	'IS0',0,1
	.word	292
	.byte	1,5,2,35,0,14
	.byte	'DS',0,1
	.word	292
	.byte	1,4,2,35,0,14
	.byte	'TO',0,1
	.word	292
	.byte	1,3,2,35,0,14
	.byte	'IS1',0,1
	.word	292
	.byte	1,2,2,35,0,14
	.byte	'US',0,1
	.word	292
	.byte	1,1,2,35,0,14
	.byte	'PAS',0,1
	.word	292
	.byte	1,0,2,35,0,14
	.byte	'TCS',0,1
	.word	292
	.byte	1,7,2,35,1,14
	.byte	'TCT',0,1
	.word	292
	.byte	7,0,2,35,1,14
	.byte	'TIM',0,2
	.word	378
	.byte	16,0,2,35,2,0,11
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,4,165,9,3
	.word	18462
	.byte	15,4,173,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	430
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_ACCEN0',0,4,178,9,3
	.word	18681
	.byte	15,4,181,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	987
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_ACCEN1',0,4,186,9,3
	.word	18745
	.byte	15,4,189,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	1080
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_ARSTDIS',0,4,194,9,3
	.word	18809
	.byte	15,4,197,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	1216
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_CCUCON0',0,4,202,9,3
	.word	18874
	.byte	15,4,205,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	1496
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_CCUCON1',0,4,210,9,3
	.word	18939
	.byte	15,4,213,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	1734
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_CCUCON2',0,4,218,9,3
	.word	19004
	.byte	15,4,221,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	1862
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_CCUCON3',0,4,226,9,3
	.word	19069
	.byte	15,4,229,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	2105
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_CCUCON4',0,4,234,9,3
	.word	19134
	.byte	15,4,237,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	2340
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_CCUCON5',0,4,242,9,3
	.word	19199
	.byte	15,4,245,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	2468
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_CCUCON6',0,4,250,9,3
	.word	19264
	.byte	15,4,253,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	2568
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_CCUCON7',0,4,130,10,3
	.word	19329
	.byte	15,4,133,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	2668
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_CCUCON8',0,4,138,10,3
	.word	19394
	.byte	15,4,141,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	2768
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_CHIPID',0,4,146,10,3
	.word	19459
	.byte	15,4,149,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	2976
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_DTSCON',0,4,154,10,3
	.word	19523
	.byte	15,4,157,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	3141
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_DTSLIM',0,4,162,10,3
	.word	19587
	.byte	15,4,165,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	3324
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_DTSSTAT',0,4,170,10,3
	.word	19651
	.byte	15,4,173,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	3478
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EICR',0,4,178,10,3
	.word	19716
	.byte	15,4,181,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	3842
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EIFR',0,4,186,10,3
	.word	19778
	.byte	15,4,189,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	4053
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EMSR',0,4,194,10,3
	.word	19840
	.byte	15,4,197,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	4305
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_ESRCFG',0,4,202,10,3
	.word	19902
	.byte	15,4,205,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	4423
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_ESROCFG',0,4,210,10,3
	.word	19966
	.byte	15,4,213,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	4534
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVR13CON',0,4,218,10,3
	.word	20031
	.byte	15,4,221,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	4697
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVR33CON',0,4,226,10,3
	.word	20097
	.byte	15,4,229,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	4860
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRADCSTAT',0,4,234,10,3
	.word	20163
	.byte	15,4,237,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	5018
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRDVSTAT',0,4,242,10,3
	.word	20231
	.byte	15,4,245,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	5183
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRMONCTRL',0,4,250,10,3
	.word	20298
	.byte	15,4,253,10,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	5551
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVROVMON',0,4,130,11,3
	.word	20366
	.byte	15,4,133,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	5730
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRRSTCON',0,4,138,11,3
	.word	20432
	.byte	15,4,141,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	5995
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,4,146,11,3
	.word	20499
	.byte	15,4,149,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	6148
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,4,154,11,3
	.word	20568
	.byte	15,4,157,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	6304
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,4,162,11,3
	.word	20637
	.byte	15,4,165,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	6466
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,4,170,11,3
	.word	20706
	.byte	15,4,173,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	6609
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,4,178,11,3
	.word	20775
	.byte	15,4,181,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	6774
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,4,186,11,3
	.word	20844
	.byte	15,4,189,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	6919
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRSDCTRL1',0,4,194,11,3
	.word	20913
	.byte	15,4,197,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	7100
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRSDCTRL2',0,4,202,11,3
	.word	20981
	.byte	15,4,205,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	7274
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRSDCTRL3',0,4,210,11,3
	.word	21049
	.byte	15,4,213,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	7434
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRSDCTRL4',0,4,218,11,3
	.word	21117
	.byte	15,4,221,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	7578
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRSTAT',0,4,226,11,3
	.word	21185
	.byte	15,4,229,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	7852
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRTRIM',0,4,234,11,3
	.word	21250
	.byte	15,4,237,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	8007
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EVRUVMON',0,4,242,11,3
	.word	21315
	.byte	15,4,245,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	8186
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_EXTCON',0,4,250,11,3
	.word	21381
	.byte	15,4,253,11,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	8404
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_FDR',0,4,130,12,3
	.word	21445
	.byte	15,4,133,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	8567
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_FMR',0,4,138,12,3
	.word	21506
	.byte	15,4,141,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	8903
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_ID',0,4,146,12,3
	.word	21567
	.byte	15,4,149,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	9010
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_IGCR',0,4,154,12,3
	.word	21627
	.byte	15,4,157,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	9462
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_IN',0,4,162,12,3
	.word	21689
	.byte	15,4,165,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	9561
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_IOCR',0,4,170,12,3
	.word	21749
	.byte	15,4,173,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	9711
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_LBISTCTRL0',0,4,178,12,3
	.word	21811
	.byte	15,4,181,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	9860
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_LBISTCTRL1',0,4,186,12,3
	.word	21879
	.byte	15,4,189,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	10021
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_LBISTCTRL2',0,4,194,12,3
	.word	21947
	.byte	15,4,197,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	10151
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_LCLCON',0,4,202,12,3
	.word	22015
	.byte	15,4,205,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	10283
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_LCLTEST',0,4,210,12,3
	.word	22079
	.byte	15,4,213,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	10398
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_MANID',0,4,218,12,3
	.word	22144
	.byte	15,4,221,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	10509
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_OMR',0,4,226,12,3
	.word	22207
	.byte	15,4,229,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	10667
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_OSCCON',0,4,234,12,3
	.word	22268
	.byte	15,4,237,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	11079
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_OUT',0,4,242,12,3
	.word	22332
	.byte	15,4,245,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	11180
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_OVCCON',0,4,250,12,3
	.word	22393
	.byte	15,4,253,12,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	11447
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_OVCENABLE',0,4,130,13,3
	.word	22457
	.byte	15,4,133,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	11583
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PDISC',0,4,138,13,3
	.word	22524
	.byte	15,4,141,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	11694
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PDR',0,4,146,13,3
	.word	22587
	.byte	15,4,149,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	11827
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PDRR',0,4,154,13,3
	.word	22648
	.byte	15,4,157,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	12030
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PLLCON0',0,4,162,13,3
	.word	22710
	.byte	15,4,165,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	12386
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PLLCON1',0,4,170,13,3
	.word	22775
	.byte	15,4,173,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	12564
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PLLCON2',0,4,178,13,3
	.word	22840
	.byte	15,4,181,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	12664
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PLLERAYCON0',0,4,186,13,3
	.word	22905
	.byte	15,4,189,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	13034
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PLLERAYCON1',0,4,194,13,3
	.word	22974
	.byte	15,4,197,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	13220
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PLLERAYSTAT',0,4,202,13,3
	.word	23043
	.byte	15,4,205,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	13418
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PLLSTAT',0,4,210,13,3
	.word	23112
	.byte	15,4,213,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	13651
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PMCSR',0,4,218,13,3
	.word	23177
	.byte	15,4,221,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	13803
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PMSWCR0',0,4,226,13,3
	.word	23240
	.byte	15,4,229,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	14351
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PMSWCR1',0,4,234,13,3
	.word	23305
	.byte	15,4,237,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	14596
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PMSWSTAT',0,4,242,13,3
	.word	23370
	.byte	15,4,245,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	15057
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_PMSWSTATCLR',0,4,250,13,3
	.word	23436
	.byte	15,4,253,13,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	15536
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_RSTCON',0,4,130,14,3
	.word	23505
	.byte	15,4,133,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	15327
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_RSTCON2',0,4,138,14,3
	.word	23569
	.byte	15,4,141,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	15747
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_RSTSTAT',0,4,146,14,3
	.word	23634
	.byte	15,4,149,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	16179
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_SAFECON',0,4,154,14,3
	.word	23699
	.byte	15,4,157,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	16275
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_STSTAT',0,4,162,14,3
	.word	23764
	.byte	15,4,165,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	16541
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_SWRSTCON',0,4,170,14,3
	.word	23828
	.byte	15,4,173,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	16666
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_SYSCON',0,4,178,14,3
	.word	23894
	.byte	15,4,181,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	16863
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_TRAPCLR',0,4,186,14,3
	.word	23958
	.byte	15,4,189,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	17016
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_TRAPDIS',0,4,194,14,3
	.word	24023
	.byte	15,4,197,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	17169
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_TRAPSET',0,4,202,14,3
	.word	24088
	.byte	15,4,205,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	17322
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_TRAPSTAT',0,4,210,14,3
	.word	24153
	.byte	15,4,213,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	17477
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_WDTCPU_CON0',0,4,218,14,3
	.word	24219
	.byte	15,4,221,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	17623
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_WDTCPU_CON1',0,4,226,14,3
	.word	24288
	.byte	15,4,229,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	17861
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_WDTCPU_SR',0,4,234,14,3
	.word	24357
	.byte	15,4,237,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	18084
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_WDTS_CON0',0,4,242,14,3
	.word	24424
	.byte	15,4,245,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	18210
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_WDTS_CON1',0,4,250,14,3
	.word	24491
	.byte	15,4,253,14,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	18462
	.byte	2,35,0,0,11
	.byte	'Ifx_SCU_WDTS_SR',0,4,130,15,3
	.word	24558
	.byte	13
	.byte	'_Ifx_SCU_WDTCPU',0,4,141,15,25,12,16
	.byte	'CON0',0,4
	.word	24219
	.byte	2,35,0,16
	.byte	'CON1',0,4
	.word	24288
	.byte	2,35,4,16
	.byte	'SR',0,4
	.word	24357
	.byte	2,35,8,0,17
	.word	24623
	.byte	11
	.byte	'Ifx_SCU_WDTCPU',0,4,146,15,3
	.word	24686
	.byte	13
	.byte	'_Ifx_SCU_WDTS',0,4,149,15,25,12,16
	.byte	'CON0',0,4
	.word	24424
	.byte	2,35,0,16
	.byte	'CON1',0,4
	.word	24491
	.byte	2,35,4,16
	.byte	'SR',0,4
	.word	24558
	.byte	2,35,8,0,17
	.word	24715
	.byte	11
	.byte	'Ifx_SCU_WDTS',0,4,154,15,3
	.word	24776
	.byte	13
	.byte	'_Ifx_CPU_A_Bits',0,5,45,16,4,14
	.byte	'ADDR',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_A_Bits',0,5,48,3
	.word	24803
	.byte	13
	.byte	'_Ifx_CPU_BIV_Bits',0,5,51,16,4,14
	.byte	'VSS',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'BIV',0,4
	.word	17509
	.byte	31,0,2,35,0,0,11
	.byte	'Ifx_CPU_BIV_Bits',0,5,55,3
	.word	24864
	.byte	13
	.byte	'_Ifx_CPU_BTV_Bits',0,5,58,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'BTV',0,4
	.word	17509
	.byte	31,0,2,35,0,0,11
	.byte	'Ifx_CPU_BTV_Bits',0,5,62,3
	.word	24943
	.byte	13
	.byte	'_Ifx_CPU_CCNT_Bits',0,5,65,16,4,14
	.byte	'CountValue',0,4
	.word	17509
	.byte	31,1,2,35,0,14
	.byte	'SOvf',0,4
	.word	17509
	.byte	1,0,2,35,0,0,11
	.byte	'Ifx_CPU_CCNT_Bits',0,5,69,3
	.word	25029
	.byte	13
	.byte	'_Ifx_CPU_CCTRL_Bits',0,5,72,16,4,14
	.byte	'CM',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'CE',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'M1',0,4
	.word	17509
	.byte	3,27,2,35,0,14
	.byte	'M2',0,4
	.word	17509
	.byte	3,24,2,35,0,14
	.byte	'M3',0,4
	.word	17509
	.byte	3,21,2,35,0,14
	.byte	'reserved_11',0,4
	.word	17509
	.byte	21,0,2,35,0,0,11
	.byte	'Ifx_CPU_CCTRL_Bits',0,5,80,3
	.word	25118
	.byte	13
	.byte	'_Ifx_CPU_COMPAT_Bits',0,5,83,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'RM',0,4
	.word	17509
	.byte	1,28,2,35,0,14
	.byte	'SP',0,4
	.word	17509
	.byte	1,27,2,35,0,14
	.byte	'reserved_5',0,4
	.word	17509
	.byte	27,0,2,35,0,0,11
	.byte	'Ifx_CPU_COMPAT_Bits',0,5,89,3
	.word	25264
	.byte	13
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,5,92,16,4,14
	.byte	'CORE_ID',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	17509
	.byte	29,0,2,35,0,0,11
	.byte	'Ifx_CPU_CORE_ID_Bits',0,5,96,3
	.word	25391
	.byte	13
	.byte	'_Ifx_CPU_CPR_L_Bits',0,5,99,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'LOWBND',0,4
	.word	17509
	.byte	29,0,2,35,0,0,11
	.byte	'Ifx_CPU_CPR_L_Bits',0,5,103,3
	.word	25489
	.byte	13
	.byte	'_Ifx_CPU_CPR_U_Bits',0,5,106,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'UPPBND',0,4
	.word	17509
	.byte	29,0,2,35,0,0,11
	.byte	'Ifx_CPU_CPR_U_Bits',0,5,110,3
	.word	25582
	.byte	13
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,5,113,16,4,14
	.byte	'MOD_REV',0,4
	.word	17509
	.byte	8,24,2,35,0,14
	.byte	'MOD_32B',0,4
	.word	17509
	.byte	8,16,2,35,0,14
	.byte	'MOD',0,4
	.word	17509
	.byte	16,0,2,35,0,0,11
	.byte	'Ifx_CPU_CPU_ID_Bits',0,5,118,3
	.word	25675
	.byte	13
	.byte	'_Ifx_CPU_CPXE_Bits',0,5,121,16,4,14
	.byte	'XE',0,4
	.word	17509
	.byte	8,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	17509
	.byte	24,0,2,35,0,0,11
	.byte	'Ifx_CPU_CPXE_Bits',0,5,125,3
	.word	25783
	.byte	13
	.byte	'_Ifx_CPU_CREVT_Bits',0,5,128,1,16,4,14
	.byte	'EVTA',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'BBM',0,4
	.word	17509
	.byte	1,28,2,35,0,14
	.byte	'BOD',0,4
	.word	17509
	.byte	1,27,2,35,0,14
	.byte	'SUSP',0,4
	.word	17509
	.byte	1,26,2,35,0,14
	.byte	'CNT',0,4
	.word	17509
	.byte	2,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	17509
	.byte	24,0,2,35,0,0,11
	.byte	'Ifx_CPU_CREVT_Bits',0,5,136,1,3
	.word	25870
	.byte	13
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,5,139,1,16,4,14
	.byte	'CID',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	17509
	.byte	29,0,2,35,0,0,11
	.byte	'Ifx_CPU_CUS_ID_Bits',0,5,143,1,3
	.word	26024
	.byte	13
	.byte	'_Ifx_CPU_D_Bits',0,5,146,1,16,4,14
	.byte	'DATA',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_D_Bits',0,5,149,1,3
	.word	26118
	.byte	13
	.byte	'_Ifx_CPU_DATR_Bits',0,5,152,1,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'SBE',0,4
	.word	17509
	.byte	1,28,2,35,0,14
	.byte	'reserved_4',0,4
	.word	17509
	.byte	5,23,2,35,0,14
	.byte	'CWE',0,4
	.word	17509
	.byte	1,22,2,35,0,14
	.byte	'CFE',0,4
	.word	17509
	.byte	1,21,2,35,0,14
	.byte	'reserved_11',0,4
	.word	17509
	.byte	3,18,2,35,0,14
	.byte	'SOE',0,4
	.word	17509
	.byte	1,17,2,35,0,14
	.byte	'SME',0,4
	.word	17509
	.byte	1,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	17509
	.byte	16,0,2,35,0,0,11
	.byte	'Ifx_CPU_DATR_Bits',0,5,163,1,3
	.word	26181
	.byte	13
	.byte	'_Ifx_CPU_DBGSR_Bits',0,5,166,1,16,4,14
	.byte	'DE',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'HALT',0,4
	.word	17509
	.byte	2,29,2,35,0,14
	.byte	'SIH',0,4
	.word	17509
	.byte	1,28,2,35,0,14
	.byte	'SUSP',0,4
	.word	17509
	.byte	1,27,2,35,0,14
	.byte	'reserved_5',0,4
	.word	17509
	.byte	1,26,2,35,0,14
	.byte	'PREVSUSP',0,4
	.word	17509
	.byte	1,25,2,35,0,14
	.byte	'PEVT',0,4
	.word	17509
	.byte	1,24,2,35,0,14
	.byte	'EVTSRC',0,4
	.word	17509
	.byte	5,19,2,35,0,14
	.byte	'reserved_13',0,4
	.word	17509
	.byte	19,0,2,35,0,0,11
	.byte	'Ifx_CPU_DBGSR_Bits',0,5,177,1,3
	.word	26399
	.byte	13
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,5,180,1,16,4,14
	.byte	'DTA',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'reserved_1',0,4
	.word	17509
	.byte	31,0,2,35,0,0,11
	.byte	'Ifx_CPU_DBGTCR_Bits',0,5,184,1,3
	.word	26614
	.byte	13
	.byte	'_Ifx_CPU_DCON0_Bits',0,5,187,1,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'DCBYP',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'reserved_2',0,4
	.word	17509
	.byte	30,0,2,35,0,0,11
	.byte	'Ifx_CPU_DCON0_Bits',0,5,192,1,3
	.word	26708
	.byte	13
	.byte	'_Ifx_CPU_DCON2_Bits',0,5,195,1,16,4,14
	.byte	'DCACHE_SZE',0,4
	.word	17509
	.byte	16,16,2,35,0,14
	.byte	'DSCRATCH_SZE',0,4
	.word	17509
	.byte	16,0,2,35,0,0,11
	.byte	'Ifx_CPU_DCON2_Bits',0,5,199,1,3
	.word	26824
	.byte	13
	.byte	'_Ifx_CPU_DCX_Bits',0,5,202,1,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	6,26,2,35,0,14
	.byte	'DCXValue',0,4
	.word	17509
	.byte	26,0,2,35,0,0,11
	.byte	'Ifx_CPU_DCX_Bits',0,5,206,1,3
	.word	26925
	.byte	13
	.byte	'_Ifx_CPU_DEADD_Bits',0,5,209,1,16,4,14
	.byte	'ERROR_ADDRESS',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_DEADD_Bits',0,5,212,1,3
	.word	27018
	.byte	13
	.byte	'_Ifx_CPU_DIEAR_Bits',0,5,215,1,16,4,14
	.byte	'TA',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_DIEAR_Bits',0,5,218,1,3
	.word	27098
	.byte	13
	.byte	'_Ifx_CPU_DIETR_Bits',0,5,221,1,16,4,14
	.byte	'IED',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'IE_T',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'IE_C',0,4
	.word	17509
	.byte	1,29,2,35,0,14
	.byte	'IE_S',0,4
	.word	17509
	.byte	1,28,2,35,0,14
	.byte	'IE_BI',0,4
	.word	17509
	.byte	1,27,2,35,0,14
	.byte	'E_INFO',0,4
	.word	17509
	.byte	6,21,2,35,0,14
	.byte	'IE_DUAL',0,4
	.word	17509
	.byte	1,20,2,35,0,14
	.byte	'IE_SP',0,4
	.word	17509
	.byte	1,19,2,35,0,14
	.byte	'IE_BS',0,4
	.word	17509
	.byte	1,18,2,35,0,14
	.byte	'reserved_14',0,4
	.word	17509
	.byte	18,0,2,35,0,0,11
	.byte	'Ifx_CPU_DIETR_Bits',0,5,233,1,3
	.word	27167
	.byte	13
	.byte	'_Ifx_CPU_DMS_Bits',0,5,236,1,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'DMSValue',0,4
	.word	17509
	.byte	31,0,2,35,0,0,11
	.byte	'Ifx_CPU_DMS_Bits',0,5,240,1,3
	.word	27396
	.byte	13
	.byte	'_Ifx_CPU_DPR_L_Bits',0,5,243,1,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'LOWBND',0,4
	.word	17509
	.byte	29,0,2,35,0,0,11
	.byte	'Ifx_CPU_DPR_L_Bits',0,5,247,1,3
	.word	27489
	.byte	13
	.byte	'_Ifx_CPU_DPR_U_Bits',0,5,250,1,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'UPPBND',0,4
	.word	17509
	.byte	29,0,2,35,0,0,11
	.byte	'Ifx_CPU_DPR_U_Bits',0,5,254,1,3
	.word	27584
	.byte	13
	.byte	'_Ifx_CPU_DPRE_Bits',0,5,129,2,16,4,14
	.byte	'RE',0,4
	.word	17509
	.byte	16,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	17509
	.byte	16,0,2,35,0,0,11
	.byte	'Ifx_CPU_DPRE_Bits',0,5,133,2,3
	.word	27679
	.byte	13
	.byte	'_Ifx_CPU_DPWE_Bits',0,5,136,2,16,4,14
	.byte	'WE',0,4
	.word	17509
	.byte	16,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	17509
	.byte	16,0,2,35,0,0,11
	.byte	'Ifx_CPU_DPWE_Bits',0,5,140,2,3
	.word	27769
	.byte	13
	.byte	'_Ifx_CPU_DSTR_Bits',0,5,143,2,16,4,14
	.byte	'SRE',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'GAE',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'LBE',0,4
	.word	17509
	.byte	1,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	17509
	.byte	3,26,2,35,0,14
	.byte	'CRE',0,4
	.word	17509
	.byte	1,25,2,35,0,14
	.byte	'reserved_7',0,4
	.word	17509
	.byte	7,18,2,35,0,14
	.byte	'DTME',0,4
	.word	17509
	.byte	1,17,2,35,0,14
	.byte	'LOE',0,4
	.word	17509
	.byte	1,16,2,35,0,14
	.byte	'SDE',0,4
	.word	17509
	.byte	1,15,2,35,0,14
	.byte	'SCE',0,4
	.word	17509
	.byte	1,14,2,35,0,14
	.byte	'CAC',0,4
	.word	17509
	.byte	1,13,2,35,0,14
	.byte	'MPE',0,4
	.word	17509
	.byte	1,12,2,35,0,14
	.byte	'CLE',0,4
	.word	17509
	.byte	1,11,2,35,0,14
	.byte	'reserved_21',0,4
	.word	17509
	.byte	3,8,2,35,0,14
	.byte	'ALN',0,4
	.word	17509
	.byte	1,7,2,35,0,14
	.byte	'reserved_25',0,4
	.word	17509
	.byte	7,0,2,35,0,0,11
	.byte	'Ifx_CPU_DSTR_Bits',0,5,161,2,3
	.word	27859
	.byte	13
	.byte	'_Ifx_CPU_EXEVT_Bits',0,5,164,2,16,4,14
	.byte	'EVTA',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'BBM',0,4
	.word	17509
	.byte	1,28,2,35,0,14
	.byte	'BOD',0,4
	.word	17509
	.byte	1,27,2,35,0,14
	.byte	'SUSP',0,4
	.word	17509
	.byte	1,26,2,35,0,14
	.byte	'CNT',0,4
	.word	17509
	.byte	2,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	17509
	.byte	24,0,2,35,0,0,11
	.byte	'Ifx_CPU_EXEVT_Bits',0,5,172,2,3
	.word	28183
	.byte	13
	.byte	'_Ifx_CPU_FCX_Bits',0,5,175,2,16,4,14
	.byte	'FCXO',0,4
	.word	17509
	.byte	16,16,2,35,0,14
	.byte	'FCXS',0,4
	.word	17509
	.byte	4,12,2,35,0,14
	.byte	'reserved_20',0,4
	.word	17509
	.byte	12,0,2,35,0,0,11
	.byte	'Ifx_CPU_FCX_Bits',0,5,180,2,3
	.word	28337
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,5,183,2,16,4,14
	.byte	'TST',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'TCL',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'reserved_2',0,4
	.word	17509
	.byte	6,24,2,35,0,14
	.byte	'RM',0,4
	.word	17509
	.byte	2,22,2,35,0,14
	.byte	'reserved_10',0,4
	.word	17509
	.byte	8,14,2,35,0,14
	.byte	'FXE',0,4
	.word	17509
	.byte	1,13,2,35,0,14
	.byte	'FUE',0,4
	.word	17509
	.byte	1,12,2,35,0,14
	.byte	'FZE',0,4
	.word	17509
	.byte	1,11,2,35,0,14
	.byte	'FVE',0,4
	.word	17509
	.byte	1,10,2,35,0,14
	.byte	'FIE',0,4
	.word	17509
	.byte	1,9,2,35,0,14
	.byte	'reserved_23',0,4
	.word	17509
	.byte	3,6,2,35,0,14
	.byte	'FX',0,4
	.word	17509
	.byte	1,5,2,35,0,14
	.byte	'FU',0,4
	.word	17509
	.byte	1,4,2,35,0,14
	.byte	'FZ',0,4
	.word	17509
	.byte	1,3,2,35,0,14
	.byte	'FV',0,4
	.word	17509
	.byte	1,2,2,35,0,14
	.byte	'FI',0,4
	.word	17509
	.byte	1,1,2,35,0,14
	.byte	'reserved_31',0,4
	.word	17509
	.byte	1,0,2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,5,202,2,3
	.word	28443
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,5,205,2,16,4,14
	.byte	'OPC',0,4
	.word	17509
	.byte	8,24,2,35,0,14
	.byte	'FMT',0,4
	.word	17509
	.byte	1,23,2,35,0,14
	.byte	'reserved_9',0,4
	.word	17509
	.byte	7,16,2,35,0,14
	.byte	'DREG',0,4
	.word	17509
	.byte	4,12,2,35,0,14
	.byte	'reserved_20',0,4
	.word	17509
	.byte	12,0,2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,5,212,2,3
	.word	28792
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,5,215,2,16,4,14
	.byte	'PC',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,5,218,2,3
	.word	28952
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,5,221,2,16,4,14
	.byte	'SRC1',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,5,224,2,3
	.word	29033
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,5,227,2,16,4,14
	.byte	'SRC2',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,5,230,2,3
	.word	29120
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,5,233,2,16,4,14
	.byte	'SRC3',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,5,236,2,3
	.word	29207
	.byte	13
	.byte	'_Ifx_CPU_ICNT_Bits',0,5,239,2,16,4,14
	.byte	'CountValue',0,4
	.word	17509
	.byte	31,1,2,35,0,14
	.byte	'SOvf',0,4
	.word	17509
	.byte	1,0,2,35,0,0,11
	.byte	'Ifx_CPU_ICNT_Bits',0,5,243,2,3
	.word	29294
	.byte	13
	.byte	'_Ifx_CPU_ICR_Bits',0,5,246,2,16,4,14
	.byte	'CCPN',0,4
	.word	17509
	.byte	10,22,2,35,0,14
	.byte	'reserved_10',0,4
	.word	17509
	.byte	5,17,2,35,0,14
	.byte	'IE',0,4
	.word	17509
	.byte	1,16,2,35,0,14
	.byte	'PIPN',0,4
	.word	17509
	.byte	10,6,2,35,0,14
	.byte	'reserved_26',0,4
	.word	17509
	.byte	6,0,2,35,0,0,11
	.byte	'Ifx_CPU_ICR_Bits',0,5,253,2,3
	.word	29385
	.byte	13
	.byte	'_Ifx_CPU_ISP_Bits',0,5,128,3,16,4,14
	.byte	'ISP',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_ISP_Bits',0,5,131,3,3
	.word	29528
	.byte	13
	.byte	'_Ifx_CPU_LCX_Bits',0,5,134,3,16,4,14
	.byte	'LCXO',0,4
	.word	17509
	.byte	16,16,2,35,0,14
	.byte	'LCXS',0,4
	.word	17509
	.byte	4,12,2,35,0,14
	.byte	'reserved_20',0,4
	.word	17509
	.byte	12,0,2,35,0,0,11
	.byte	'Ifx_CPU_LCX_Bits',0,5,139,3,3
	.word	29594
	.byte	13
	.byte	'_Ifx_CPU_M1CNT_Bits',0,5,142,3,16,4,14
	.byte	'CountValue',0,4
	.word	17509
	.byte	31,1,2,35,0,14
	.byte	'SOvf',0,4
	.word	17509
	.byte	1,0,2,35,0,0,11
	.byte	'Ifx_CPU_M1CNT_Bits',0,5,146,3,3
	.word	29700
	.byte	13
	.byte	'_Ifx_CPU_M2CNT_Bits',0,5,149,3,16,4,14
	.byte	'CountValue',0,4
	.word	17509
	.byte	31,1,2,35,0,14
	.byte	'SOvf',0,4
	.word	17509
	.byte	1,0,2,35,0,0,11
	.byte	'Ifx_CPU_M2CNT_Bits',0,5,153,3,3
	.word	29793
	.byte	13
	.byte	'_Ifx_CPU_M3CNT_Bits',0,5,156,3,16,4,14
	.byte	'CountValue',0,4
	.word	17509
	.byte	31,1,2,35,0,14
	.byte	'SOvf',0,4
	.word	17509
	.byte	1,0,2,35,0,0,11
	.byte	'Ifx_CPU_M3CNT_Bits',0,5,160,3,3
	.word	29886
	.byte	13
	.byte	'_Ifx_CPU_PC_Bits',0,5,163,3,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'PC',0,4
	.word	17509
	.byte	31,0,2,35,0,0,11
	.byte	'Ifx_CPU_PC_Bits',0,5,167,3,3
	.word	29979
	.byte	13
	.byte	'_Ifx_CPU_PCON0_Bits',0,5,170,3,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'PCBYP',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'reserved_2',0,4
	.word	17509
	.byte	30,0,2,35,0,0,11
	.byte	'Ifx_CPU_PCON0_Bits',0,5,175,3,3
	.word	30064
	.byte	13
	.byte	'_Ifx_CPU_PCON1_Bits',0,5,178,3,16,4,14
	.byte	'PCINV',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'PBINV',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'reserved_2',0,4
	.word	17509
	.byte	30,0,2,35,0,0,11
	.byte	'Ifx_CPU_PCON1_Bits',0,5,183,3,3
	.word	30180
	.byte	13
	.byte	'_Ifx_CPU_PCON2_Bits',0,5,186,3,16,4,14
	.byte	'PCACHE_SZE',0,4
	.word	17509
	.byte	16,16,2,35,0,14
	.byte	'PSCRATCH_SZE',0,4
	.word	17509
	.byte	16,0,2,35,0,0,11
	.byte	'Ifx_CPU_PCON2_Bits',0,5,190,3,3
	.word	30291
	.byte	13
	.byte	'_Ifx_CPU_PCXI_Bits',0,5,193,3,16,4,14
	.byte	'PCXO',0,4
	.word	17509
	.byte	16,16,2,35,0,14
	.byte	'PCXS',0,4
	.word	17509
	.byte	4,12,2,35,0,14
	.byte	'UL',0,4
	.word	17509
	.byte	1,11,2,35,0,14
	.byte	'PIE',0,4
	.word	17509
	.byte	1,10,2,35,0,14
	.byte	'PCPN',0,4
	.word	17509
	.byte	10,0,2,35,0,0,11
	.byte	'Ifx_CPU_PCXI_Bits',0,5,200,3,3
	.word	30392
	.byte	13
	.byte	'_Ifx_CPU_PIEAR_Bits',0,5,203,3,16,4,14
	.byte	'TA',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_PIEAR_Bits',0,5,206,3,3
	.word	30522
	.byte	13
	.byte	'_Ifx_CPU_PIETR_Bits',0,5,209,3,16,4,14
	.byte	'IED',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'IE_T',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'IE_C',0,4
	.word	17509
	.byte	1,29,2,35,0,14
	.byte	'IE_S',0,4
	.word	17509
	.byte	1,28,2,35,0,14
	.byte	'IE_BI',0,4
	.word	17509
	.byte	1,27,2,35,0,14
	.byte	'E_INFO',0,4
	.word	17509
	.byte	6,21,2,35,0,14
	.byte	'IE_DUAL',0,4
	.word	17509
	.byte	1,20,2,35,0,14
	.byte	'IE_SP',0,4
	.word	17509
	.byte	1,19,2,35,0,14
	.byte	'IE_BS',0,4
	.word	17509
	.byte	1,18,2,35,0,14
	.byte	'reserved_14',0,4
	.word	17509
	.byte	18,0,2,35,0,0,11
	.byte	'Ifx_CPU_PIETR_Bits',0,5,221,3,3
	.word	30591
	.byte	13
	.byte	'_Ifx_CPU_PMA0_Bits',0,5,224,3,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	13,19,2,35,0,14
	.byte	'DAC',0,4
	.word	17509
	.byte	3,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	17509
	.byte	16,0,2,35,0,0,11
	.byte	'Ifx_CPU_PMA0_Bits',0,5,229,3,3
	.word	30820
	.byte	13
	.byte	'_Ifx_CPU_PMA1_Bits',0,5,232,3,16,4,14
	.byte	'reserved_0',0,4
	.word	17509
	.byte	14,18,2,35,0,14
	.byte	'CAC',0,4
	.word	17509
	.byte	2,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	17509
	.byte	16,0,2,35,0,0,11
	.byte	'Ifx_CPU_PMA1_Bits',0,5,237,3,3
	.word	30933
	.byte	13
	.byte	'_Ifx_CPU_PMA2_Bits',0,5,240,3,16,4,14
	.byte	'PSI',0,4
	.word	17509
	.byte	16,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	17509
	.byte	16,0,2,35,0,0,11
	.byte	'Ifx_CPU_PMA2_Bits',0,5,244,3,3
	.word	31046
	.byte	13
	.byte	'_Ifx_CPU_PSTR_Bits',0,5,247,3,16,4,14
	.byte	'FRE',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'reserved_1',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'FBE',0,4
	.word	17509
	.byte	1,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	17509
	.byte	9,20,2,35,0,14
	.byte	'FPE',0,4
	.word	17509
	.byte	1,19,2,35,0,14
	.byte	'reserved_13',0,4
	.word	17509
	.byte	1,18,2,35,0,14
	.byte	'FME',0,4
	.word	17509
	.byte	1,17,2,35,0,14
	.byte	'reserved_15',0,4
	.word	17509
	.byte	17,0,2,35,0,0,11
	.byte	'Ifx_CPU_PSTR_Bits',0,5,129,4,3
	.word	31137
	.byte	13
	.byte	'_Ifx_CPU_PSW_Bits',0,5,132,4,16,4,14
	.byte	'CDC',0,4
	.word	17509
	.byte	7,25,2,35,0,14
	.byte	'CDE',0,4
	.word	17509
	.byte	1,24,2,35,0,14
	.byte	'GW',0,4
	.word	17509
	.byte	1,23,2,35,0,14
	.byte	'IS',0,4
	.word	17509
	.byte	1,22,2,35,0,14
	.byte	'IO',0,4
	.word	17509
	.byte	2,20,2,35,0,14
	.byte	'PRS',0,4
	.word	17509
	.byte	2,18,2,35,0,14
	.byte	'S',0,4
	.word	17509
	.byte	1,17,2,35,0,14
	.byte	'reserved_15',0,4
	.word	17509
	.byte	12,5,2,35,0,14
	.byte	'SAV',0,4
	.word	17509
	.byte	1,4,2,35,0,14
	.byte	'AV',0,4
	.word	17509
	.byte	1,3,2,35,0,14
	.byte	'SV',0,4
	.word	17509
	.byte	1,2,2,35,0,14
	.byte	'V',0,4
	.word	17509
	.byte	1,1,2,35,0,14
	.byte	'C',0,4
	.word	17509
	.byte	1,0,2,35,0,0,11
	.byte	'Ifx_CPU_PSW_Bits',0,5,147,4,3
	.word	31340
	.byte	13
	.byte	'_Ifx_CPU_SEGEN_Bits',0,5,150,4,16,4,14
	.byte	'ADFLIP',0,4
	.word	17509
	.byte	8,24,2,35,0,14
	.byte	'ADTYPE',0,4
	.word	17509
	.byte	2,22,2,35,0,14
	.byte	'reserved_10',0,4
	.word	17509
	.byte	21,1,2,35,0,14
	.byte	'AE',0,4
	.word	17509
	.byte	1,0,2,35,0,0,11
	.byte	'Ifx_CPU_SEGEN_Bits',0,5,156,4,3
	.word	31583
	.byte	13
	.byte	'_Ifx_CPU_SMACON_Bits',0,5,159,4,16,4,14
	.byte	'PC',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'reserved_1',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'PT',0,4
	.word	17509
	.byte	1,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	17509
	.byte	5,24,2,35,0,14
	.byte	'DC',0,4
	.word	17509
	.byte	1,23,2,35,0,14
	.byte	'reserved_9',0,4
	.word	17509
	.byte	1,22,2,35,0,14
	.byte	'DT',0,4
	.word	17509
	.byte	1,21,2,35,0,14
	.byte	'reserved_11',0,4
	.word	17509
	.byte	13,8,2,35,0,14
	.byte	'IODT',0,4
	.word	17509
	.byte	1,7,2,35,0,14
	.byte	'reserved_25',0,4
	.word	17509
	.byte	7,0,2,35,0,0,11
	.byte	'Ifx_CPU_SMACON_Bits',0,5,171,4,3
	.word	31711
	.byte	13
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,5,174,4,16,4,14
	.byte	'EN',0,4
	.word	1013
	.byte	32,0,2,35,2,0,11
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,5,177,4,3
	.word	31952
	.byte	13
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,5,180,4,16,4,14
	.byte	'reserved_0',0,4
	.word	1013
	.byte	32,0,2,35,2,0,11
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,5,183,4,3
	.word	32035
	.byte	13
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,5,186,4,16,4,14
	.byte	'EN',0,4
	.word	1013
	.byte	32,0,2,35,2,0,11
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,5,189,4,3
	.word	32126
	.byte	13
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,5,192,4,16,4,14
	.byte	'reserved_0',0,4
	.word	1013
	.byte	32,0,2,35,2,0,11
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,5,195,4,3
	.word	32217
	.byte	13
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,5,198,4,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	5,3,2,35,0,14
	.byte	'ADDR',0,4
	.word	1013
	.byte	27,0,2,35,2,0,11
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,5,202,4,3
	.word	32316
	.byte	13
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,5,205,4,16,4,14
	.byte	'reserved_0',0,1
	.word	292
	.byte	5,3,2,35,0,14
	.byte	'ADDR',0,4
	.word	1013
	.byte	27,0,2,35,2,0,11
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,5,209,4,3
	.word	32423
	.byte	13
	.byte	'_Ifx_CPU_SWEVT_Bits',0,5,212,4,16,4,14
	.byte	'EVTA',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'BBM',0,4
	.word	17509
	.byte	1,28,2,35,0,14
	.byte	'BOD',0,4
	.word	17509
	.byte	1,27,2,35,0,14
	.byte	'SUSP',0,4
	.word	17509
	.byte	1,26,2,35,0,14
	.byte	'CNT',0,4
	.word	17509
	.byte	2,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	17509
	.byte	24,0,2,35,0,0,11
	.byte	'Ifx_CPU_SWEVT_Bits',0,5,220,4,3
	.word	32530
	.byte	13
	.byte	'_Ifx_CPU_SYSCON_Bits',0,5,223,4,16,4,14
	.byte	'FCDSF',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'PROTEN',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'TPROTEN',0,4
	.word	17509
	.byte	1,29,2,35,0,14
	.byte	'IS',0,4
	.word	17509
	.byte	1,28,2,35,0,14
	.byte	'IT',0,4
	.word	17509
	.byte	1,27,2,35,0,14
	.byte	'RES',0,4
	.word	17509
	.byte	11,16,2,35,0,14
	.byte	'U1_IED',0,4
	.word	17509
	.byte	1,15,2,35,0,14
	.byte	'U1_IOS',0,4
	.word	17509
	.byte	1,14,2,35,0,14
	.byte	'reserved_18',0,4
	.word	17509
	.byte	14,0,2,35,0,0,11
	.byte	'Ifx_CPU_SYSCON_Bits',0,5,234,4,3
	.word	32684
	.byte	13
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,5,237,4,16,4,14
	.byte	'ASI',0,4
	.word	17509
	.byte	5,27,2,35,0,14
	.byte	'reserved_5',0,4
	.word	17509
	.byte	27,0,2,35,0,0,11
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,5,241,4,3
	.word	32897
	.byte	13
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,5,244,4,16,4,14
	.byte	'TEXP0',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'TEXP1',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'TEXP2',0,4
	.word	17509
	.byte	1,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	17509
	.byte	13,16,2,35,0,14
	.byte	'TTRAP',0,4
	.word	17509
	.byte	1,15,2,35,0,14
	.byte	'reserved_17',0,4
	.word	17509
	.byte	15,0,2,35,0,0,11
	.byte	'Ifx_CPU_TPS_CON_Bits',0,5,252,4,3
	.word	32995
	.byte	13
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,5,255,4,16,4,14
	.byte	'Timer',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,5,130,5,3
	.word	33167
	.byte	13
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,5,133,5,16,4,14
	.byte	'ADDR',0,4
	.word	17509
	.byte	32,0,2,35,0,0,11
	.byte	'Ifx_CPU_TR_ADR_Bits',0,5,136,5,3
	.word	33247
	.byte	13
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,5,139,5,16,4,14
	.byte	'EVTA',0,4
	.word	17509
	.byte	3,29,2,35,0,14
	.byte	'BBM',0,4
	.word	17509
	.byte	1,28,2,35,0,14
	.byte	'BOD',0,4
	.word	17509
	.byte	1,27,2,35,0,14
	.byte	'SUSP',0,4
	.word	17509
	.byte	1,26,2,35,0,14
	.byte	'CNT',0,4
	.word	17509
	.byte	2,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	17509
	.byte	4,20,2,35,0,14
	.byte	'TYP',0,4
	.word	17509
	.byte	1,19,2,35,0,14
	.byte	'RNG',0,4
	.word	17509
	.byte	1,18,2,35,0,14
	.byte	'reserved_14',0,4
	.word	17509
	.byte	1,17,2,35,0,14
	.byte	'ASI_EN',0,4
	.word	17509
	.byte	1,16,2,35,0,14
	.byte	'ASI',0,4
	.word	17509
	.byte	5,11,2,35,0,14
	.byte	'reserved_21',0,4
	.word	17509
	.byte	6,5,2,35,0,14
	.byte	'AST',0,4
	.word	17509
	.byte	1,4,2,35,0,14
	.byte	'ALD',0,4
	.word	17509
	.byte	1,3,2,35,0,14
	.byte	'reserved_29',0,4
	.word	17509
	.byte	3,0,2,35,0,0,11
	.byte	'Ifx_CPU_TR_EVT_Bits',0,5,156,5,3
	.word	33320
	.byte	13
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,5,159,5,16,4,14
	.byte	'T0',0,4
	.word	17509
	.byte	1,31,2,35,0,14
	.byte	'T1',0,4
	.word	17509
	.byte	1,30,2,35,0,14
	.byte	'T2',0,4
	.word	17509
	.byte	1,29,2,35,0,14
	.byte	'T3',0,4
	.word	17509
	.byte	1,28,2,35,0,14
	.byte	'T4',0,4
	.word	17509
	.byte	1,27,2,35,0,14
	.byte	'T5',0,4
	.word	17509
	.byte	1,26,2,35,0,14
	.byte	'T6',0,4
	.word	17509
	.byte	1,25,2,35,0,14
	.byte	'T7',0,4
	.word	17509
	.byte	1,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	17509
	.byte	24,0,2,35,0,0,11
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,5,170,5,3
	.word	33638
	.byte	15,5,178,5,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	24803
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_A',0,5,183,5,3
	.word	33833
	.byte	15,5,186,5,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	24864
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_BIV',0,5,191,5,3
	.word	33892
	.byte	15,5,194,5,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	24943
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_BTV',0,5,199,5,3
	.word	33953
	.byte	15,5,202,5,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	25029
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_CCNT',0,5,207,5,3
	.word	34014
	.byte	15,5,210,5,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	25118
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_CCTRL',0,5,215,5,3
	.word	34076
	.byte	15,5,218,5,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	25264
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_COMPAT',0,5,223,5,3
	.word	34139
	.byte	15,5,226,5,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	25391
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_CORE_ID',0,5,231,5,3
	.word	34203
	.byte	15,5,234,5,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	25489
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_CPR_L',0,5,239,5,3
	.word	34268
	.byte	15,5,242,5,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	25582
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_CPR_U',0,5,247,5,3
	.word	34331
	.byte	15,5,250,5,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	25675
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_CPU_ID',0,5,255,5,3
	.word	34394
	.byte	15,5,130,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	25783
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_CPXE',0,5,135,6,3
	.word	34458
	.byte	15,5,138,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	25870
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_CREVT',0,5,143,6,3
	.word	34520
	.byte	15,5,146,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	26024
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_CUS_ID',0,5,151,6,3
	.word	34583
	.byte	15,5,154,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	26118
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_D',0,5,159,6,3
	.word	34647
	.byte	15,5,162,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	26181
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DATR',0,5,167,6,3
	.word	34706
	.byte	15,5,170,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	26399
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DBGSR',0,5,175,6,3
	.word	34768
	.byte	15,5,178,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	26614
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DBGTCR',0,5,183,6,3
	.word	34831
	.byte	15,5,186,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	26708
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DCON0',0,5,191,6,3
	.word	34895
	.byte	15,5,194,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	26824
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DCON2',0,5,199,6,3
	.word	34958
	.byte	15,5,202,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	26925
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DCX',0,5,207,6,3
	.word	35021
	.byte	15,5,210,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	27018
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DEADD',0,5,215,6,3
	.word	35082
	.byte	15,5,218,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	27098
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DIEAR',0,5,223,6,3
	.word	35145
	.byte	15,5,226,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	27167
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DIETR',0,5,231,6,3
	.word	35208
	.byte	15,5,234,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	27396
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DMS',0,5,239,6,3
	.word	35271
	.byte	15,5,242,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	27489
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DPR_L',0,5,247,6,3
	.word	35332
	.byte	15,5,250,6,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	27584
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DPR_U',0,5,255,6,3
	.word	35395
	.byte	15,5,130,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	27679
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DPRE',0,5,135,7,3
	.word	35458
	.byte	15,5,138,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	27769
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DPWE',0,5,143,7,3
	.word	35520
	.byte	15,5,146,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	27859
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_DSTR',0,5,151,7,3
	.word	35582
	.byte	15,5,154,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	28183
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_EXEVT',0,5,159,7,3
	.word	35644
	.byte	15,5,162,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	28337
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_FCX',0,5,167,7,3
	.word	35707
	.byte	15,5,170,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	28443
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,5,175,7,3
	.word	35768
	.byte	15,5,178,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	28792
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,5,183,7,3
	.word	35838
	.byte	15,5,186,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	28952
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,5,191,7,3
	.word	35908
	.byte	15,5,194,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	29033
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,5,199,7,3
	.word	35977
	.byte	15,5,202,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	29120
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,5,207,7,3
	.word	36048
	.byte	15,5,210,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	29207
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,5,215,7,3
	.word	36119
	.byte	15,5,218,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	29294
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_ICNT',0,5,223,7,3
	.word	36190
	.byte	15,5,226,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	29385
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_ICR',0,5,231,7,3
	.word	36252
	.byte	15,5,234,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	29528
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_ISP',0,5,239,7,3
	.word	36313
	.byte	15,5,242,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	29594
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_LCX',0,5,247,7,3
	.word	36374
	.byte	15,5,250,7,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	29700
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_M1CNT',0,5,255,7,3
	.word	36435
	.byte	15,5,130,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	29793
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_M2CNT',0,5,135,8,3
	.word	36498
	.byte	15,5,138,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	29886
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_M3CNT',0,5,143,8,3
	.word	36561
	.byte	15,5,146,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	29979
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PC',0,5,151,8,3
	.word	36624
	.byte	15,5,154,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	30064
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PCON0',0,5,159,8,3
	.word	36684
	.byte	15,5,162,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	30180
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PCON1',0,5,167,8,3
	.word	36747
	.byte	15,5,170,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	30291
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PCON2',0,5,175,8,3
	.word	36810
	.byte	15,5,178,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	30392
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PCXI',0,5,183,8,3
	.word	36873
	.byte	15,5,186,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	30522
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PIEAR',0,5,191,8,3
	.word	36935
	.byte	15,5,194,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	30591
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PIETR',0,5,199,8,3
	.word	36998
	.byte	15,5,202,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	30820
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PMA0',0,5,207,8,3
	.word	37061
	.byte	15,5,210,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	30933
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PMA1',0,5,215,8,3
	.word	37123
	.byte	15,5,218,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	31046
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PMA2',0,5,223,8,3
	.word	37185
	.byte	15,5,226,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	31137
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PSTR',0,5,231,8,3
	.word	37247
	.byte	15,5,234,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	31340
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_PSW',0,5,239,8,3
	.word	37309
	.byte	15,5,242,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	31583
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_SEGEN',0,5,247,8,3
	.word	37370
	.byte	15,5,250,8,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	31711
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_SMACON',0,5,255,8,3
	.word	37433
	.byte	15,5,130,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	31952
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_SPROT_ACCENA',0,5,135,9,3
	.word	37497
	.byte	15,5,138,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	32035
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_SPROT_ACCENB',0,5,143,9,3
	.word	37567
	.byte	15,5,146,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	32126
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,5,151,9,3
	.word	37637
	.byte	15,5,154,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	32217
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,5,159,9,3
	.word	37711
	.byte	15,5,162,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	32316
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,5,167,9,3
	.word	37785
	.byte	15,5,170,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	32423
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,5,175,9,3
	.word	37855
	.byte	15,5,178,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	32530
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_SWEVT',0,5,183,9,3
	.word	37925
	.byte	15,5,186,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	32684
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_SYSCON',0,5,191,9,3
	.word	37988
	.byte	15,5,194,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	32897
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_TASK_ASI',0,5,199,9,3
	.word	38052
	.byte	15,5,202,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	32995
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_TPS_CON',0,5,207,9,3
	.word	38118
	.byte	15,5,210,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	33167
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_TPS_TIMER',0,5,215,9,3
	.word	38183
	.byte	15,5,218,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	33247
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_TR_ADR',0,5,223,9,3
	.word	38250
	.byte	15,5,226,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	33320
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_TR_EVT',0,5,231,9,3
	.word	38314
	.byte	15,5,234,9,9,4,16
	.byte	'U',0,4
	.word	1013
	.byte	2,35,0,16
	.byte	'I',0,4
	.word	177
	.byte	2,35,0,16
	.byte	'B',0,4
	.word	33638
	.byte	2,35,0,0,11
	.byte	'Ifx_CPU_TRIG_ACC',0,5,239,9,3
	.word	38378
	.byte	13
	.byte	'_Ifx_CPU_CPR',0,5,250,9,25,8,16
	.byte	'L',0,4
	.word	34268
	.byte	2,35,0,16
	.byte	'U',0,4
	.word	34331
	.byte	2,35,4,0,17
	.word	38444
	.byte	11
	.byte	'Ifx_CPU_CPR',0,5,254,9,3
	.word	38486
	.byte	13
	.byte	'_Ifx_CPU_DPR',0,5,129,10,25,8,16
	.byte	'L',0,4
	.word	35332
	.byte	2,35,0,16
	.byte	'U',0,4
	.word	35395
	.byte	2,35,4,0,17
	.word	38512
	.byte	11
	.byte	'Ifx_CPU_DPR',0,5,133,10,3
	.word	38554
	.byte	13
	.byte	'_Ifx_CPU_SPROT_RGN',0,5,136,10,25,16,16
	.byte	'LA',0,4
	.word	37785
	.byte	2,35,0,16
	.byte	'UA',0,4
	.word	37855
	.byte	2,35,4,16
	.byte	'ACCENA',0,4
	.word	37637
	.byte	2,35,8,16
	.byte	'ACCENB',0,4
	.word	37711
	.byte	2,35,12,0,17
	.word	38580
	.byte	11
	.byte	'Ifx_CPU_SPROT_RGN',0,5,142,10,3
	.word	38662
	.byte	13
	.byte	'_Ifx_CPU_TPS',0,5,145,10,25,16,16
	.byte	'CON',0,4
	.word	38118
	.byte	2,35,0,18,12
	.word	38183
	.byte	19,2,0,16
	.byte	'TIMER',0,12
	.word	38726
	.byte	2,35,4,0,17
	.word	38694
	.byte	11
	.byte	'Ifx_CPU_TPS',0,5,149,10,3
	.word	38751
	.byte	13
	.byte	'_Ifx_CPU_TR',0,5,152,10,25,8,16
	.byte	'EVT',0,4
	.word	38314
	.byte	2,35,0,16
	.byte	'ADR',0,4
	.word	38250
	.byte	2,35,4,0,17
	.word	38777
	.byte	11
	.byte	'Ifx_CPU_TR',0,5,156,10,3
	.word	38822
	.byte	11
	.byte	'_iob_flag_t',0,6,75,25
	.word	378
.L173:
	.byte	17
	.word	271
	.byte	18,32
	.word	271
	.byte	19,7,0
.L174:
	.byte	18,128,2
	.word	38872
	.byte	19,7,0,0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L89:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,46,0,3,8,54,15,39,12,63,12,60,12,0,0,3,36,0,3,8,11,15
	.byte	62,15,0,0,4,46,0,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,5,46,1,3,8,58,15,59,15,57,15
	.byte	54,15,39,12,63,12,60,12,0,0,6,38,0,73,19,0,0,7,15,0,73,19,0,0,8,5,0,3,8,58,15,59,15,57,15,73,19,0,0,9
	.byte	24,0,58,15,59,15,57,15,0,0,10,59,0,3,8,0,0,11,22,0,3,8,58,15,59,15,57,15,73,19,0,0,12,21,0,54,15,0,0,13
	.byte	19,1,3,8,58,15,59,15,57,15,11,15,0,0,14,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,15,23,1,58,15,59,15
	.byte	57,15,11,15,0,0,16,13,0,3,8,11,15,73,19,56,9,0,0,17,53,0,73,19,0,0,18,1,1,11,15,73,19,0,0,19,33,0,47,15
	.byte	0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L90:
	.word	.L201-.L200
.L200:
	.half	3
	.word	.L203-.L202
.L202:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\integration_general\\inc',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc\\TC27xC',0
	.byte	'C:\\Program Files (x86)\\TASKING\\TriCore v4.2r2\\ctc\\include\\',0,0
	.byte	'Test_Print.h',0,1,0,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0
	.byte	'Platform_Types.h',0,2,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'IfxCpu_regdef.h',0,3,0,0
	.byte	'stdio.h',0,4,0,0,0
.L203:
.L201:
	.sdecl	'.debug_info',debug,cluster('cpu0_trap_0')
	.sect	'.debug_info'
.L91:
	.word	212
	.half	3
	.word	.L92
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L94,.L93
	.byte	2
	.word	.L87
	.byte	3
	.byte	'cpu0_trap_0',0,1,231,5,6,1,1,1
	.word	.L82,.L152,.L81
	.byte	4
	.word	.L82,.L152
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('cpu0_trap_0')
	.sect	'.debug_abbrev'
.L92:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('cpu0_trap_0')
	.sect	'.debug_line'
.L93:
	.word	.L205-.L204
.L204:
	.half	3
	.word	.L207-.L206
.L206:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0,0
.L207:
	.byte	5,3,7,0,5,2
	.word	.L82
	.byte	3,232,5,1,9
	.half	.L208-.L82
	.byte	3,2,1,9
	.half	.L209-.L208
	.byte	3,2,1,9
	.half	.L210-.L209
	.byte	3,2,1,9
	.half	.L211-.L210
	.byte	3,2,1,9
	.half	.L212-.L211
	.byte	3,2,1,9
	.half	.L213-.L212
	.byte	3,2,1,9
	.half	.L214-.L213
	.byte	3,2,1,9
	.half	.L215-.L214
	.byte	3,2,1,9
	.half	.L216-.L215
	.byte	3,2,1,9
	.half	.L217-.L216
	.byte	3,2,1,9
	.half	.L218-.L217
	.byte	3,2,1,9
	.half	.L219-.L218
	.byte	3,2,1,9
	.half	.L220-.L219
	.byte	3,2,1,5,2,9
	.half	.L221-.L220
	.byte	3,2,1,5,3,9
	.half	.L222-.L221
	.byte	3,2,1,5,1,9
	.half	.L223-.L222
	.byte	3,1,1,7,9
	.half	.L95-.L223
	.byte	0,1,1
.L205:
	.sdecl	'.debug_ranges',debug,cluster('cpu0_trap_0')
	.sect	'.debug_ranges'
.L94:
	.word	-1,.L82,0,.L95-.L82,0,0
	.sdecl	'.debug_info',debug,cluster('cpu1_trap_0')
	.sect	'.debug_info'
.L96:
	.word	212
	.half	3
	.word	.L97
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L99,.L98
	.byte	2
	.word	.L87
	.byte	3
	.byte	'cpu1_trap_0',0,1,129,7,6,1,1,1
	.word	.L84,.L153,.L83
	.byte	4
	.word	.L84,.L153
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('cpu1_trap_0')
	.sect	'.debug_abbrev'
.L97:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('cpu1_trap_0')
	.sect	'.debug_line'
.L98:
	.word	.L225-.L224
.L224:
	.half	3
	.word	.L227-.L226
.L226:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0,0
.L227:
	.byte	5,3,7,0,5,2
	.word	.L84
	.byte	3,130,7,1,9
	.half	.L228-.L84
	.byte	3,2,1,9
	.half	.L229-.L228
	.byte	3,2,1,9
	.half	.L230-.L229
	.byte	3,2,1,9
	.half	.L231-.L230
	.byte	3,2,1,9
	.half	.L232-.L231
	.byte	3,2,1,9
	.half	.L233-.L232
	.byte	3,2,1,9
	.half	.L234-.L233
	.byte	3,2,1,9
	.half	.L235-.L234
	.byte	3,2,1,9
	.half	.L236-.L235
	.byte	3,2,1,9
	.half	.L237-.L236
	.byte	3,2,1,9
	.half	.L238-.L237
	.byte	3,2,1,9
	.half	.L239-.L238
	.byte	3,2,1,9
	.half	.L240-.L239
	.byte	3,2,1,5,2,9
	.half	.L241-.L240
	.byte	3,2,1,5,3,9
	.half	.L242-.L241
	.byte	3,2,1,5,1,9
	.half	.L243-.L242
	.byte	3,1,1,7,9
	.half	.L100-.L243
	.byte	0,1,1
.L225:
	.sdecl	'.debug_ranges',debug,cluster('cpu1_trap_0')
	.sect	'.debug_ranges'
.L99:
	.word	-1,.L84,0,.L100-.L84,0,0
	.sdecl	'.debug_info',debug,cluster('cpu2_trap_0')
	.sect	'.debug_info'
.L101:
	.word	212
	.half	3
	.word	.L102
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L104,.L103
	.byte	2
	.word	.L87
	.byte	3
	.byte	'cpu2_trap_0',0,1,156,8,6,1,1,1
	.word	.L86,.L154,.L85
	.byte	4
	.word	.L86,.L154
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('cpu2_trap_0')
	.sect	'.debug_abbrev'
.L102:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('cpu2_trap_0')
	.sect	'.debug_line'
.L103:
	.word	.L245-.L244
.L244:
	.half	3
	.word	.L247-.L246
.L246:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0,0
.L247:
	.byte	5,3,7,0,5,2
	.word	.L86
	.byte	3,157,8,1,9
	.half	.L248-.L86
	.byte	3,2,1,9
	.half	.L249-.L248
	.byte	3,2,1,9
	.half	.L250-.L249
	.byte	3,2,1,9
	.half	.L251-.L250
	.byte	3,2,1,9
	.half	.L252-.L251
	.byte	3,2,1,9
	.half	.L253-.L252
	.byte	3,2,1,9
	.half	.L254-.L253
	.byte	3,2,1,9
	.half	.L255-.L254
	.byte	3,2,1,9
	.half	.L256-.L255
	.byte	3,2,1,9
	.half	.L257-.L256
	.byte	3,2,1,9
	.half	.L258-.L257
	.byte	3,2,1,9
	.half	.L259-.L258
	.byte	3,2,1,9
	.half	.L260-.L259
	.byte	3,2,1,5,2,9
	.half	.L261-.L260
	.byte	3,2,1,5,3,9
	.half	.L262-.L261
	.byte	3,2,1,5,1,9
	.half	.L263-.L262
	.byte	3,1,1,7,9
	.half	.L105-.L263
	.byte	0,1,1
.L245:
	.sdecl	'.debug_ranges',debug,cluster('cpu2_trap_0')
	.sect	'.debug_ranges'
.L104:
	.word	-1,.L86,0,.L105-.L86,0,0
	.sdecl	'.debug_info',debug,cluster('_trap_0')
	.sect	'.debug_info'
.L106:
	.word	226
	.half	3
	.word	.L107
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L109,.L108
	.byte	2
	.word	.L87
	.byte	3
	.byte	'_trap_0',0,1,206,1,6,1,1,1
	.word	.L66,.L155,.L65
	.byte	4
	.word	.L66,.L155
	.byte	5
	.byte	'tin',0,1,208,1,10
	.word	.L156,.L157
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_trap_0')
	.sect	'.debug_abbrev'
.L107:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_trap_0')
	.sect	'.debug_line'
.L108:
	.word	.L265-.L264
.L264:
	.half	3
	.word	.L267-.L266
.L266:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0,0
.L267:
	.byte	5,3,7,0,5,2
	.word	.L66
	.byte	3,209,1,1,9
	.half	.L268-.L66
	.byte	3,2,1,5,25,9
	.half	.L175-.L268
	.byte	3,3,1,5,3,9
	.half	.L269-.L175
	.byte	1,5,24,9
	.half	.L270-.L269
	.byte	1,5,32,9
	.half	.L271-.L270
	.byte	1,5,30,9
	.half	.L272-.L271
	.byte	1,5,11,9
	.half	.L273-.L272
	.byte	3,3,1,9
	.half	.L274-.L273
	.byte	3,6,1,5,19,9
	.half	.L2-.L274
	.byte	3,123,1,9
	.half	.L176-.L2
	.byte	3,1,1,5,11,9
	.half	.L275-.L176
	.byte	3,2,1,5,19,9
	.half	.L3-.L275
	.byte	3,3,1,9
	.half	.L177-.L3
	.byte	3,1,1,5,11,9
	.half	.L276-.L177
	.byte	3,2,1,9
	.half	.L4-.L276
	.byte	3,4,1,9
	.half	.L277-.L4
	.byte	3,1,1,5,3,9
	.half	.L5-.L277
	.byte	3,2,1,9
	.half	.L278-.L5
	.byte	3,1,1,5,1,9
	.half	.L279-.L278
	.byte	3,1,1,7,9
	.half	.L110-.L279
	.byte	0,1,1
.L265:
	.sdecl	'.debug_ranges',debug,cluster('_trap_0')
	.sect	'.debug_ranges'
.L109:
	.word	-1,.L66,0,.L110-.L66,0,0
	.sdecl	'.debug_info',debug,cluster('_trap_1')
	.sect	'.debug_info'
.L111:
	.word	226
	.half	3
	.word	.L112
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L114,.L113
	.byte	2
	.word	.L87
	.byte	3
	.byte	'_trap_1',0,1,129,2,6,1,1,1
	.word	.L68,.L158,.L67
	.byte	4
	.word	.L68,.L158
	.byte	5
	.byte	'tin',0,1,131,2,10
	.word	.L156,.L159
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_trap_1')
	.sect	'.debug_abbrev'
.L112:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_trap_1')
	.sect	'.debug_line'
.L113:
	.word	.L281-.L280
.L280:
	.half	3
	.word	.L283-.L282
.L282:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0,0
.L283:
	.byte	5,3,7,0,5,2
	.word	.L68
	.byte	3,132,2,1,9
	.half	.L284-.L68
	.byte	3,2,1,5,25,9
	.half	.L178-.L284
	.byte	3,2,1,5,3,9
	.half	.L285-.L178
	.byte	1,5,24,9
	.half	.L286-.L285
	.byte	1,5,32,9
	.half	.L287-.L286
	.byte	1,5,30,9
	.half	.L288-.L287
	.byte	1,5,11,9
	.half	.L289-.L288
	.byte	3,3,1,9
	.half	.L290-.L289
	.byte	3,6,1,9
	.half	.L291-.L290
	.byte	3,6,1,9
	.half	.L292-.L291
	.byte	3,6,1,9
	.half	.L293-.L292
	.byte	3,6,1,9
	.half	.L294-.L293
	.byte	3,6,1,9
	.half	.L295-.L294
	.byte	3,5,1,5,19,9
	.half	.L8-.L295
	.byte	3,94,1,9
	.half	.L179-.L8
	.byte	3,1,1,5,11,9
	.half	.L296-.L179
	.byte	3,2,1,5,19,9
	.half	.L9-.L296
	.byte	3,3,1,9
	.half	.L180-.L9
	.byte	3,1,1,5,11,9
	.half	.L297-.L180
	.byte	3,2,1,5,19,9
	.half	.L10-.L297
	.byte	3,3,1,9
	.half	.L181-.L10
	.byte	3,1,1,5,11,9
	.half	.L298-.L181
	.byte	3,2,1,5,19,9
	.half	.L11-.L298
	.byte	3,3,1,9
	.half	.L182-.L11
	.byte	3,1,1,5,11,9
	.half	.L299-.L182
	.byte	3,2,1,5,19,9
	.half	.L12-.L299
	.byte	3,3,1,9
	.half	.L183-.L12
	.byte	3,1,1,5,11,9
	.half	.L300-.L183
	.byte	3,2,1,5,19,9
	.half	.L13-.L300
	.byte	3,3,1,9
	.half	.L184-.L13
	.byte	3,1,1,5,11,9
	.half	.L301-.L184
	.byte	3,1,1,5,19,9
	.half	.L14-.L301
	.byte	3,3,1,9
	.half	.L185-.L14
	.byte	3,1,1,5,11,9
	.half	.L302-.L185
	.byte	3,2,1,9
	.half	.L15-.L302
	.byte	3,5,1,9
	.half	.L303-.L15
	.byte	3,1,1,5,3,9
	.half	.L16-.L303
	.byte	3,2,1,9
	.half	.L304-.L16
	.byte	3,1,1,5,1,9
	.half	.L305-.L304
	.byte	3,1,1,7,9
	.half	.L115-.L305
	.byte	0,1,1
.L281:
	.sdecl	'.debug_ranges',debug,cluster('_trap_1')
	.sect	'.debug_ranges'
.L114:
	.word	-1,.L68,0,.L115-.L68,0,0
	.sdecl	'.debug_info',debug,cluster('_trap_2')
	.sect	'.debug_info'
.L116:
	.word	226
	.half	3
	.word	.L117
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L119,.L118
	.byte	2
	.word	.L87
	.byte	3
	.byte	'_trap_2',0,1,209,2,6,1,1,1
	.word	.L70,.L160,.L69
	.byte	4
	.word	.L70,.L160
	.byte	5
	.byte	'tin',0,1,211,2,10
	.word	.L156,.L161
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_trap_2')
	.sect	'.debug_abbrev'
.L117:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_trap_2')
	.sect	'.debug_line'
.L118:
	.word	.L307-.L306
.L306:
	.half	3
	.word	.L309-.L308
.L308:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0,0
.L309:
	.byte	5,3,7,0,5,2
	.word	.L70
	.byte	3,212,2,1,9
	.half	.L310-.L70
	.byte	3,2,1,5,25,9
	.half	.L186-.L310
	.byte	3,2,1,5,3,9
	.half	.L311-.L186
	.byte	1,5,24,9
	.half	.L312-.L311
	.byte	1,5,32,9
	.half	.L313-.L312
	.byte	1,5,30,9
	.half	.L314-.L313
	.byte	1,5,11,9
	.half	.L315-.L314
	.byte	3,3,1,9
	.half	.L316-.L315
	.byte	3,6,1,9
	.half	.L317-.L316
	.byte	3,6,1,9
	.half	.L318-.L317
	.byte	3,6,1,9
	.half	.L319-.L318
	.byte	3,6,1,5,19,9
	.half	.L24-.L319
	.byte	3,105,1,9
	.half	.L187-.L24
	.byte	3,1,1,5,11,9
	.half	.L320-.L187
	.byte	3,2,1,5,19,9
	.half	.L25-.L320
	.byte	3,3,1,9
	.half	.L188-.L25
	.byte	3,1,1,5,11,9
	.half	.L321-.L188
	.byte	3,2,1,5,19,9
	.half	.L26-.L321
	.byte	3,3,1,9
	.half	.L189-.L26
	.byte	3,1,1,5,11,9
	.half	.L322-.L189
	.byte	3,2,1,5,19,9
	.half	.L27-.L322
	.byte	3,3,1,9
	.half	.L190-.L27
	.byte	3,1,1,5,11,9
	.half	.L323-.L190
	.byte	3,2,1,5,19,9
	.half	.L28-.L323
	.byte	3,3,1,9
	.half	.L191-.L28
	.byte	3,1,1,5,11,9
	.half	.L324-.L191
	.byte	3,2,1,9
	.half	.L29-.L324
	.byte	3,4,1,9
	.half	.L325-.L29
	.byte	3,1,1,5,3,9
	.half	.L30-.L325
	.byte	3,2,1,9
	.half	.L326-.L30
	.byte	3,1,1,5,1,9
	.half	.L327-.L326
	.byte	3,1,1,7,9
	.half	.L120-.L327
	.byte	0,1,1
.L307:
	.sdecl	'.debug_ranges',debug,cluster('_trap_2')
	.sect	'.debug_ranges'
.L119:
	.word	-1,.L70,0,.L120-.L70,0,0
	.sdecl	'.debug_info',debug,cluster('_trap_3')
	.sect	'.debug_info'
.L121:
	.word	226
	.half	3
	.word	.L122
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L124,.L123
	.byte	2
	.word	.L87
	.byte	3
	.byte	'_trap_3',0,1,150,3,6,1,1,1
	.word	.L72,.L162,.L71
	.byte	4
	.word	.L72,.L162
	.byte	5
	.byte	'tin',0,1,154,3,10
	.word	.L156,.L163
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_trap_3')
	.sect	'.debug_abbrev'
.L122:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_trap_3')
	.sect	'.debug_line'
.L123:
	.word	.L329-.L328
.L328:
	.half	3
	.word	.L331-.L330
.L330:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0,0
.L331:
	.byte	5,3,7,0,5,2
	.word	.L72
	.byte	3,155,3,1,9
	.half	.L332-.L72
	.byte	3,2,1,5,25,9
	.half	.L192-.L332
	.byte	3,2,1,5,3,9
	.half	.L333-.L192
	.byte	1,5,24,9
	.half	.L334-.L333
	.byte	1,5,32,9
	.half	.L335-.L334
	.byte	1,5,30,9
	.half	.L336-.L335
	.byte	1,5,42,9
	.half	.L337-.L336
	.byte	3,2,1,5,15,9
	.half	.L338-.L337
	.byte	1,5,42,9
	.half	.L339-.L338
	.byte	3,1,1,5,45,9
	.half	.L340-.L339
	.byte	1,5,24,9
	.half	.L341-.L340
	.byte	1,5,5,9
	.half	.L342-.L341
	.byte	3,2,1,5,14,9
	.half	.L343-.L342
	.byte	1,5,5,9
	.half	.L344-.L343
	.byte	3,1,1,5,14,9
	.half	.L345-.L344
	.byte	1,5,5,9
	.half	.L346-.L345
	.byte	3,1,1,5,14,9
	.half	.L347-.L346
	.byte	1,5,27,9
	.half	.L348-.L347
	.byte	3,2,1,5,24,9
	.half	.L349-.L348
	.byte	1,5,21,9
	.half	.L350-.L349
	.byte	3,2,1,5,25,9
	.half	.L351-.L350
	.byte	1,5,21,9
	.half	.L352-.L351
	.byte	3,1,1,5,25,9
	.half	.L353-.L352
	.byte	1,5,3,9
	.half	.L354-.L353
	.byte	3,1,1,5,24,9
	.half	.L44-.L354
	.byte	3,18,1,5,34,9
	.half	.L355-.L44
	.byte	1,5,10,9
	.half	.L356-.L355
	.byte	3,1,1,5,11,9
	.half	.L38-.L356
	.byte	3,3,1,9
	.half	.L357-.L38
	.byte	3,1,1,5,3,9
	.half	.L45-.L357
	.byte	3,2,1,9
	.half	.L358-.L45
	.byte	3,1,1,5,1,9
	.half	.L359-.L358
	.byte	3,6,1,7,9
	.half	.L125-.L359
	.byte	0,1,1
.L329:
	.sdecl	'.debug_ranges',debug,cluster('_trap_3')
	.sect	'.debug_ranges'
.L124:
	.word	-1,.L72,0,.L125-.L72,0,0
	.sdecl	'.debug_info',debug,cluster('_trap_4')
	.sect	'.debug_info'
.L126:
	.word	226
	.half	3
	.word	.L127
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L129,.L128
	.byte	2
	.word	.L87
	.byte	3
	.byte	'_trap_4',0,1,226,3,6,1,1,1
	.word	.L74,.L164,.L73
	.byte	4
	.word	.L74,.L164
	.byte	5
	.byte	'tin',0,1,228,3,10
	.word	.L156,.L165
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_trap_4')
	.sect	'.debug_abbrev'
.L127:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_trap_4')
	.sect	'.debug_line'
.L128:
	.word	.L361-.L360
.L360:
	.half	3
	.word	.L363-.L362
.L362:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0,0
.L363:
	.byte	5,3,7,0,5,2
	.word	.L74
	.byte	3,229,3,1,9
	.half	.L364-.L74
	.byte	3,2,1,5,25,9
	.half	.L193-.L364
	.byte	3,2,1,5,3,9
	.half	.L365-.L193
	.byte	1,5,24,9
	.half	.L366-.L365
	.byte	1,5,32,9
	.half	.L367-.L366
	.byte	1,5,30,9
	.half	.L368-.L367
	.byte	1,5,11,9
	.half	.L369-.L368
	.byte	3,3,1,9
	.half	.L370-.L369
	.byte	3,6,1,9
	.half	.L371-.L370
	.byte	3,6,1,5,19,9
	.half	.L47-.L371
	.byte	3,117,1,9
	.half	.L372-.L47
	.byte	3,1,1,5,11,9
	.half	.L373-.L372
	.byte	3,2,1,5,19,9
	.half	.L48-.L373
	.byte	3,3,1,9
	.half	.L374-.L48
	.byte	3,1,1,5,11,9
	.half	.L375-.L374
	.byte	3,2,1,5,19,9
	.half	.L49-.L375
	.byte	3,3,1,9
	.half	.L376-.L49
	.byte	3,1,1,5,11,9
	.half	.L377-.L376
	.byte	3,2,1,9
	.half	.L50-.L377
	.byte	3,4,1,9
	.half	.L378-.L50
	.byte	3,1,1,5,3,9
	.half	.L51-.L378
	.byte	3,2,1,9
	.half	.L379-.L51
	.byte	3,1,1,5,1,9
	.half	.L380-.L379
	.byte	3,1,1,7,9
	.half	.L130-.L380
	.byte	0,1,1
.L361:
	.sdecl	'.debug_ranges',debug,cluster('_trap_4')
	.sect	'.debug_ranges'
.L129:
	.word	-1,.L74,0,.L130-.L74,0,0
	.sdecl	'.debug_info',debug,cluster('_trap_5')
	.sect	'.debug_info'
.L131:
	.word	226
	.half	3
	.word	.L132
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L134,.L133
	.byte	2
	.word	.L87
	.byte	3
	.byte	'_trap_5',0,1,154,4,6,1,1,1
	.word	.L76,.L166,.L75
	.byte	4
	.word	.L76,.L166
	.byte	5
	.byte	'tin',0,1,156,4,10
	.word	.L156,.L167
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_trap_5')
	.sect	'.debug_abbrev'
.L132:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_trap_5')
	.sect	'.debug_line'
.L133:
	.word	.L382-.L381
.L381:
	.half	3
	.word	.L384-.L383
.L383:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0,0
.L384:
	.byte	5,3,7,0,5,2
	.word	.L76
	.byte	3,157,4,1,9
	.half	.L385-.L76
	.byte	3,2,1,5,25,9
	.half	.L194-.L385
	.byte	3,2,1,5,3,9
	.half	.L386-.L194
	.byte	1,5,24,9
	.half	.L387-.L386
	.byte	1,5,32,9
	.half	.L388-.L387
	.byte	1,5,30,9
	.half	.L389-.L388
	.byte	1,5,11,9
	.half	.L390-.L389
	.byte	3,3,1,9
	.half	.L391-.L390
	.byte	3,6,1,5,19,9
	.half	.L55-.L391
	.byte	3,123,1,9
	.half	.L195-.L55
	.byte	3,1,1,5,11,9
	.half	.L392-.L195
	.byte	3,2,1,5,19,9
	.half	.L56-.L392
	.byte	3,3,1,9
	.half	.L196-.L56
	.byte	3,1,1,5,11,9
	.half	.L393-.L196
	.byte	3,2,1,9
	.half	.L57-.L393
	.byte	3,4,1,9
	.half	.L394-.L57
	.byte	3,1,1,5,3,9
	.half	.L58-.L394
	.byte	3,2,1,9
	.half	.L395-.L58
	.byte	3,1,1,5,1,9
	.half	.L396-.L395
	.byte	3,1,1,7,9
	.half	.L135-.L396
	.byte	0,1,1
.L382:
	.sdecl	'.debug_ranges',debug,cluster('_trap_5')
	.sect	'.debug_ranges'
.L134:
	.word	-1,.L76,0,.L135-.L76,0,0
	.sdecl	'.debug_info',debug,cluster('_trap_6')
	.sect	'.debug_info'
.L136:
	.word	226
	.half	3
	.word	.L137
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L139,.L138
	.byte	2
	.word	.L87
	.byte	3
	.byte	'_trap_6',0,1,209,4,6,1,1,1
	.word	.L78,.L168,.L77
	.byte	4
	.word	.L78,.L168
	.byte	5
	.byte	'tin',0,1,212,4,11
	.word	.L169,.L170
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_trap_6')
	.sect	'.debug_abbrev'
.L137:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_trap_6')
	.sect	'.debug_line'
.L138:
	.word	.L398-.L397
.L397:
	.half	3
	.word	.L400-.L399
.L399:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0,0
.L400:
	.byte	5,3,7,0,5,2
	.word	.L78
	.byte	3,212,4,1,9
	.half	.L401-.L78
	.byte	3,2,1,9
	.half	.L197-.L401
	.byte	3,6,1,5,28,9
	.half	.L402-.L197
	.byte	1,5,13,9
	.half	.L403-.L402
	.byte	3,49,1,9
	.half	.L404-.L403
	.byte	3,1,1,5,3,9
	.half	.L405-.L404
	.byte	3,3,1,9
	.half	.L406-.L405
	.byte	3,1,1,5,1,9
	.half	.L407-.L406
	.byte	3,1,1,7,9
	.half	.L140-.L407
	.byte	0,1,1
.L398:
	.sdecl	'.debug_ranges',debug,cluster('_trap_6')
	.sect	'.debug_ranges'
.L139:
	.word	-1,.L78,0,.L140-.L78,0,0
	.sdecl	'.debug_info',debug,cluster('_trap_7')
	.sect	'.debug_info'
.L141:
	.word	226
	.half	3
	.word	.L142
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L144,.L143
	.byte	2
	.word	.L87
	.byte	3
	.byte	'_trap_7',0,1,170,5,6,1,1,1
	.word	.L80,.L171,.L79
	.byte	4
	.word	.L80,.L171
	.byte	5
	.byte	'tin',0,1,172,5,10
	.word	.L156,.L172
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_trap_7')
	.sect	'.debug_abbrev'
.L142:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_trap_7')
	.sect	'.debug_line'
.L143:
	.word	.L409-.L408
.L408:
	.half	3
	.word	.L411-.L410
.L410:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0,0,0,0,0
.L411:
	.byte	5,3,7,0,5,2
	.word	.L80
	.byte	3,173,5,1,9
	.half	.L412-.L80
	.byte	3,1,1,5,25,9
	.half	.L198-.L412
	.byte	3,2,1,5,3,9
	.half	.L413-.L198
	.byte	1,5,24,9
	.half	.L414-.L413
	.byte	1,5,32,9
	.half	.L415-.L414
	.byte	1,5,30,9
	.half	.L416-.L415
	.byte	1,5,11,9
	.half	.L417-.L416
	.byte	3,3,1,5,19,9
	.half	.L61-.L417
	.byte	3,1,1,9
	.half	.L199-.L61
	.byte	3,1,1,5,11,9
	.half	.L418-.L199
	.byte	3,2,1,9
	.half	.L62-.L418
	.byte	3,4,1,9
	.half	.L419-.L62
	.byte	3,1,1,5,3,9
	.half	.L63-.L419
	.byte	3,2,1,9
	.half	.L420-.L63
	.byte	3,1,1,5,1,9
	.half	.L421-.L420
	.byte	3,1,1,7,9
	.half	.L145-.L421
	.byte	0,1,1
.L409:
	.sdecl	'.debug_ranges',debug,cluster('_trap_7')
	.sect	'.debug_ranges'
.L144:
	.word	-1,.L80,0,.L145-.L80,0,0
	.sdecl	'.debug_info',debug,cluster('MtlTrapTst_Unexpected_Trap_Count')
	.sect	'.debug_info'
.L146:
	.word	210
	.half	3
	.word	.L147
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L87
	.byte	3
	.byte	'MtlTrapTst_Unexpected_Trap_Count',0,2,84,17
	.word	.L173
	.byte	1,5,3
	.word	MtlTrapTst_Unexpected_Trap_Count
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('MtlTrapTst_Unexpected_Trap_Count')
	.sect	'.debug_abbrev'
.L147:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('UVALCON0')
	.sect	'.debug_info'
.L148:
	.word	185
	.half	3
	.word	.L149
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L87
	.byte	3
	.byte	'UVALCON0',0,2,99,15
	.word	.L156
	.byte	5,3
	.word	UVALCON0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('UVALCON0')
	.sect	'.debug_abbrev'
.L149:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('TrapIdentification')
	.sect	'.debug_info'
.L150:
	.word	195
	.half	3
	.word	.L151
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Mcal_Trap.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L87
	.byte	3
	.byte	'TrapIdentification',0,2,100,15
	.word	.L174
	.byte	5,3
	.word	TrapIdentification
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('TrapIdentification')
	.sect	'.debug_abbrev'
.L151:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_loc',debug,cluster('_trap_0')
	.sect	'.debug_loc'
.L65:
	.word	-1,.L66,0,.L155-.L66
	.half	2
	.byte	138,0
	.word	0,0
.L157:
	.word	-1,.L66,.L175-.L66,.L176-.L66
	.half	5
	.byte	144,32,157,32,0
	.word	.L3-.L66,.L177-.L66
	.half	5
	.byte	144,32,157,32,0
	.word	.L4-.L66,.L5-.L66
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_trap_1')
	.sect	'.debug_loc'
.L67:
	.word	-1,.L68,0,.L158-.L68
	.half	2
	.byte	138,0
	.word	0,0
.L159:
	.word	-1,.L68,.L178-.L68,.L179-.L68
	.half	5
	.byte	144,32,157,32,0
	.word	.L9-.L68,.L180-.L68
	.half	5
	.byte	144,32,157,32,0
	.word	.L10-.L68,.L181-.L68
	.half	5
	.byte	144,32,157,32,0
	.word	.L11-.L68,.L182-.L68
	.half	5
	.byte	144,32,157,32,0
	.word	.L12-.L68,.L183-.L68
	.half	5
	.byte	144,32,157,32,0
	.word	.L13-.L68,.L184-.L68
	.half	5
	.byte	144,32,157,32,0
	.word	.L14-.L68,.L185-.L68
	.half	5
	.byte	144,32,157,32,0
	.word	.L15-.L68,.L16-.L68
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_trap_2')
	.sect	'.debug_loc'
.L69:
	.word	-1,.L70,0,.L160-.L70
	.half	2
	.byte	138,0
	.word	0,0
.L161:
	.word	-1,.L70,.L186-.L70,.L187-.L70
	.half	5
	.byte	144,32,157,32,0
	.word	.L25-.L70,.L188-.L70
	.half	5
	.byte	144,32,157,32,0
	.word	.L26-.L70,.L189-.L70
	.half	5
	.byte	144,32,157,32,0
	.word	.L27-.L70,.L190-.L70
	.half	5
	.byte	144,32,157,32,0
	.word	.L28-.L70,.L191-.L70
	.half	5
	.byte	144,32,157,32,0
	.word	.L29-.L70,.L30-.L70
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_trap_3')
	.sect	'.debug_loc'
.L71:
	.word	-1,.L72,0,.L162-.L72
	.half	2
	.byte	138,0
	.word	0,0
.L163:
	.word	-1,.L72,.L192-.L72,.L162-.L72
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_trap_4')
	.sect	'.debug_loc'
.L73:
	.word	-1,.L74,0,.L164-.L74
	.half	2
	.byte	138,0
	.word	0,0
.L165:
	.word	-1,.L74,.L193-.L74,.L164-.L74
	.half	5
	.byte	144,39,157,32,32
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_trap_5')
	.sect	'.debug_loc'
.L75:
	.word	-1,.L76,0,.L166-.L76
	.half	2
	.byte	138,0
	.word	0,0
.L167:
	.word	-1,.L76,.L194-.L76,.L195-.L76
	.half	5
	.byte	144,32,157,32,0
	.word	.L56-.L76,.L196-.L76
	.half	5
	.byte	144,32,157,32,0
	.word	.L57-.L76,.L58-.L76
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_trap_6')
	.sect	'.debug_loc'
.L77:
	.word	-1,.L78,0,.L168-.L78
	.half	2
	.byte	138,0
	.word	0,0
.L170:
	.word	-1,.L78,.L197-.L78,.L168-.L78
	.half	5
	.byte	144,39,157,32,32
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_trap_7')
	.sect	'.debug_loc'
.L79:
	.word	-1,.L80,0,.L171-.L80
	.half	2
	.byte	138,0
	.word	0,0
.L172:
	.word	-1,.L80,.L198-.L80,.L199-.L80
	.half	5
	.byte	144,32,157,32,0
	.word	.L62-.L80,.L63-.L80
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('cpu0_trap_0')
	.sect	'.debug_loc'
.L81:
	.word	-1,.L82,0,.L152-.L82
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('cpu1_trap_0')
	.sect	'.debug_loc'
.L83:
	.word	-1,.L84,0,.L153-.L84
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('cpu2_trap_0')
	.sect	'.debug_loc'
.L85:
	.word	-1,.L86,0,.L154-.L86
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L422:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,26,8,27,8,30,8,29,8,28,8,16,8,17,8,24,8,25,8,31,8,32,8,33,8,34,8,35,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('_trap_0')
	.sect	'.debug_frame'
	.word	12
	.word	.L422,.L66,.L155-.L66
	.sdecl	'.debug_frame',debug,cluster('_trap_1')
	.sect	'.debug_frame'
	.word	12
	.word	.L422,.L68,.L158-.L68
	.sdecl	'.debug_frame',debug,cluster('_trap_2')
	.sect	'.debug_frame'
	.word	12
	.word	.L422,.L70,.L160-.L70
	.sdecl	'.debug_frame',debug,cluster('_trap_3')
	.sect	'.debug_frame'
	.word	24
	.word	.L422,.L72,.L162-.L72
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('_trap_4')
	.sect	'.debug_frame'
	.word	12
	.word	.L422,.L74,.L164-.L74
	.sdecl	'.debug_frame',debug,cluster('_trap_5')
	.sect	'.debug_frame'
	.word	12
	.word	.L422,.L76,.L166-.L76
	.sdecl	'.debug_frame',debug,cluster('_trap_6')
	.sect	'.debug_frame'
	.word	12
	.word	.L422,.L78,.L168-.L78
	.sdecl	'.debug_frame',debug,cluster('_trap_7')
	.sect	'.debug_frame'
	.word	12
	.word	.L422,.L80,.L171-.L80
	.sdecl	'.debug_frame',debug,cluster('cpu0_trap_0')
	.sect	'.debug_frame'
	.word	24
	.word	.L422,.L82,.L152-.L82
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('cpu1_trap_0')
	.sect	'.debug_frame'
	.word	24
	.word	.L422,.L84,.L153-.L84
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('cpu2_trap_0')
	.sect	'.debug_frame'
	.word	24
	.word	.L422,.L86,.L154-.L86
	.byte	8,18,8,19,8,20,8,21,8,22,8,23

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1086  #endif /* __TASKING__ */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1087  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1088  #ifdef __GNUC__
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1089  void cpu2_trap_0 (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1090  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1091   /* ; Special trap table used during the Trap test: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1092  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1093    /* ; Class 0, MMU Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1094    __asm (".align 8");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1095    __asm("j       _trap_0"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1096  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1097    /* ; Class 1, Internal Protection Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1098    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1099    __asm("j       _trap_1"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1100  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1101    /* ; Class 2, Instruction Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1102    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1103    __asm("j       _trap_2"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1104  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1105    /* ; Class 3, Context Management Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1106    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1107    __asm("j       _trap_3"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1108  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1109    /* ; Class 4, System Bus and Peripheral Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1110    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1111    __asm("j       _trap_4"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1112  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1113    /* ; Class 5, Assertion Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1114    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1115    __asm("j       _trap_5"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1116  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1117    /* ; Class 6, System Call Trap: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1118    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1119    __asm("j       _trap_6"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1120  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1121    /* ; Class 7, Non Maskable Interrupt Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1122    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1123    __asm("j       _trap_7"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1124  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1125  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1126  #endif /* __GNUC__ */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1127  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1128  #ifdef _DIABDATA_C_TRICORE_
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1129  void cpu2_trap_0 (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1130  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1131     /* ; Special trap table used during the Trap test: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1132  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1133    /* ; Class 0, MMU Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1134    __asm (".align 8");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1135    __asm("j       _trap_0"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1136  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1137    /* ; Class 1, Internal Protection Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1138    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1139    __asm("j       _trap_1"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1140  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1141    /* ; Class 2, Instruction Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1142    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1143    __asm("j       _trap_2"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1144  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1145    /* ; Class 3, Context Management Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1146    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1147    __asm("j       _trap_3"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1148  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1149    /* ; Class 4, System Bus and Peripheral Error Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1150    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1151    __asm("j       _trap_4"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1152  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1153    /* ; Class 5, Assertion Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1154    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1155    __asm("j       _trap_5"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1156  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1157    /* ; Class 6, System Call Trap: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1158    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1159    __asm("j       _trap_6"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1160  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1161    /* ; Class 7, Non Maskable Interrupt Traps: */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1162    __asm(".align 5");
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1163    __asm("j       _trap_7"); /*        ; Jump to the trap handler */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1164  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1165  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1166  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1167  #endif /* _DIABDATA_C_TRICORE_ */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1168  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1169  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1170  #define MCAL_TRAP_STOP_SEC_CODE_CPU2_TRAP
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1171  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1172  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1173  #define IFX_MCAL_TRAP_STOP_SEC_CODE_CPU2_TRAP_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1174  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1175  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1176  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1177  #endif /* ( MCAL_NO_OF_CORES == 3U ) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Mcal_Trap.c	  1178  

	; Module end
