

================================================================
== Vitis HLS Report for 'backward_input_2_1_ap_fixed_16_6_4_0_0_s'
================================================================
* Date:           Sun Nov  9 15:33:01 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.480 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 6 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dL_dy_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dL_dy_val" [./components.h:102]   --->   Operation 7 'read' 'dL_dy_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i16 %dL_dy_val_read" [./components.h:103]   --->   Operation 8 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.94ns)   --->   "%mul_ln103 = mul i24 %sext_ln103, i24 102" [./components.h:103]   --->   Operation 9 'mul' 'mul_ln103' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln103, i32 23" [./components.h:103]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%delta = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln103, i32 10, i32 23" [./components.h:103]   --->   Operation 11 'partselect' 'delta' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%sext_ln103_1 = sext i14 %delta" [./components.h:103]   --->   Operation 12 'sext' 'sext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln103, i32 9" [./components.h:103]   --->   Operation 13 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i24 %mul_ln103" [./components.h:103]   --->   Operation 14 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.71ns)   --->   "%icmp_ln103 = icmp_ne  i9 %trunc_ln103, i9 0" [./components.h:103]   --->   Operation 15 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln103, i32 10" [./components.h:103]   --->   Operation 16 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%or_ln103 = or i1 %tmp_62, i1 %icmp_ln103" [./components.h:103]   --->   Operation 17 'or' 'or_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%and_ln103 = and i1 %or_ln103, i1 %tmp_61" [./components.h:103]   --->   Operation 18 'and' 'and_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%zext_ln103 = zext i1 %and_ln103" [./components.h:103]   --->   Operation 19 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.76ns) (out node of the LUT)   --->   "%delta_1 = add i15 %sext_ln103_1, i15 %zext_ln103" [./components.h:103]   --->   Operation 20 'add' 'delta_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k = load i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0" [./components.h:109]   --->   Operation 21 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i3 %k" [./components.h:109]   --->   Operation 22 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [./components.h:109]   --->   Operation 23 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%u_index = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0" [./components.h:110]   --->   Operation 24 'load' 'u_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i8 %u_index" [./components.h:113]   --->   Operation 25 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln113_2" [./components.h:113]   --->   Operation 26 'getelementptr' 'LUT_B0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.62ns)   --->   "%LUT_B0_load = load i8 %LUT_B0_addr" [./components.h:113]   --->   Operation 27 'load' 'LUT_B0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln113_2" [./components.h:114]   --->   Operation 28 'getelementptr' 'LUT_B1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.64ns)   --->   "%LUT_B1_load = load i8 %LUT_B1_addr" [./components.h:114]   --->   Operation 29 'load' 'LUT_B1_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln113_2" [./components.h:115]   --->   Operation 30 'getelementptr' 'LUT_B2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.64ns)   --->   "%LUT_B2_load = load i8 %LUT_B2_addr" [./components.h:115]   --->   Operation 31 'load' 'LUT_B2_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln113_2" [./components.h:116]   --->   Operation 32 'getelementptr' 'LUT_B3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.62ns)   --->   "%LUT_B3_load = load i8 %LUT_B3_addr" [./components.h:116]   --->   Operation 33 'load' 'LUT_B3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln103_2 = sext i15 %delta_1" [./components.h:103]   --->   Operation 34 'sext' 'sext_ln103_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sext_ln103_2, i32 15" [./components.h:103]   --->   Operation 35 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.12ns)   --->   "%xor_ln103 = xor i1 %tmp, i1 1" [./components.h:103]   --->   Operation 36 'xor' 'xor_ln103' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%or_ln103_2 = or i1 %tmp_63, i1 %xor_ln103" [./components.h:103]   --->   Operation 37 'or' 'or_ln103_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%xor_ln103_1 = xor i1 %tmp, i1 %or_ln103_2" [./components.h:103]   --->   Operation 38 'xor' 'xor_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%xor_ln103_2 = xor i1 %xor_ln103_1, i1 1" [./components.h:103]   --->   Operation 39 'xor' 'xor_ln103_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%or_ln103_1 = or i1 %tmp_63, i1 %xor_ln103_2" [./components.h:103]   --->   Operation 40 'or' 'or_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%and_ln103_1 = and i1 %or_ln103_1, i1 %xor_ln103" [./components.h:103]   --->   Operation 41 'and' 'and_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.24ns) (out node of the LUT)   --->   "%delta_2 = select i1 %and_ln103_1, i16 32767, i16 %sext_ln103_2" [./components.h:103]   --->   Operation 42 'select' 'delta_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i16 %delta_2" [./components.h:109]   --->   Operation 43 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i16 %delta_2" [./components.h:109]   --->   Operation 44 'sext' 'sext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i1 %tmp_64" [./components.h:109]   --->   Operation 45 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (0.62ns)   --->   "%LUT_B0_load = load i8 %LUT_B0_addr" [./components.h:113]   --->   Operation 46 'load' 'LUT_B0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i8 %LUT_B0_load" [./components.h:113]   --->   Operation 47 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.94ns)   --->   "%mul_ln113 = mul i24 %sext_ln109_1, i24 %zext_ln113_3" [./components.h:113]   --->   Operation 48 'mul' 'mul_ln113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln109" [./components.h:113]   --->   Operation 49 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln109" [./components.h:113]   --->   Operation 50 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln109" [./components.h:113]   --->   Operation 51 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln109" [./components.h:113]   --->   Operation 52 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:113]   --->   Operation 53 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 54 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:113]   --->   Operation 54 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 55 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:113]   --->   Operation 55 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 56 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:113]   --->   Operation 56 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 57 [1/2] (0.64ns)   --->   "%LUT_B1_load = load i8 %LUT_B1_addr" [./components.h:114]   --->   Operation 57 'load' 'LUT_B1_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i10 %LUT_B1_load" [./components.h:114]   --->   Operation 58 'zext' 'zext_ln114_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.94ns)   --->   "%mul_ln114 = mul i26 %zext_ln114_4, i26 %sext_ln109" [./components.h:114]   --->   Operation 59 'mul' 'mul_ln114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.57ns)   --->   "%add_ln114 = add i3 %k, i3 1" [./components.h:114]   --->   Operation 60 'add' 'add_ln114' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114, i32 2" [./components.h:114]   --->   Operation 61 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i1 %tmp_71" [./components.h:114]   --->   Operation 62 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 63 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 64 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 65 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 66 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 67 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 68 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 68 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 69 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 69 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 70 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 70 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 71 [1/2] (0.64ns)   --->   "%LUT_B2_load = load i8 %LUT_B2_addr" [./components.h:115]   --->   Operation 71 'load' 'LUT_B2_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln115_4 = zext i10 %LUT_B2_load" [./components.h:115]   --->   Operation 72 'zext' 'zext_ln115_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.94ns)   --->   "%mul_ln115 = mul i26 %zext_ln115_4, i26 %sext_ln109" [./components.h:115]   --->   Operation 73 'mul' 'mul_ln115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.57ns)   --->   "%add_ln115 = add i3 %k, i3 2" [./components.h:115]   --->   Operation 74 'add' 'add_ln115' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115, i32 2" [./components.h:115]   --->   Operation 75 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i1 %tmp_78" [./components.h:115]   --->   Operation 76 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 77 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 78 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 79 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 80 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:115]   --->   Operation 81 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 82 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:115]   --->   Operation 82 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 83 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:115]   --->   Operation 83 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 84 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:115]   --->   Operation 84 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 85 [1/2] (0.62ns)   --->   "%LUT_B3_load = load i8 %LUT_B3_addr" [./components.h:116]   --->   Operation 85 'load' 'LUT_B3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i8 %LUT_B3_load" [./components.h:116]   --->   Operation 86 'zext' 'zext_ln116_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.94ns)   --->   "%mul_ln116 = mul i24 %zext_ln116_4, i24 %sext_ln109_1" [./components.h:116]   --->   Operation 87 'mul' 'mul_ln116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.57ns)   --->   "%add_ln116 = add i3 %k, i3 3" [./components.h:116]   --->   Operation 88 'add' 'add_ln116' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln116, i32 2" [./components.h:116]   --->   Operation 89 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i1 %tmp_85" [./components.h:116]   --->   Operation 90 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln116" [./components.h:116]   --->   Operation 91 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln116" [./components.h:116]   --->   Operation 92 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln116" [./components.h:116]   --->   Operation 93 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln116" [./components.h:116]   --->   Operation 94 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:116]   --->   Operation 95 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 96 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:116]   --->   Operation 96 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 97 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:116]   --->   Operation 97 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 98 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:116]   --->   Operation 98 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%k_2 = load i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1" [./components.h:109]   --->   Operation 99 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = trunc i3 %k_2" [./components.h:109]   --->   Operation 100 'trunc' 'trunc_ln109_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_2, i32 2" [./components.h:109]   --->   Operation 101 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%u_index_1 = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1" [./components.h:110]   --->   Operation 102 'load' 'u_index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i8 %u_index_1" [./components.h:113]   --->   Operation 103 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%LUT_B0_addr_2 = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln113_4" [./components.h:113]   --->   Operation 104 'getelementptr' 'LUT_B0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (0.62ns)   --->   "%LUT_B0_load_1 = load i8 %LUT_B0_addr_2" [./components.h:113]   --->   Operation 105 'load' 'LUT_B0_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%LUT_B1_addr_2 = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln113_4" [./components.h:114]   --->   Operation 106 'getelementptr' 'LUT_B1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (0.64ns)   --->   "%LUT_B1_load_1 = load i8 %LUT_B1_addr_2" [./components.h:114]   --->   Operation 107 'load' 'LUT_B1_load_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%LUT_B2_addr_2 = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln113_4" [./components.h:115]   --->   Operation 108 'getelementptr' 'LUT_B2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (0.64ns)   --->   "%LUT_B2_load_1 = load i8 %LUT_B2_addr_2" [./components.h:115]   --->   Operation 109 'load' 'LUT_B2_load_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%LUT_B3_addr_2 = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln113_4" [./components.h:116]   --->   Operation 110 'getelementptr' 'LUT_B3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (0.62ns)   --->   "%LUT_B3_load_1 = load i8 %LUT_B3_addr_2" [./components.h:116]   --->   Operation 111 'load' 'LUT_B3_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 114 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 117 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 118 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 119 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 120 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 121 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 122 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 123 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [./components.h:102]   --->   Operation 124 'specpipeline' 'specpipeline_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:113]   --->   Operation 125 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 126 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:113]   --->   Operation 126 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 127 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:113]   --->   Operation 127 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 128 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:113]   --->   Operation 128 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 129 [1/1] (0.45ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, i16 0, i2 %trunc_ln109" [./components.h:113]   --->   Operation 129 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0" [./components.h:113]   --->   Operation 130 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i26 %shl_ln" [./components.h:113]   --->   Operation 131 'sext' 'sext_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln113_1 = sext i24 %mul_ln113" [./components.h:113]   --->   Operation 132 'sext' 'sext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln113_2 = sext i24 %mul_ln113" [./components.h:113]   --->   Operation 133 'sext' 'sext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.84ns)   --->   "%sub_ln113 = sub i27 %sext_ln113, i27 %sext_ln113_2" [./components.h:113]   --->   Operation 134 'sub' 'sub_ln113' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.84ns)   --->   "%icmp_ln113 = icmp_eq  i26 %shl_ln, i26 %sext_ln113_1" [./components.h:113]   --->   Operation 135 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %if.end.i.i511, void %if.then.i.i509" [./components.h:113]   --->   Operation 136 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:113]   --->   Operation 137 'store' 'store_ln113' <Predicate = (icmp_ln113 & trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit35" [./components.h:113]   --->   Operation 138 'br' 'br_ln113' <Predicate = (icmp_ln113 & trunc_ln109 == 2)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:113]   --->   Operation 139 'store' 'store_ln113' <Predicate = (icmp_ln113 & trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit35" [./components.h:113]   --->   Operation 140 'br' 'br_ln113' <Predicate = (icmp_ln113 & trunc_ln109 == 1)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:113]   --->   Operation 141 'store' 'store_ln113' <Predicate = (icmp_ln113 & trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit35" [./components.h:113]   --->   Operation 142 'br' 'br_ln113' <Predicate = (icmp_ln113 & trunc_ln109 == 0)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:113]   --->   Operation 143 'store' 'store_ln113' <Predicate = (icmp_ln113 & trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit35" [./components.h:113]   --->   Operation 144 'br' 'br_ln113' <Predicate = (icmp_ln113 & trunc_ln109 == 3)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 26" [./components.h:113]   --->   Operation 145 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln113, i32 10, i32 25" [./components.h:113]   --->   Operation 146 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 9" [./components.h:113]   --->   Operation 147 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i27 %sub_ln113" [./components.h:113]   --->   Operation 148 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.71ns)   --->   "%icmp_ln113_2 = icmp_ne  i9 %trunc_ln113, i9 0" [./components.h:113]   --->   Operation 149 'icmp' 'icmp_ln113_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 25" [./components.h:113]   --->   Operation 150 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 10" [./components.h:113]   --->   Operation 151 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%or_ln113 = or i1 %tmp_69, i1 %icmp_ln113_2" [./components.h:113]   --->   Operation 152 'or' 'or_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%and_ln113 = and i1 %or_ln113, i1 %tmp_66" [./components.h:113]   --->   Operation 153 'and' 'and_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%zext_ln113 = zext i1 %and_ln113" [./components.h:113]   --->   Operation 154 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln113 = add i16 %trunc_ln4, i16 %zext_ln113" [./components.h:113]   --->   Operation 155 'add' 'add_ln113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln109, void %V42.i.i22.i.i482680.case.3, i2 0, void %V42.i.i22.i.i482680.case.0, i2 1, void %V42.i.i22.i.i482680.case.1, i2 2, void %V42.i.i22.i.i482680.case.2" [./components.h:113]   --->   Operation 156 'switch' 'switch_ln113' <Predicate = true> <Delay = 0.66>
ST_3 : Operation 157 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 157 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 158 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 158 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 159 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 159 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 160 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 160 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 161 [1/1] (0.45ns)   --->   "%tmp_47 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4, i16 0, i2 %trunc_ln109" [./components.h:114]   --->   Operation 161 'sparsemux' 'tmp_47' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_47, i10 0" [./components.h:114]   --->   Operation 162 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i26 %shl_ln1" [./components.h:114]   --->   Operation 163 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln114_1 = sext i26 %mul_ln114" [./components.h:114]   --->   Operation 164 'sext' 'sext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.84ns)   --->   "%sub_ln114 = sub i27 %sext_ln114, i27 %sext_ln114_1" [./components.h:114]   --->   Operation 165 'sub' 'sub_ln114' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.84ns)   --->   "%icmp_ln114 = icmp_eq  i26 %shl_ln1, i26 %mul_ln114" [./components.h:114]   --->   Operation 166 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %if.end.i.i319, void %if.then.i.i317" [./components.h:114]   --->   Operation 167 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 168 'store' 'store_ln114' <Predicate = (trunc_ln109 == 1 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit50" [./components.h:114]   --->   Operation 169 'br' 'br_ln114' <Predicate = (trunc_ln109 == 1 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 170 'store' 'store_ln114' <Predicate = (trunc_ln109 == 0 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit50" [./components.h:114]   --->   Operation 171 'br' 'br_ln114' <Predicate = (trunc_ln109 == 0 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 172 'store' 'store_ln114' <Predicate = (trunc_ln109 == 2 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit50" [./components.h:114]   --->   Operation 173 'br' 'br_ln114' <Predicate = (trunc_ln109 == 2 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 174 'store' 'store_ln114' <Predicate = (trunc_ln109 == 3 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit50" [./components.h:114]   --->   Operation 175 'br' 'br_ln114' <Predicate = (trunc_ln109 == 3 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 26" [./components.h:114]   --->   Operation 176 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln114, i32 10, i32 25" [./components.h:114]   --->   Operation 177 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 9" [./components.h:114]   --->   Operation 178 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i27 %sub_ln114" [./components.h:114]   --->   Operation 179 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.71ns)   --->   "%icmp_ln114_1 = icmp_ne  i9 %trunc_ln114, i9 0" [./components.h:114]   --->   Operation 180 'icmp' 'icmp_ln114_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 25" [./components.h:114]   --->   Operation 181 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 10" [./components.h:114]   --->   Operation 182 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%or_ln114 = or i1 %tmp_76, i1 %icmp_ln114_1" [./components.h:114]   --->   Operation 183 'or' 'or_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%and_ln114 = and i1 %or_ln114, i1 %tmp_73" [./components.h:114]   --->   Operation 184 'and' 'and_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%zext_ln114_1 = zext i1 %and_ln114" [./components.h:114]   --->   Operation 185 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln114_1 = add i16 %trunc_ln5, i16 %zext_ln114_1" [./components.h:114]   --->   Operation 186 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln109, void %V42.i.i22.i.i290706.case.0, i2 2, void %V42.i.i22.i.i290706.case.3, i2 0, void %V42.i.i22.i.i290706.case.1, i2 1, void %V42.i.i22.i.i290706.case.2" [./components.h:114]   --->   Operation 187 'switch' 'switch_ln114' <Predicate = true> <Delay = 0.66>
ST_3 : Operation 188 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:115]   --->   Operation 188 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 189 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:115]   --->   Operation 189 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 190 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:115]   --->   Operation 190 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 191 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:115]   --->   Operation 191 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 192 [1/1] (0.45ns)   --->   "%tmp_48 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5, i16 0, i2 %trunc_ln109" [./components.h:115]   --->   Operation 192 'sparsemux' 'tmp_48' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_48, i10 0" [./components.h:115]   --->   Operation 193 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i26 %shl_ln2" [./components.h:115]   --->   Operation 194 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i26 %mul_ln115" [./components.h:115]   --->   Operation 195 'sext' 'sext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.84ns)   --->   "%sub_ln115 = sub i27 %sext_ln115, i27 %sext_ln115_1" [./components.h:115]   --->   Operation 196 'sub' 'sub_ln115' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.84ns)   --->   "%icmp_ln115 = icmp_eq  i26 %shl_ln2, i26 %mul_ln115" [./components.h:115]   --->   Operation 197 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %if.end.i.i127, void %if.then.i.i125" [./components.h:115]   --->   Operation 198 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:115]   --->   Operation 199 'store' 'store_ln115' <Predicate = (trunc_ln109 == 0 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit65" [./components.h:115]   --->   Operation 200 'br' 'br_ln115' <Predicate = (trunc_ln109 == 0 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:115]   --->   Operation 201 'store' 'store_ln115' <Predicate = (trunc_ln109 == 1 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit65" [./components.h:115]   --->   Operation 202 'br' 'br_ln115' <Predicate = (trunc_ln109 == 1 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:115]   --->   Operation 203 'store' 'store_ln115' <Predicate = (trunc_ln109 == 2 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit65" [./components.h:115]   --->   Operation 204 'br' 'br_ln115' <Predicate = (trunc_ln109 == 2 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:115]   --->   Operation 205 'store' 'store_ln115' <Predicate = (trunc_ln109 == 3 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit65" [./components.h:115]   --->   Operation 206 'br' 'br_ln115' <Predicate = (trunc_ln109 == 3 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 26" [./components.h:115]   --->   Operation 207 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln115, i32 10, i32 25" [./components.h:115]   --->   Operation 208 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 9" [./components.h:115]   --->   Operation 209 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i27 %sub_ln115" [./components.h:115]   --->   Operation 210 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.71ns)   --->   "%icmp_ln115_1 = icmp_ne  i9 %trunc_ln115, i9 0" [./components.h:115]   --->   Operation 211 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 25" [./components.h:115]   --->   Operation 212 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 10" [./components.h:115]   --->   Operation 213 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%or_ln115 = or i1 %tmp_83, i1 %icmp_ln115_1" [./components.h:115]   --->   Operation 214 'or' 'or_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%and_ln115 = and i1 %or_ln115, i1 %tmp_80" [./components.h:115]   --->   Operation 215 'and' 'and_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%zext_ln115_1 = zext i1 %and_ln115" [./components.h:115]   --->   Operation 216 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln115_1 = add i16 %trunc_ln6, i16 %zext_ln115_1" [./components.h:115]   --->   Operation 217 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln109, void %V42.i.i22.i.i98733.case.1, i2 2, void %V42.i.i22.i.i98733.case.0, i2 1, void %V42.i.i22.i.i98733.case.3, i2 0, void %V42.i.i22.i.i98733.case.2" [./components.h:115]   --->   Operation 218 'switch' 'switch_ln115' <Predicate = true> <Delay = 0.66>
ST_3 : Operation 219 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:116]   --->   Operation 219 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 220 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:116]   --->   Operation 220 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 221 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:116]   --->   Operation 221 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 222 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:116]   --->   Operation 222 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 223 [1/1] (0.45ns)   --->   "%tmp_49 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6, i16 0, i2 %trunc_ln109" [./components.h:116]   --->   Operation 223 'sparsemux' 'tmp_49' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_49, i10 0" [./components.h:116]   --->   Operation 224 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i26 %shl_ln3" [./components.h:116]   --->   Operation 225 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i24 %mul_ln116" [./components.h:116]   --->   Operation 226 'sext' 'sext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln116_2 = sext i24 %mul_ln116" [./components.h:116]   --->   Operation 227 'sext' 'sext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.84ns)   --->   "%sub_ln116 = sub i27 %sext_ln116, i27 %sext_ln116_2" [./components.h:116]   --->   Operation 228 'sub' 'sub_ln116' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.84ns)   --->   "%icmp_ln116 = icmp_eq  i26 %shl_ln3, i26 %sext_ln116_1" [./components.h:116]   --->   Operation 229 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %if.end.i.i, void %if.then.i.i" [./components.h:116]   --->   Operation 230 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:116]   --->   Operation 231 'store' 'store_ln116' <Predicate = (trunc_ln109 == 0 & icmp_ln116)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit80" [./components.h:116]   --->   Operation 232 'br' 'br_ln116' <Predicate = (trunc_ln109 == 0 & icmp_ln116)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:116]   --->   Operation 233 'store' 'store_ln116' <Predicate = (trunc_ln109 == 2 & icmp_ln116)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit80" [./components.h:116]   --->   Operation 234 'br' 'br_ln116' <Predicate = (trunc_ln109 == 2 & icmp_ln116)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:116]   --->   Operation 235 'store' 'store_ln116' <Predicate = (trunc_ln109 == 1 & icmp_ln116)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit80" [./components.h:116]   --->   Operation 236 'br' 'br_ln116' <Predicate = (trunc_ln109 == 1 & icmp_ln116)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:116]   --->   Operation 237 'store' 'store_ln116' <Predicate = (trunc_ln109 == 3 & icmp_ln116)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit80" [./components.h:116]   --->   Operation 238 'br' 'br_ln116' <Predicate = (trunc_ln109 == 3 & icmp_ln116)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116, i32 26" [./components.h:116]   --->   Operation 239 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln116, i32 10, i32 25" [./components.h:116]   --->   Operation 240 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116, i32 9" [./components.h:116]   --->   Operation 241 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i27 %sub_ln116" [./components.h:116]   --->   Operation 242 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.71ns)   --->   "%icmp_ln116_1 = icmp_ne  i9 %trunc_ln116, i9 0" [./components.h:116]   --->   Operation 243 'icmp' 'icmp_ln116_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116, i32 25" [./components.h:116]   --->   Operation 244 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116, i32 10" [./components.h:116]   --->   Operation 245 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%or_ln116 = or i1 %tmp_90, i1 %icmp_ln116_1" [./components.h:116]   --->   Operation 246 'or' 'or_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%and_ln116 = and i1 %or_ln116, i1 %tmp_87" [./components.h:116]   --->   Operation 247 'and' 'and_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%zext_ln116_1 = zext i1 %and_ln116" [./components.h:116]   --->   Operation 248 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln116_1 = add i16 %trunc_ln7, i16 %zext_ln116_1" [./components.h:116]   --->   Operation 249 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %trunc_ln109, void %V42.i.i22.i.i760.case.2, i2 1, void %V42.i.i22.i.i760.case.0, i2 2, void %V42.i.i22.i.i760.case.1, i2 0, void %V42.i.i22.i.i760.case.3" [./components.h:116]   --->   Operation 250 'switch' 'switch_ln116' <Predicate = true> <Delay = 0.66>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i1 %tmp_92" [./components.h:109]   --->   Operation 251 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/2] (0.62ns)   --->   "%LUT_B0_load_1 = load i8 %LUT_B0_addr_2" [./components.h:113]   --->   Operation 252 'load' 'LUT_B0_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i8 %LUT_B0_load_1" [./components.h:113]   --->   Operation 253 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.94ns)   --->   "%mul_ln113_1 = mul i24 %zext_ln113_5, i24 %sext_ln109_1" [./components.h:113]   --->   Operation 254 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln109_1" [./components.h:113]   --->   Operation 255 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln109_1" [./components.h:113]   --->   Operation 256 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln109_1" [./components.h:113]   --->   Operation 257 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln109_1" [./components.h:113]   --->   Operation 258 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:113]   --->   Operation 259 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 260 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:113]   --->   Operation 260 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 261 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:113]   --->   Operation 261 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 262 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:113]   --->   Operation 262 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 263 [1/2] (0.64ns)   --->   "%LUT_B1_load_1 = load i8 %LUT_B1_addr_2" [./components.h:114]   --->   Operation 263 'load' 'LUT_B1_load_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i10 %LUT_B1_load_1" [./components.h:114]   --->   Operation 264 'zext' 'zext_ln114_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (1.94ns)   --->   "%mul_ln114_1 = mul i26 %zext_ln114_5, i26 %sext_ln109" [./components.h:114]   --->   Operation 265 'mul' 'mul_ln114_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.57ns)   --->   "%add_ln114_2 = add i3 %k_2, i3 1" [./components.h:114]   --->   Operation 266 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114_2, i32 2" [./components.h:114]   --->   Operation 267 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i1 %tmp_99" [./components.h:114]   --->   Operation 268 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln114_2" [./components.h:114]   --->   Operation 269 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln114_2" [./components.h:114]   --->   Operation 270 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln114_2" [./components.h:114]   --->   Operation 271 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln114_2" [./components.h:114]   --->   Operation 272 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 273 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 274 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 274 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 275 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 275 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 276 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 276 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 277 [1/2] (0.64ns)   --->   "%LUT_B2_load_1 = load i8 %LUT_B2_addr_2" [./components.h:115]   --->   Operation 277 'load' 'LUT_B2_load_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln115_5 = zext i10 %LUT_B2_load_1" [./components.h:115]   --->   Operation 278 'zext' 'zext_ln115_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (1.94ns)   --->   "%mul_ln115_1 = mul i26 %zext_ln115_5, i26 %sext_ln109" [./components.h:115]   --->   Operation 279 'mul' 'mul_ln115_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.57ns)   --->   "%add_ln115_2 = add i3 %k_2, i3 2" [./components.h:115]   --->   Operation 280 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115_2, i32 2" [./components.h:115]   --->   Operation 281 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i1 %tmp_106" [./components.h:115]   --->   Operation 282 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln115_2" [./components.h:115]   --->   Operation 283 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln115_2" [./components.h:115]   --->   Operation 284 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln115_2" [./components.h:115]   --->   Operation 285 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln115_2" [./components.h:115]   --->   Operation 286 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:115]   --->   Operation 287 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 288 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:115]   --->   Operation 288 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 289 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:115]   --->   Operation 289 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 290 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:115]   --->   Operation 290 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 291 [1/2] (0.62ns)   --->   "%LUT_B3_load_1 = load i8 %LUT_B3_addr_2" [./components.h:116]   --->   Operation 291 'load' 'LUT_B3_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i8 %LUT_B3_load_1" [./components.h:116]   --->   Operation 292 'zext' 'zext_ln116_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (1.94ns)   --->   "%mul_ln116_1 = mul i24 %zext_ln116_5, i24 %sext_ln109_1" [./components.h:116]   --->   Operation 293 'mul' 'mul_ln116_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.57ns)   --->   "%add_ln116_2 = add i3 %k_2, i3 3" [./components.h:116]   --->   Operation 294 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln116_2, i32 2" [./components.h:116]   --->   Operation 295 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i1 %tmp_113" [./components.h:116]   --->   Operation 296 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln116_2" [./components.h:116]   --->   Operation 297 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln116_2" [./components.h:116]   --->   Operation 298 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln116_2" [./components.h:116]   --->   Operation 299 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln116_2" [./components.h:116]   --->   Operation 300 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:116]   --->   Operation 301 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 302 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:116]   --->   Operation 302 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 303 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:116]   --->   Operation 303 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 304 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:116]   --->   Operation 304 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 3.48>
ST_4 : Operation 305 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln109, void %V42.i.i22.i.i482680.case.339, i2 0, void %V42.i.i22.i.i482680.case.036, i2 1, void %V42.i.i22.i.i482680.case.137, i2 2, void %V42.i.i22.i.i482680.case.238" [./components.h:113]   --->   Operation 305 'switch' 'switch_ln113' <Predicate = (icmp_ln113)> <Delay = 0.66>
ST_4 : Operation 306 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:113]   --->   Operation 306 'store' 'store_ln113' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:113]   --->   Operation 307 'br' 'br_ln113' <Predicate = (trunc_ln109 == 2)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:113]   --->   Operation 308 'store' 'store_ln113' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:113]   --->   Operation 309 'br' 'br_ln113' <Predicate = (trunc_ln109 == 1)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:113]   --->   Operation 310 'store' 'store_ln113' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:113]   --->   Operation 311 'br' 'br_ln113' <Predicate = (trunc_ln109 == 0)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:113]   --->   Operation 312 'store' 'store_ln113' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:113]   --->   Operation 313 'br' 'br_ln113' <Predicate = (trunc_ln109 == 3)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln113, i32 15" [./components.h:113]   --->   Operation 314 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113 = xor i1 %tmp_68, i1 1" [./components.h:113]   --->   Operation 315 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%or_ln113_6 = or i1 %tmp_70, i1 %xor_ln113" [./components.h:113]   --->   Operation 316 'or' 'or_ln113_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_2 = xor i1 %tmp_65, i1 %or_ln113_6" [./components.h:113]   --->   Operation 317 'xor' 'xor_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_1 = xor i1 %tmp_65, i1 1" [./components.h:113]   --->   Operation 318 'xor' 'xor_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_3 = xor i1 %xor_ln113_2, i1 1" [./components.h:113]   --->   Operation 319 'xor' 'xor_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%or_ln113_1 = or i1 %tmp_70, i1 %xor_ln113_3" [./components.h:113]   --->   Operation 320 'or' 'or_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_1 = and i1 %or_ln113_1, i1 %xor_ln113_1" [./components.h:113]   --->   Operation 321 'and' 'and_ln113_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_2)   --->   "%or_ln113_8 = or i1 %tmp_68, i1 %tmp_70" [./components.h:113]   --->   Operation 322 'or' 'or_ln113_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_2)   --->   "%xor_ln113_4 = xor i1 %or_ln113_8, i1 1" [./components.h:113]   --->   Operation 323 'xor' 'xor_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_2 = and i1 %tmp_65, i1 %xor_ln113_4" [./components.h:113]   --->   Operation 324 'and' 'and_ln113_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.12ns)   --->   "%or_ln113_2 = or i1 %and_ln113_2, i1 %and_ln113_1" [./components.h:113]   --->   Operation 325 'or' 'or_ln113_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %or_ln113_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, void %if.end.i.i.i588" [./components.h:113]   --->   Operation 326 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %and_ln113_1, void %if.else.i.i.i596, void %if.then2.i.i.i595" [./components.h:113]   --->   Operation 327 'br' 'br_ln113' <Predicate = (or_ln113_2)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %and_ln113_2, void %if.end15.i.i.i601, void %if.then9.i.i.i600" [./components.h:113]   --->   Operation 328 'br' 'br_ln113' <Predicate = (or_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln109, void %V42.i.i22.i.i482680.case.329, i2 0, void %V42.i.i22.i.i482680.case.026, i2 1, void %V42.i.i22.i.i482680.case.127, i2 2, void %V42.i.i22.i.i482680.case.228" [./components.h:113]   --->   Operation 329 'switch' 'switch_ln113' <Predicate = (or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 330 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln109, void %V42.i.i22.i.i482680.case.334, i2 0, void %V42.i.i22.i.i482680.case.031, i2 1, void %V42.i.i22.i.i482680.case.132, i2 2, void %V42.i.i22.i.i482680.case.233" [./components.h:113]   --->   Operation 330 'switch' 'switch_ln113' <Predicate = (or_ln113_2 & and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 331 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln109, void %V42.i.i22.i.i290706.case.051, i2 2, void %V42.i.i22.i.i290706.case.354, i2 0, void %V42.i.i22.i.i290706.case.152, i2 1, void %V42.i.i22.i.i290706.case.253" [./components.h:114]   --->   Operation 331 'switch' 'switch_ln114' <Predicate = (icmp_ln114)> <Delay = 0.66>
ST_4 : Operation 332 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 332 'store' 'store_ln114' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:114]   --->   Operation 333 'br' 'br_ln114' <Predicate = (trunc_ln109 == 1)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 334 'store' 'store_ln114' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:114]   --->   Operation 335 'br' 'br_ln114' <Predicate = (trunc_ln109 == 0)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 336 'store' 'store_ln114' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:114]   --->   Operation 337 'br' 'br_ln114' <Predicate = (trunc_ln109 == 2)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 338 'store' 'store_ln114' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:114]   --->   Operation 339 'br' 'br_ln114' <Predicate = (trunc_ln109 == 3)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln114_1, i32 15" [./components.h:114]   --->   Operation 340 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114 = xor i1 %tmp_75, i1 1" [./components.h:114]   --->   Operation 341 'xor' 'xor_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%or_ln114_6 = or i1 %tmp_77, i1 %xor_ln114" [./components.h:114]   --->   Operation 342 'or' 'or_ln114_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_2 = xor i1 %tmp_72, i1 %or_ln114_6" [./components.h:114]   --->   Operation 343 'xor' 'xor_ln114_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_1 = xor i1 %tmp_72, i1 1" [./components.h:114]   --->   Operation 344 'xor' 'xor_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_3 = xor i1 %xor_ln114_2, i1 1" [./components.h:114]   --->   Operation 345 'xor' 'xor_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%or_ln114_1 = or i1 %tmp_77, i1 %xor_ln114_3" [./components.h:114]   --->   Operation 346 'or' 'or_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln114_1 = and i1 %or_ln114_1, i1 %xor_ln114_1" [./components.h:114]   --->   Operation 347 'and' 'and_ln114_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_2)   --->   "%or_ln114_8 = or i1 %tmp_75, i1 %tmp_77" [./components.h:114]   --->   Operation 348 'or' 'or_ln114_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_2)   --->   "%xor_ln114_4 = xor i1 %or_ln114_8, i1 1" [./components.h:114]   --->   Operation 349 'xor' 'xor_ln114_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln114_2 = and i1 %tmp_72, i1 %xor_ln114_4" [./components.h:114]   --->   Operation 350 'and' 'and_ln114_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.12ns)   --->   "%or_ln114_2 = or i1 %and_ln114_2, i1 %and_ln114_1" [./components.h:114]   --->   Operation 351 'or' 'or_ln114_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %or_ln114_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, void %if.end.i.i.i396" [./components.h:114]   --->   Operation 352 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114_1, void %if.else.i.i.i404, void %if.then2.i.i.i403" [./components.h:114]   --->   Operation 353 'br' 'br_ln114' <Predicate = (or_ln114_2)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114_2, void %if.end15.i.i.i409, void %if.then9.i.i.i408" [./components.h:114]   --->   Operation 354 'br' 'br_ln114' <Predicate = (or_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln109, void %V42.i.i22.i.i290706.case.041, i2 2, void %V42.i.i22.i.i290706.case.344, i2 0, void %V42.i.i22.i.i290706.case.142, i2 1, void %V42.i.i22.i.i290706.case.243" [./components.h:114]   --->   Operation 355 'switch' 'switch_ln114' <Predicate = (or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 356 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln109, void %V42.i.i22.i.i290706.case.046, i2 2, void %V42.i.i22.i.i290706.case.349, i2 0, void %V42.i.i22.i.i290706.case.147, i2 1, void %V42.i.i22.i.i290706.case.248" [./components.h:114]   --->   Operation 356 'switch' 'switch_ln114' <Predicate = (or_ln114_2 & and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 357 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln109, void %V42.i.i22.i.i98733.case.167, i2 2, void %V42.i.i22.i.i98733.case.066, i2 1, void %V42.i.i22.i.i98733.case.369, i2 0, void %V42.i.i22.i.i98733.case.268" [./components.h:115]   --->   Operation 357 'switch' 'switch_ln115' <Predicate = (icmp_ln115)> <Delay = 0.66>
ST_4 : Operation 358 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:115]   --->   Operation 358 'store' 'store_ln115' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:115]   --->   Operation 359 'br' 'br_ln115' <Predicate = (trunc_ln109 == 0)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:115]   --->   Operation 360 'store' 'store_ln115' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:115]   --->   Operation 361 'br' 'br_ln115' <Predicate = (trunc_ln109 == 1)> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:115]   --->   Operation 362 'store' 'store_ln115' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:115]   --->   Operation 363 'br' 'br_ln115' <Predicate = (trunc_ln109 == 2)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:115]   --->   Operation 364 'store' 'store_ln115' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:115]   --->   Operation 365 'br' 'br_ln115' <Predicate = (trunc_ln109 == 3)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln115_1, i32 15" [./components.h:115]   --->   Operation 366 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115 = xor i1 %tmp_82, i1 1" [./components.h:115]   --->   Operation 367 'xor' 'xor_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%or_ln115_6 = or i1 %tmp_84, i1 %xor_ln115" [./components.h:115]   --->   Operation 368 'or' 'or_ln115_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_2 = xor i1 %tmp_79, i1 %or_ln115_6" [./components.h:115]   --->   Operation 369 'xor' 'xor_ln115_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_1 = xor i1 %tmp_79, i1 1" [./components.h:115]   --->   Operation 370 'xor' 'xor_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_3 = xor i1 %xor_ln115_2, i1 1" [./components.h:115]   --->   Operation 371 'xor' 'xor_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%or_ln115_1 = or i1 %tmp_84, i1 %xor_ln115_3" [./components.h:115]   --->   Operation 372 'or' 'or_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln115_1 = and i1 %or_ln115_1, i1 %xor_ln115_1" [./components.h:115]   --->   Operation 373 'and' 'and_ln115_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%or_ln115_8 = or i1 %tmp_82, i1 %tmp_84" [./components.h:115]   --->   Operation 374 'or' 'or_ln115_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%xor_ln115_4 = xor i1 %or_ln115_8, i1 1" [./components.h:115]   --->   Operation 375 'xor' 'xor_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln115_2 = and i1 %tmp_79, i1 %xor_ln115_4" [./components.h:115]   --->   Operation 376 'and' 'and_ln115_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.12ns)   --->   "%or_ln115_2 = or i1 %and_ln115_2, i1 %and_ln115_1" [./components.h:115]   --->   Operation 377 'or' 'or_ln115_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %or_ln115_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, void %if.end.i.i.i204" [./components.h:115]   --->   Operation 378 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115_1, void %if.else.i.i.i212, void %if.then2.i.i.i211" [./components.h:115]   --->   Operation 379 'br' 'br_ln115' <Predicate = (or_ln115_2)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115_2, void %if.end15.i.i.i217, void %if.then9.i.i.i216" [./components.h:115]   --->   Operation 380 'br' 'br_ln115' <Predicate = (or_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln109, void %V42.i.i22.i.i98733.case.157, i2 2, void %V42.i.i22.i.i98733.case.056, i2 1, void %V42.i.i22.i.i98733.case.359, i2 0, void %V42.i.i22.i.i98733.case.258" [./components.h:115]   --->   Operation 381 'switch' 'switch_ln115' <Predicate = (or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.66>
ST_4 : Operation 382 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln109, void %V42.i.i22.i.i98733.case.162, i2 2, void %V42.i.i22.i.i98733.case.061, i2 1, void %V42.i.i22.i.i98733.case.364, i2 0, void %V42.i.i22.i.i98733.case.263" [./components.h:115]   --->   Operation 382 'switch' 'switch_ln115' <Predicate = (or_ln115_2 & and_ln115_1)> <Delay = 0.66>
ST_4 : Operation 383 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %trunc_ln109, void %V42.i.i22.i.i760.case.283, i2 1, void %V42.i.i22.i.i760.case.081, i2 2, void %V42.i.i22.i.i760.case.182, i2 0, void %V42.i.i22.i.i760.case.384" [./components.h:116]   --->   Operation 383 'switch' 'switch_ln116' <Predicate = (icmp_ln116)> <Delay = 0.66>
ST_4 : Operation 384 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 %add_ln116_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:116]   --->   Operation 384 'store' 'store_ln116' <Predicate = (trunc_ln109 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:116]   --->   Operation 385 'br' 'br_ln116' <Predicate = (trunc_ln109 == 0)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 %add_ln116_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:116]   --->   Operation 386 'store' 'store_ln116' <Predicate = (trunc_ln109 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:116]   --->   Operation 387 'br' 'br_ln116' <Predicate = (trunc_ln109 == 2)> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 %add_ln116_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:116]   --->   Operation 388 'store' 'store_ln116' <Predicate = (trunc_ln109 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:116]   --->   Operation 389 'br' 'br_ln116' <Predicate = (trunc_ln109 == 1)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 %add_ln116_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:116]   --->   Operation 390 'store' 'store_ln116' <Predicate = (trunc_ln109 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:116]   --->   Operation 391 'br' 'br_ln116' <Predicate = (trunc_ln109 == 3)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln116_1, i32 15" [./components.h:116]   --->   Operation 392 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_1)   --->   "%xor_ln116 = xor i1 %tmp_89, i1 1" [./components.h:116]   --->   Operation 393 'xor' 'xor_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_1)   --->   "%or_ln116_6 = or i1 %tmp_91, i1 %xor_ln116" [./components.h:116]   --->   Operation 394 'or' 'or_ln116_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_1)   --->   "%xor_ln116_2 = xor i1 %tmp_86, i1 %or_ln116_6" [./components.h:116]   --->   Operation 395 'xor' 'xor_ln116_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_1)   --->   "%xor_ln116_1 = xor i1 %tmp_86, i1 1" [./components.h:116]   --->   Operation 396 'xor' 'xor_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_1)   --->   "%xor_ln116_3 = xor i1 %xor_ln116_2, i1 1" [./components.h:116]   --->   Operation 397 'xor' 'xor_ln116_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_1)   --->   "%or_ln116_1 = or i1 %tmp_91, i1 %xor_ln116_3" [./components.h:116]   --->   Operation 398 'or' 'or_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln116_1 = and i1 %or_ln116_1, i1 %xor_ln116_1" [./components.h:116]   --->   Operation 399 'and' 'and_ln116_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_2)   --->   "%or_ln116_8 = or i1 %tmp_89, i1 %tmp_91" [./components.h:116]   --->   Operation 400 'or' 'or_ln116_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_2)   --->   "%xor_ln116_4 = xor i1 %or_ln116_8, i1 1" [./components.h:116]   --->   Operation 401 'xor' 'xor_ln116_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln116_2 = and i1 %tmp_86, i1 %xor_ln116_4" [./components.h:116]   --->   Operation 402 'and' 'and_ln116_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.12ns)   --->   "%or_ln116_2 = or i1 %and_ln116_2, i1 %and_ln116_1" [./components.h:116]   --->   Operation 403 'or' 'or_ln116_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %or_ln116_2, void %for.inc, void %if.end.i.i.i25" [./components.h:116]   --->   Operation 404 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %and_ln116_1, void %if.else.i.i.i, void %if.then2.i.i.i" [./components.h:116]   --->   Operation 405 'br' 'br_ln116' <Predicate = (or_ln116_2)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %and_ln116_2, void %if.end15.i.i.i, void %if.then9.i.i.i" [./components.h:116]   --->   Operation 406 'br' 'br_ln116' <Predicate = (or_ln116_2 & !and_ln116_1)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %trunc_ln109, void %V42.i.i22.i.i760.case.273, i2 1, void %V42.i.i22.i.i760.case.071, i2 2, void %V42.i.i22.i.i760.case.172, i2 0, void %V42.i.i22.i.i760.case.374" [./components.h:116]   --->   Operation 407 'switch' 'switch_ln116' <Predicate = (or_ln116_2 & and_ln116_2 & !and_ln116_1)> <Delay = 0.66>
ST_4 : Operation 408 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %trunc_ln109, void %V42.i.i22.i.i760.case.278, i2 1, void %V42.i.i22.i.i760.case.076, i2 2, void %V42.i.i22.i.i760.case.177, i2 0, void %V42.i.i22.i.i760.case.379" [./components.h:116]   --->   Operation 408 'switch' 'switch_ln116' <Predicate = (or_ln116_2 & and_ln116_1)> <Delay = 0.66>
ST_4 : Operation 409 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:113]   --->   Operation 409 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 410 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:113]   --->   Operation 410 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 411 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:113]   --->   Operation 411 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 412 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:113]   --->   Operation 412 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 413 [1/1] (0.45ns)   --->   "%tmp_50 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, i16 0, i2 %trunc_ln109_1" [./components.h:113]   --->   Operation 413 'sparsemux' 'tmp_50' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%shl_ln113_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_50, i10 0" [./components.h:113]   --->   Operation 414 'bitconcatenate' 'shl_ln113_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln113_3 = sext i26 %shl_ln113_1" [./components.h:113]   --->   Operation 415 'sext' 'sext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln113_4 = sext i24 %mul_ln113_1" [./components.h:113]   --->   Operation 416 'sext' 'sext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln113_5 = sext i24 %mul_ln113_1" [./components.h:113]   --->   Operation 417 'sext' 'sext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.84ns)   --->   "%sub_ln113_1 = sub i27 %sext_ln113_3, i27 %sext_ln113_5" [./components.h:113]   --->   Operation 418 'sub' 'sub_ln113_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.84ns)   --->   "%icmp_ln113_3 = icmp_eq  i26 %shl_ln113_1, i26 %sext_ln113_4" [./components.h:113]   --->   Operation 419 'icmp' 'icmp_ln113_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113_3, void %if.end.i.i511.1, void %if.then.i.i509.1" [./components.h:113]   --->   Operation 420 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:113]   --->   Operation 421 'store' 'store_ln113' <Predicate = (icmp_ln113_3 & trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit95" [./components.h:113]   --->   Operation 422 'br' 'br_ln113' <Predicate = (icmp_ln113_3 & trunc_ln109_1 == 2)> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:113]   --->   Operation 423 'store' 'store_ln113' <Predicate = (icmp_ln113_3 & trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit95" [./components.h:113]   --->   Operation 424 'br' 'br_ln113' <Predicate = (icmp_ln113_3 & trunc_ln109_1 == 1)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:113]   --->   Operation 425 'store' 'store_ln113' <Predicate = (icmp_ln113_3 & trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit95" [./components.h:113]   --->   Operation 426 'br' 'br_ln113' <Predicate = (icmp_ln113_3 & trunc_ln109_1 == 0)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:113]   --->   Operation 427 'store' 'store_ln113' <Predicate = (icmp_ln113_3 & trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit95" [./components.h:113]   --->   Operation 428 'br' 'br_ln113' <Predicate = (icmp_ln113_3 & trunc_ln109_1 == 3)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113_1, i32 26" [./components.h:113]   --->   Operation 429 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%trunc_ln113_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln113_1, i32 10, i32 25" [./components.h:113]   --->   Operation 430 'partselect' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113_1, i32 9" [./components.h:113]   --->   Operation 431 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i27 %sub_ln113_1" [./components.h:113]   --->   Operation 432 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.71ns)   --->   "%icmp_ln113_5 = icmp_ne  i9 %trunc_ln113_2, i9 0" [./components.h:113]   --->   Operation 433 'icmp' 'icmp_ln113_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113_1, i32 25" [./components.h:113]   --->   Operation 434 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113_1, i32 10" [./components.h:113]   --->   Operation 435 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%or_ln113_3 = or i1 %tmp_97, i1 %icmp_ln113_5" [./components.h:113]   --->   Operation 436 'or' 'or_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%and_ln113_3 = and i1 %or_ln113_3, i1 %tmp_94" [./components.h:113]   --->   Operation 437 'and' 'and_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%zext_ln113_1 = zext i1 %and_ln113_3" [./components.h:113]   --->   Operation 438 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln113_1 = add i16 %trunc_ln113_1, i16 %zext_ln113_1" [./components.h:113]   --->   Operation 439 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i482680.1.case.3, i2 0, void %V42.i.i22.i.i482680.1.case.0, i2 1, void %V42.i.i22.i.i482680.1.case.1, i2 2, void %V42.i.i22.i.i482680.1.case.2" [./components.h:113]   --->   Operation 440 'switch' 'switch_ln113' <Predicate = true> <Delay = 0.66>
ST_4 : Operation 441 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 441 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 442 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 442 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 443 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 443 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 444 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 444 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 445 [1/1] (0.45ns)   --->   "%tmp_51 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4, i16 0, i2 %trunc_ln109_1" [./components.h:114]   --->   Operation 445 'sparsemux' 'tmp_51' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln114_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_51, i10 0" [./components.h:114]   --->   Operation 446 'bitconcatenate' 'shl_ln114_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln114_2 = sext i26 %shl_ln114_1" [./components.h:114]   --->   Operation 447 'sext' 'sext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln114_3 = sext i26 %mul_ln114_1" [./components.h:114]   --->   Operation 448 'sext' 'sext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.84ns)   --->   "%sub_ln114_1 = sub i27 %sext_ln114_2, i27 %sext_ln114_3" [./components.h:114]   --->   Operation 449 'sub' 'sub_ln114_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.84ns)   --->   "%icmp_ln114_2 = icmp_eq  i26 %shl_ln114_1, i26 %mul_ln114_1" [./components.h:114]   --->   Operation 450 'icmp' 'icmp_ln114_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114_2, void %if.end.i.i319.1, void %if.then.i.i317.1" [./components.h:114]   --->   Operation 451 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 452 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 1 & icmp_ln114_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit110" [./components.h:114]   --->   Operation 453 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 1 & icmp_ln114_2)> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 454 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 0 & icmp_ln114_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit110" [./components.h:114]   --->   Operation 455 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 0 & icmp_ln114_2)> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 456 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 2 & icmp_ln114_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit110" [./components.h:114]   --->   Operation 457 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 2 & icmp_ln114_2)> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 458 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 3 & icmp_ln114_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit110" [./components.h:114]   --->   Operation 459 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 3 & icmp_ln114_2)> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114_1, i32 26" [./components.h:114]   --->   Operation 460 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_3)   --->   "%trunc_ln114_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln114_1, i32 10, i32 25" [./components.h:114]   --->   Operation 461 'partselect' 'trunc_ln114_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_3)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114_1, i32 9" [./components.h:114]   --->   Operation 462 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln114_2 = trunc i27 %sub_ln114_1" [./components.h:114]   --->   Operation 463 'trunc' 'trunc_ln114_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.71ns)   --->   "%icmp_ln114_3 = icmp_ne  i9 %trunc_ln114_2, i9 0" [./components.h:114]   --->   Operation 464 'icmp' 'icmp_ln114_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114_1, i32 25" [./components.h:114]   --->   Operation 465 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_3)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114_1, i32 10" [./components.h:114]   --->   Operation 466 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_3)   --->   "%or_ln114_3 = or i1 %tmp_104, i1 %icmp_ln114_3" [./components.h:114]   --->   Operation 467 'or' 'or_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_3)   --->   "%and_ln114_3 = and i1 %or_ln114_3, i1 %tmp_101" [./components.h:114]   --->   Operation 468 'and' 'and_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_3)   --->   "%zext_ln114_3 = zext i1 %and_ln114_3" [./components.h:114]   --->   Operation 469 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln114_3 = add i16 %trunc_ln114_1, i16 %zext_ln114_3" [./components.h:114]   --->   Operation 470 'add' 'add_ln114_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i290706.1.case.0, i2 2, void %V42.i.i22.i.i290706.1.case.3, i2 0, void %V42.i.i22.i.i290706.1.case.1, i2 1, void %V42.i.i22.i.i290706.1.case.2" [./components.h:114]   --->   Operation 471 'switch' 'switch_ln114' <Predicate = true> <Delay = 0.66>
ST_4 : Operation 472 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:115]   --->   Operation 472 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 473 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:115]   --->   Operation 473 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 474 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:115]   --->   Operation 474 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 475 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:115]   --->   Operation 475 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 476 [1/1] (0.45ns)   --->   "%tmp_52 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5, i16 0, i2 %trunc_ln109_1" [./components.h:115]   --->   Operation 476 'sparsemux' 'tmp_52' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%shl_ln115_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_52, i10 0" [./components.h:115]   --->   Operation 477 'bitconcatenate' 'shl_ln115_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i26 %shl_ln115_1" [./components.h:115]   --->   Operation 478 'sext' 'sext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i26 %mul_ln115_1" [./components.h:115]   --->   Operation 479 'sext' 'sext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.84ns)   --->   "%sub_ln115_1 = sub i27 %sext_ln115_2, i27 %sext_ln115_3" [./components.h:115]   --->   Operation 480 'sub' 'sub_ln115_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [1/1] (0.84ns)   --->   "%icmp_ln115_2 = icmp_eq  i26 %shl_ln115_1, i26 %mul_ln115_1" [./components.h:115]   --->   Operation 481 'icmp' 'icmp_ln115_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115_2, void %if.end.i.i127.1, void %if.then.i.i125.1" [./components.h:115]   --->   Operation 482 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:115]   --->   Operation 483 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 0 & icmp_ln115_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit125" [./components.h:115]   --->   Operation 484 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 0 & icmp_ln115_2)> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:115]   --->   Operation 485 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 1 & icmp_ln115_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit125" [./components.h:115]   --->   Operation 486 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 1 & icmp_ln115_2)> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:115]   --->   Operation 487 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 2 & icmp_ln115_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit125" [./components.h:115]   --->   Operation 488 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 2 & icmp_ln115_2)> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:115]   --->   Operation 489 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 3 & icmp_ln115_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit125" [./components.h:115]   --->   Operation 490 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 3 & icmp_ln115_2)> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115_1, i32 26" [./components.h:115]   --->   Operation 491 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_3)   --->   "%trunc_ln115_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln115_1, i32 10, i32 25" [./components.h:115]   --->   Operation 492 'partselect' 'trunc_ln115_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_3)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115_1, i32 9" [./components.h:115]   --->   Operation 493 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln115_2 = trunc i27 %sub_ln115_1" [./components.h:115]   --->   Operation 494 'trunc' 'trunc_ln115_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.71ns)   --->   "%icmp_ln115_3 = icmp_ne  i9 %trunc_ln115_2, i9 0" [./components.h:115]   --->   Operation 495 'icmp' 'icmp_ln115_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115_1, i32 25" [./components.h:115]   --->   Operation 496 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_3)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115_1, i32 10" [./components.h:115]   --->   Operation 497 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_3)   --->   "%or_ln115_3 = or i1 %tmp_111, i1 %icmp_ln115_3" [./components.h:115]   --->   Operation 498 'or' 'or_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_3)   --->   "%and_ln115_3 = and i1 %or_ln115_3, i1 %tmp_108" [./components.h:115]   --->   Operation 499 'and' 'and_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_3)   --->   "%zext_ln115_3 = zext i1 %and_ln115_3" [./components.h:115]   --->   Operation 500 'zext' 'zext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln115_3 = add i16 %trunc_ln115_1, i16 %zext_ln115_3" [./components.h:115]   --->   Operation 501 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i98733.1.case.1, i2 2, void %V42.i.i22.i.i98733.1.case.0, i2 1, void %V42.i.i22.i.i98733.1.case.3, i2 0, void %V42.i.i22.i.i98733.1.case.2" [./components.h:115]   --->   Operation 502 'switch' 'switch_ln115' <Predicate = true> <Delay = 0.66>
ST_4 : Operation 503 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:116]   --->   Operation 503 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 504 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:116]   --->   Operation 504 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 505 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:116]   --->   Operation 505 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 506 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:116]   --->   Operation 506 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 507 [1/1] (0.45ns)   --->   "%tmp_53 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6, i16 0, i2 %trunc_ln109_1" [./components.h:116]   --->   Operation 507 'sparsemux' 'tmp_53' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln116_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_53, i10 0" [./components.h:116]   --->   Operation 508 'bitconcatenate' 'shl_ln116_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln116_3 = sext i26 %shl_ln116_1" [./components.h:116]   --->   Operation 509 'sext' 'sext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln116_4 = sext i24 %mul_ln116_1" [./components.h:116]   --->   Operation 510 'sext' 'sext_ln116_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln116_5 = sext i24 %mul_ln116_1" [./components.h:116]   --->   Operation 511 'sext' 'sext_ln116_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.84ns)   --->   "%sub_ln116_1 = sub i27 %sext_ln116_3, i27 %sext_ln116_5" [./components.h:116]   --->   Operation 512 'sub' 'sub_ln116_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [1/1] (0.84ns)   --->   "%icmp_ln116_2 = icmp_eq  i26 %shl_ln116_1, i26 %sext_ln116_4" [./components.h:116]   --->   Operation 513 'icmp' 'icmp_ln116_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116_2, void %if.end.i.i.1, void %if.then.i.i.1" [./components.h:116]   --->   Operation 514 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:116]   --->   Operation 515 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 0 & icmp_ln116_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit144" [./components.h:116]   --->   Operation 516 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 0 & icmp_ln116_2)> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:116]   --->   Operation 517 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 2 & icmp_ln116_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit144" [./components.h:116]   --->   Operation 518 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 2 & icmp_ln116_2)> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:116]   --->   Operation 519 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 1 & icmp_ln116_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit144" [./components.h:116]   --->   Operation 520 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 1 & icmp_ln116_2)> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:116]   --->   Operation 521 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 3 & icmp_ln116_2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit144" [./components.h:116]   --->   Operation 522 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 3 & icmp_ln116_2)> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116_1, i32 26" [./components.h:116]   --->   Operation 523 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%trunc_ln116_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln116_1, i32 10, i32 25" [./components.h:116]   --->   Operation 524 'partselect' 'trunc_ln116_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116_1, i32 9" [./components.h:116]   --->   Operation 525 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln116_2 = trunc i27 %sub_ln116_1" [./components.h:116]   --->   Operation 526 'trunc' 'trunc_ln116_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.71ns)   --->   "%icmp_ln116_3 = icmp_ne  i9 %trunc_ln116_2, i9 0" [./components.h:116]   --->   Operation 527 'icmp' 'icmp_ln116_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116_1, i32 25" [./components.h:116]   --->   Operation 528 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln116_1, i32 10" [./components.h:116]   --->   Operation 529 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%or_ln116_3 = or i1 %tmp_117, i1 %icmp_ln116_3" [./components.h:116]   --->   Operation 530 'or' 'or_ln116_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%and_ln116_3 = and i1 %or_ln116_3, i1 %tmp_115" [./components.h:116]   --->   Operation 531 'and' 'and_ln116_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%zext_ln116_3 = zext i1 %and_ln116_3" [./components.h:116]   --->   Operation 532 'zext' 'zext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln116_3 = add i16 %trunc_ln116_1, i16 %zext_ln116_3" [./components.h:116]   --->   Operation 533 'add' 'add_ln116_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 534 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i760.1.case.2, i2 1, void %V42.i.i22.i.i760.1.case.0, i2 2, void %V42.i.i22.i.i760.1.case.1, i2 0, void %V42.i.i22.i.i760.1.case.3" [./components.h:116]   --->   Operation 534 'switch' 'switch_ln116' <Predicate = true> <Delay = 0.66>

State 5 <SV = 5> <Delay = 0.68>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end.i.i511" [./components.h:113]   --->   Operation 535 'br' 'br_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end15.i.i.i601" [./components.h:113]   --->   Operation 536 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602" [./components.h:113]   --->   Operation 537 'br' 'br_ln113' <Predicate = (or_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602" [./components.h:113]   --->   Operation 538 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end.i.i319" [./components.h:114]   --->   Operation 539 'br' 'br_ln114' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end15.i.i.i409" [./components.h:114]   --->   Operation 540 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410" [./components.h:114]   --->   Operation 541 'br' 'br_ln114' <Predicate = (or_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410" [./components.h:114]   --->   Operation 542 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln115 = br void %if.end.i.i127" [./components.h:115]   --->   Operation 543 'br' 'br_ln115' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln115 = br void %if.end15.i.i.i217" [./components.h:115]   --->   Operation 544 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln115 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218" [./components.h:115]   --->   Operation 545 'br' 'br_ln115' <Predicate = (or_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln115 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218" [./components.h:115]   --->   Operation 546 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln116 = br void %if.end.i.i" [./components.h:116]   --->   Operation 547 'br' 'br_ln116' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln116 = br void %if.end15.i.i.i" [./components.h:116]   --->   Operation 548 'br' 'br_ln116' <Predicate = (or_ln116_2 & and_ln116_2 & !and_ln116_1)> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc" [./components.h:116]   --->   Operation 549 'br' 'br_ln116' <Predicate = (or_ln116_2 & !and_ln116_1)> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc" [./components.h:116]   --->   Operation 550 'br' 'br_ln116' <Predicate = (or_ln116_2 & and_ln116_1)> <Delay = 0.00>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end.i.i511.1" [./components.h:113]   --->   Operation 551 'br' 'br_ln113' <Predicate = (icmp_ln113_3)> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:113]   --->   Operation 552 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 2 & or_ln113_5 & and_ln113_5 & !and_ln113_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 553 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit90" [./components.h:113]   --->   Operation 553 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 2 & or_ln113_5 & and_ln113_5 & !and_ln113_4)> <Delay = 0.00>
ST_5 : Operation 554 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:113]   --->   Operation 554 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 1 & or_ln113_5 & and_ln113_5 & !and_ln113_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit90" [./components.h:113]   --->   Operation 555 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 1 & or_ln113_5 & and_ln113_5 & !and_ln113_4)> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:113]   --->   Operation 556 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 0 & or_ln113_5 & and_ln113_5 & !and_ln113_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit90" [./components.h:113]   --->   Operation 557 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 0 & or_ln113_5 & and_ln113_5 & !and_ln113_4)> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:113]   --->   Operation 558 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 3 & or_ln113_5 & and_ln113_5 & !and_ln113_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit90" [./components.h:113]   --->   Operation 559 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 3 & or_ln113_5 & and_ln113_5 & !and_ln113_4)> <Delay = 0.00>
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end15.i.i.i601.1" [./components.h:113]   --->   Operation 560 'br' 'br_ln113' <Predicate = (or_ln113_5 & and_ln113_5 & !and_ln113_4)> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1" [./components.h:113]   --->   Operation 561 'br' 'br_ln113' <Predicate = (or_ln113_5 & !and_ln113_4)> <Delay = 0.00>
ST_5 : Operation 562 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:113]   --->   Operation 562 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 2 & or_ln113_5 & and_ln113_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit85" [./components.h:113]   --->   Operation 563 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 2 & or_ln113_5 & and_ln113_4)> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:113]   --->   Operation 564 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 1 & or_ln113_5 & and_ln113_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit85" [./components.h:113]   --->   Operation 565 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 1 & or_ln113_5 & and_ln113_4)> <Delay = 0.00>
ST_5 : Operation 566 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:113]   --->   Operation 566 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 0 & or_ln113_5 & and_ln113_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit85" [./components.h:113]   --->   Operation 567 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 0 & or_ln113_5 & and_ln113_4)> <Delay = 0.00>
ST_5 : Operation 568 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:113]   --->   Operation 568 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 3 & or_ln113_5 & and_ln113_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit85" [./components.h:113]   --->   Operation 569 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 3 & or_ln113_5 & and_ln113_4)> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1" [./components.h:113]   --->   Operation 570 'br' 'br_ln113' <Predicate = (or_ln113_5 & and_ln113_4)> <Delay = 0.00>
ST_5 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end.i.i319.1" [./components.h:114]   --->   Operation 571 'br' 'br_ln114' <Predicate = (icmp_ln114_2)> <Delay = 0.00>
ST_5 : Operation 572 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 572 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 1 & or_ln114_5 & and_ln114_5 & !and_ln114_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit105" [./components.h:114]   --->   Operation 573 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 1 & or_ln114_5 & and_ln114_5 & !and_ln114_4)> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 574 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 0 & or_ln114_5 & and_ln114_5 & !and_ln114_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit105" [./components.h:114]   --->   Operation 575 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 0 & or_ln114_5 & and_ln114_5 & !and_ln114_4)> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 576 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 2 & or_ln114_5 & and_ln114_5 & !and_ln114_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit105" [./components.h:114]   --->   Operation 577 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 2 & or_ln114_5 & and_ln114_5 & !and_ln114_4)> <Delay = 0.00>
ST_5 : Operation 578 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 578 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 3 & or_ln114_5 & and_ln114_5 & !and_ln114_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit105" [./components.h:114]   --->   Operation 579 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 3 & or_ln114_5 & and_ln114_5 & !and_ln114_4)> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end15.i.i.i409.1" [./components.h:114]   --->   Operation 580 'br' 'br_ln114' <Predicate = (or_ln114_5 & and_ln114_5 & !and_ln114_4)> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1" [./components.h:114]   --->   Operation 581 'br' 'br_ln114' <Predicate = (or_ln114_5 & !and_ln114_4)> <Delay = 0.00>
ST_5 : Operation 582 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 582 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 1 & or_ln114_5 & and_ln114_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit100" [./components.h:114]   --->   Operation 583 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 1 & or_ln114_5 & and_ln114_4)> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 584 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 0 & or_ln114_5 & and_ln114_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit100" [./components.h:114]   --->   Operation 585 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 0 & or_ln114_5 & and_ln114_4)> <Delay = 0.00>
ST_5 : Operation 586 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 586 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 2 & or_ln114_5 & and_ln114_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit100" [./components.h:114]   --->   Operation 587 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 2 & or_ln114_5 & and_ln114_4)> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 588 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 3 & or_ln114_5 & and_ln114_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit100" [./components.h:114]   --->   Operation 589 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 3 & or_ln114_5 & and_ln114_4)> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1" [./components.h:114]   --->   Operation 590 'br' 'br_ln114' <Predicate = (or_ln114_5 & and_ln114_4)> <Delay = 0.00>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln115 = br void %if.end.i.i127.1" [./components.h:115]   --->   Operation 591 'br' 'br_ln115' <Predicate = (icmp_ln115_2)> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:115]   --->   Operation 592 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 0 & or_ln115_5 & and_ln115_5 & !and_ln115_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit120" [./components.h:115]   --->   Operation 593 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 0 & or_ln115_5 & and_ln115_5 & !and_ln115_4)> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:115]   --->   Operation 594 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 1 & or_ln115_5 & and_ln115_5 & !and_ln115_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit120" [./components.h:115]   --->   Operation 595 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 1 & or_ln115_5 & and_ln115_5 & !and_ln115_4)> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:115]   --->   Operation 596 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 2 & or_ln115_5 & and_ln115_5 & !and_ln115_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit120" [./components.h:115]   --->   Operation 597 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 2 & or_ln115_5 & and_ln115_5 & !and_ln115_4)> <Delay = 0.00>
ST_5 : Operation 598 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:115]   --->   Operation 598 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 3 & or_ln115_5 & and_ln115_5 & !and_ln115_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit120" [./components.h:115]   --->   Operation 599 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 3 & or_ln115_5 & and_ln115_5 & !and_ln115_4)> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln115 = br void %if.end15.i.i.i217.1" [./components.h:115]   --->   Operation 600 'br' 'br_ln115' <Predicate = (or_ln115_5 & and_ln115_5 & !and_ln115_4)> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln115 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1" [./components.h:115]   --->   Operation 601 'br' 'br_ln115' <Predicate = (or_ln115_5 & !and_ln115_4)> <Delay = 0.00>
ST_5 : Operation 602 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:115]   --->   Operation 602 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 0 & or_ln115_5 & and_ln115_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit115" [./components.h:115]   --->   Operation 603 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 0 & or_ln115_5 & and_ln115_4)> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:115]   --->   Operation 604 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 1 & or_ln115_5 & and_ln115_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit115" [./components.h:115]   --->   Operation 605 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 1 & or_ln115_5 & and_ln115_4)> <Delay = 0.00>
ST_5 : Operation 606 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:115]   --->   Operation 606 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 2 & or_ln115_5 & and_ln115_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit115" [./components.h:115]   --->   Operation 607 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 2 & or_ln115_5 & and_ln115_4)> <Delay = 0.00>
ST_5 : Operation 608 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:115]   --->   Operation 608 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 3 & or_ln115_5 & and_ln115_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit115" [./components.h:115]   --->   Operation 609 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 3 & or_ln115_5 & and_ln115_4)> <Delay = 0.00>
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln115 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1" [./components.h:115]   --->   Operation 610 'br' 'br_ln115' <Predicate = (or_ln115_5 & and_ln115_4)> <Delay = 0.00>
ST_5 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln116 = br void %if.end.i.i.1" [./components.h:116]   --->   Operation 611 'br' 'br_ln116' <Predicate = (icmp_ln116_2)> <Delay = 0.00>
ST_5 : Operation 612 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:116]   --->   Operation 612 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 0 & or_ln116_5 & and_ln116_5 & !and_ln116_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit139" [./components.h:116]   --->   Operation 613 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 0 & or_ln116_5 & and_ln116_5 & !and_ln116_4)> <Delay = 0.00>
ST_5 : Operation 614 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:116]   --->   Operation 614 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 2 & or_ln116_5 & and_ln116_5 & !and_ln116_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit139" [./components.h:116]   --->   Operation 615 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 2 & or_ln116_5 & and_ln116_5 & !and_ln116_4)> <Delay = 0.00>
ST_5 : Operation 616 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:116]   --->   Operation 616 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 1 & or_ln116_5 & and_ln116_5 & !and_ln116_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit139" [./components.h:116]   --->   Operation 617 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 1 & or_ln116_5 & and_ln116_5 & !and_ln116_4)> <Delay = 0.00>
ST_5 : Operation 618 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:116]   --->   Operation 618 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 3 & or_ln116_5 & and_ln116_5 & !and_ln116_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit139" [./components.h:116]   --->   Operation 619 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 3 & or_ln116_5 & and_ln116_5 & !and_ln116_4)> <Delay = 0.00>
ST_5 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln116 = br void %if.end15.i.i.i.1" [./components.h:116]   --->   Operation 620 'br' 'br_ln116' <Predicate = (or_ln116_5 & and_ln116_5 & !and_ln116_4)> <Delay = 0.00>
ST_5 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.end62" [./components.h:116]   --->   Operation 621 'br' 'br_ln116' <Predicate = (or_ln116_5 & !and_ln116_4)> <Delay = 0.00>
ST_5 : Operation 622 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:116]   --->   Operation 622 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 0 & or_ln116_5 & and_ln116_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit134" [./components.h:116]   --->   Operation 623 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 0 & or_ln116_5 & and_ln116_4)> <Delay = 0.00>
ST_5 : Operation 624 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:116]   --->   Operation 624 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 2 & or_ln116_5 & and_ln116_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit134" [./components.h:116]   --->   Operation 625 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 2 & or_ln116_5 & and_ln116_4)> <Delay = 0.00>
ST_5 : Operation 626 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:116]   --->   Operation 626 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 1 & or_ln116_5 & and_ln116_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit134" [./components.h:116]   --->   Operation 627 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 1 & or_ln116_5 & and_ln116_4)> <Delay = 0.00>
ST_5 : Operation 628 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:116]   --->   Operation 628 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 3 & or_ln116_5 & and_ln116_4)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit134" [./components.h:116]   --->   Operation 629 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 3 & or_ln116_5 & and_ln116_4)> <Delay = 0.00>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.end62" [./components.h:116]   --->   Operation 630 'br' 'br_ln116' <Predicate = (or_ln116_5 & and_ln116_4)> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (0.00ns)   --->   "%ret_ln120 = ret" [./components.h:120]   --->   Operation 631 'ret' 'ret_ln120' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.68>
ST_6 : Operation 632 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:113]   --->   Operation 632 'store' 'store_ln113' <Predicate = (trunc_ln109 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit25" [./components.h:113]   --->   Operation 633 'br' 'br_ln113' <Predicate = (trunc_ln109 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:113]   --->   Operation 634 'store' 'store_ln113' <Predicate = (trunc_ln109 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit25" [./components.h:113]   --->   Operation 635 'br' 'br_ln113' <Predicate = (trunc_ln109 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_6 : Operation 636 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:113]   --->   Operation 636 'store' 'store_ln113' <Predicate = (trunc_ln109 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit25" [./components.h:113]   --->   Operation 637 'br' 'br_ln113' <Predicate = (trunc_ln109 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_6 : Operation 638 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:113]   --->   Operation 638 'store' 'store_ln113' <Predicate = (trunc_ln109 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit25" [./components.h:113]   --->   Operation 639 'br' 'br_ln113' <Predicate = (trunc_ln109 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_6 : Operation 640 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:113]   --->   Operation 640 'store' 'store_ln113' <Predicate = (trunc_ln109 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit30" [./components.h:113]   --->   Operation 641 'br' 'br_ln113' <Predicate = (trunc_ln109 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_6 : Operation 642 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:113]   --->   Operation 642 'store' 'store_ln113' <Predicate = (trunc_ln109 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit30" [./components.h:113]   --->   Operation 643 'br' 'br_ln113' <Predicate = (trunc_ln109 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_6 : Operation 644 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:113]   --->   Operation 644 'store' 'store_ln113' <Predicate = (trunc_ln109 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit30" [./components.h:113]   --->   Operation 645 'br' 'br_ln113' <Predicate = (trunc_ln109 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_6 : Operation 646 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:113]   --->   Operation 646 'store' 'store_ln113' <Predicate = (trunc_ln109 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.exit30" [./components.h:113]   --->   Operation 647 'br' 'br_ln113' <Predicate = (trunc_ln109 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_6 : Operation 648 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 648 'store' 'store_ln114' <Predicate = (trunc_ln109 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit40" [./components.h:114]   --->   Operation 649 'br' 'br_ln114' <Predicate = (trunc_ln109 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 650 'store' 'store_ln114' <Predicate = (trunc_ln109 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit40" [./components.h:114]   --->   Operation 651 'br' 'br_ln114' <Predicate = (trunc_ln109 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_6 : Operation 652 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 652 'store' 'store_ln114' <Predicate = (trunc_ln109 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit40" [./components.h:114]   --->   Operation 653 'br' 'br_ln114' <Predicate = (trunc_ln109 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_6 : Operation 654 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 654 'store' 'store_ln114' <Predicate = (trunc_ln109 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit40" [./components.h:114]   --->   Operation 655 'br' 'br_ln114' <Predicate = (trunc_ln109 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_6 : Operation 656 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 656 'store' 'store_ln114' <Predicate = (trunc_ln109 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit45" [./components.h:114]   --->   Operation 657 'br' 'br_ln114' <Predicate = (trunc_ln109 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_6 : Operation 658 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 658 'store' 'store_ln114' <Predicate = (trunc_ln109 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 659 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit45" [./components.h:114]   --->   Operation 659 'br' 'br_ln114' <Predicate = (trunc_ln109 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_6 : Operation 660 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 660 'store' 'store_ln114' <Predicate = (trunc_ln109 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit45" [./components.h:114]   --->   Operation 661 'br' 'br_ln114' <Predicate = (trunc_ln109 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 662 'store' 'store_ln114' <Predicate = (trunc_ln109 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.exit45" [./components.h:114]   --->   Operation 663 'br' 'br_ln114' <Predicate = (trunc_ln109 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_6 : Operation 664 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:115]   --->   Operation 664 'store' 'store_ln115' <Predicate = (trunc_ln109 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 665 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit55" [./components.h:115]   --->   Operation 665 'br' 'br_ln115' <Predicate = (trunc_ln109 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_6 : Operation 666 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:115]   --->   Operation 666 'store' 'store_ln115' <Predicate = (trunc_ln109 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 667 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit55" [./components.h:115]   --->   Operation 667 'br' 'br_ln115' <Predicate = (trunc_ln109 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_6 : Operation 668 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:115]   --->   Operation 668 'store' 'store_ln115' <Predicate = (trunc_ln109 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit55" [./components.h:115]   --->   Operation 669 'br' 'br_ln115' <Predicate = (trunc_ln109 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:115]   --->   Operation 670 'store' 'store_ln115' <Predicate = (trunc_ln109 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit55" [./components.h:115]   --->   Operation 671 'br' 'br_ln115' <Predicate = (trunc_ln109 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_6 : Operation 672 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:115]   --->   Operation 672 'store' 'store_ln115' <Predicate = (trunc_ln109 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 673 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit60" [./components.h:115]   --->   Operation 673 'br' 'br_ln115' <Predicate = (trunc_ln109 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:115]   --->   Operation 674 'store' 'store_ln115' <Predicate = (trunc_ln109 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 675 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit60" [./components.h:115]   --->   Operation 675 'br' 'br_ln115' <Predicate = (trunc_ln109 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_6 : Operation 676 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:115]   --->   Operation 676 'store' 'store_ln115' <Predicate = (trunc_ln109 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit60" [./components.h:115]   --->   Operation 677 'br' 'br_ln115' <Predicate = (trunc_ln109 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_6 : Operation 678 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:115]   --->   Operation 678 'store' 'store_ln115' <Predicate = (trunc_ln109 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.exit60" [./components.h:115]   --->   Operation 679 'br' 'br_ln115' <Predicate = (trunc_ln109 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_6 : Operation 680 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:116]   --->   Operation 680 'store' 'store_ln116' <Predicate = (trunc_ln109 == 0 & or_ln116_2 & and_ln116_2 & !and_ln116_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit70" [./components.h:116]   --->   Operation 681 'br' 'br_ln116' <Predicate = (trunc_ln109 == 0 & or_ln116_2 & and_ln116_2 & !and_ln116_1)> <Delay = 0.00>
ST_6 : Operation 682 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:116]   --->   Operation 682 'store' 'store_ln116' <Predicate = (trunc_ln109 == 2 & or_ln116_2 & and_ln116_2 & !and_ln116_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit70" [./components.h:116]   --->   Operation 683 'br' 'br_ln116' <Predicate = (trunc_ln109 == 2 & or_ln116_2 & and_ln116_2 & !and_ln116_1)> <Delay = 0.00>
ST_6 : Operation 684 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:116]   --->   Operation 684 'store' 'store_ln116' <Predicate = (trunc_ln109 == 1 & or_ln116_2 & and_ln116_2 & !and_ln116_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit70" [./components.h:116]   --->   Operation 685 'br' 'br_ln116' <Predicate = (trunc_ln109 == 1 & or_ln116_2 & and_ln116_2 & !and_ln116_1)> <Delay = 0.00>
ST_6 : Operation 686 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:116]   --->   Operation 686 'store' 'store_ln116' <Predicate = (trunc_ln109 == 3 & or_ln116_2 & and_ln116_2 & !and_ln116_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit70" [./components.h:116]   --->   Operation 687 'br' 'br_ln116' <Predicate = (trunc_ln109 == 3 & or_ln116_2 & and_ln116_2 & !and_ln116_1)> <Delay = 0.00>
ST_6 : Operation 688 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:116]   --->   Operation 688 'store' 'store_ln116' <Predicate = (trunc_ln109 == 0 & or_ln116_2 & and_ln116_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 689 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit75" [./components.h:116]   --->   Operation 689 'br' 'br_ln116' <Predicate = (trunc_ln109 == 0 & or_ln116_2 & and_ln116_1)> <Delay = 0.00>
ST_6 : Operation 690 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:116]   --->   Operation 690 'store' 'store_ln116' <Predicate = (trunc_ln109 == 2 & or_ln116_2 & and_ln116_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 691 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit75" [./components.h:116]   --->   Operation 691 'br' 'br_ln116' <Predicate = (trunc_ln109 == 2 & or_ln116_2 & and_ln116_1)> <Delay = 0.00>
ST_6 : Operation 692 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:116]   --->   Operation 692 'store' 'store_ln116' <Predicate = (trunc_ln109 == 1 & or_ln116_2 & and_ln116_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 693 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit75" [./components.h:116]   --->   Operation 693 'br' 'br_ln116' <Predicate = (trunc_ln109 == 1 & or_ln116_2 & and_ln116_1)> <Delay = 0.00>
ST_6 : Operation 694 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:116]   --->   Operation 694 'store' 'store_ln116' <Predicate = (trunc_ln109 == 3 & or_ln116_2 & and_ln116_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.exit75" [./components.h:116]   --->   Operation 695 'br' 'br_ln116' <Predicate = (trunc_ln109 == 3 & or_ln116_2 & and_ln116_1)> <Delay = 0.00>
ST_6 : Operation 696 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i482680.1.case.399, i2 0, void %V42.i.i22.i.i482680.1.case.096, i2 1, void %V42.i.i22.i.i482680.1.case.197, i2 2, void %V42.i.i22.i.i482680.1.case.298" [./components.h:113]   --->   Operation 696 'switch' 'switch_ln113' <Predicate = (icmp_ln113_3)> <Delay = 0.66>
ST_6 : Operation 697 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:113]   --->   Operation 697 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit_ifconv" [./components.h:113]   --->   Operation 698 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.00>
ST_6 : Operation 699 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:113]   --->   Operation 699 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 700 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit_ifconv" [./components.h:113]   --->   Operation 700 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.00>
ST_6 : Operation 701 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:113]   --->   Operation 701 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 702 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit_ifconv" [./components.h:113]   --->   Operation 702 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.00>
ST_6 : Operation 703 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:113]   --->   Operation 703 'store' 'store_ln113' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 704 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i482680.1.exit_ifconv" [./components.h:113]   --->   Operation 704 'br' 'br_ln113' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.00>
ST_6 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln113_1, i32 15" [./components.h:113]   --->   Operation 705 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%xor_ln113_5 = xor i1 %tmp_96, i1 1" [./components.h:113]   --->   Operation 706 'xor' 'xor_ln113_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%or_ln113_7 = or i1 %tmp_98, i1 %xor_ln113_5" [./components.h:113]   --->   Operation 707 'or' 'or_ln113_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%xor_ln113_6 = xor i1 %tmp_93, i1 %or_ln113_7" [./components.h:113]   --->   Operation 708 'xor' 'xor_ln113_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%xor_ln113_7 = xor i1 %tmp_93, i1 1" [./components.h:113]   --->   Operation 709 'xor' 'xor_ln113_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%xor_ln113_8 = xor i1 %xor_ln113_6, i1 1" [./components.h:113]   --->   Operation 710 'xor' 'xor_ln113_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%or_ln113_4 = or i1 %tmp_98, i1 %xor_ln113_8" [./components.h:113]   --->   Operation 711 'or' 'or_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 712 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_4 = and i1 %or_ln113_4, i1 %xor_ln113_7" [./components.h:113]   --->   Operation 712 'and' 'and_ln113_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_5)   --->   "%or_ln113_9 = or i1 %tmp_96, i1 %tmp_98" [./components.h:113]   --->   Operation 713 'or' 'or_ln113_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_5)   --->   "%xor_ln113_9 = xor i1 %or_ln113_9, i1 1" [./components.h:113]   --->   Operation 714 'xor' 'xor_ln113_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 715 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_5 = and i1 %tmp_93, i1 %xor_ln113_9" [./components.h:113]   --->   Operation 715 'and' 'and_ln113_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 716 [1/1] (0.12ns)   --->   "%or_ln113_5 = or i1 %and_ln113_5, i1 %and_ln113_4" [./components.h:113]   --->   Operation 716 'or' 'or_ln113_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %or_ln113_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1, void %if.end.i.i.i588.1" [./components.h:113]   --->   Operation 717 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 718 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %and_ln113_4, void %if.else.i.i.i596.1, void %if.then2.i.i.i595.1" [./components.h:113]   --->   Operation 718 'br' 'br_ln113' <Predicate = (or_ln113_5)> <Delay = 0.00>
ST_6 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %and_ln113_5, void %if.end15.i.i.i601.1, void %if.then9.i.i.i600.1" [./components.h:113]   --->   Operation 719 'br' 'br_ln113' <Predicate = (or_ln113_5 & !and_ln113_4)> <Delay = 0.00>
ST_6 : Operation 720 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i482680.1.case.394, i2 0, void %V42.i.i22.i.i482680.1.case.091, i2 1, void %V42.i.i22.i.i482680.1.case.192, i2 2, void %V42.i.i22.i.i482680.1.case.293" [./components.h:113]   --->   Operation 720 'switch' 'switch_ln113' <Predicate = (or_ln113_5 & and_ln113_5 & !and_ln113_4)> <Delay = 0.66>
ST_6 : Operation 721 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i482680.1.case.389, i2 0, void %V42.i.i22.i.i482680.1.case.086, i2 1, void %V42.i.i22.i.i482680.1.case.187, i2 2, void %V42.i.i22.i.i482680.1.case.288" [./components.h:113]   --->   Operation 721 'switch' 'switch_ln113' <Predicate = (or_ln113_5 & and_ln113_4)> <Delay = 0.66>
ST_6 : Operation 722 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i290706.1.case.0111, i2 2, void %V42.i.i22.i.i290706.1.case.3114, i2 0, void %V42.i.i22.i.i290706.1.case.1112, i2 1, void %V42.i.i22.i.i290706.1.case.2113" [./components.h:114]   --->   Operation 722 'switch' 'switch_ln114' <Predicate = (icmp_ln114_2)> <Delay = 0.66>
ST_6 : Operation 723 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 723 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 724 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit_ifconv" [./components.h:114]   --->   Operation 724 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.00>
ST_6 : Operation 725 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 725 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit_ifconv" [./components.h:114]   --->   Operation 726 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.00>
ST_6 : Operation 727 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 727 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit_ifconv" [./components.h:114]   --->   Operation 728 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.00>
ST_6 : Operation 729 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 729 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 730 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i290706.1.exit_ifconv" [./components.h:114]   --->   Operation 730 'br' 'br_ln114' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.00>
ST_6 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln114_3, i32 15" [./components.h:114]   --->   Operation 731 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_4)   --->   "%xor_ln114_5 = xor i1 %tmp_103, i1 1" [./components.h:114]   --->   Operation 732 'xor' 'xor_ln114_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_4)   --->   "%or_ln114_7 = or i1 %tmp_105, i1 %xor_ln114_5" [./components.h:114]   --->   Operation 733 'or' 'or_ln114_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_4)   --->   "%xor_ln114_6 = xor i1 %tmp_100, i1 %or_ln114_7" [./components.h:114]   --->   Operation 734 'xor' 'xor_ln114_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_4)   --->   "%xor_ln114_7 = xor i1 %tmp_100, i1 1" [./components.h:114]   --->   Operation 735 'xor' 'xor_ln114_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_4)   --->   "%xor_ln114_8 = xor i1 %xor_ln114_6, i1 1" [./components.h:114]   --->   Operation 736 'xor' 'xor_ln114_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_4)   --->   "%or_ln114_4 = or i1 %tmp_105, i1 %xor_ln114_8" [./components.h:114]   --->   Operation 737 'or' 'or_ln114_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 738 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln114_4 = and i1 %or_ln114_4, i1 %xor_ln114_7" [./components.h:114]   --->   Operation 738 'and' 'and_ln114_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_5)   --->   "%or_ln114_9 = or i1 %tmp_103, i1 %tmp_105" [./components.h:114]   --->   Operation 739 'or' 'or_ln114_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_5)   --->   "%xor_ln114_9 = xor i1 %or_ln114_9, i1 1" [./components.h:114]   --->   Operation 740 'xor' 'xor_ln114_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 741 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln114_5 = and i1 %tmp_100, i1 %xor_ln114_9" [./components.h:114]   --->   Operation 741 'and' 'and_ln114_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 742 [1/1] (0.12ns)   --->   "%or_ln114_5 = or i1 %and_ln114_5, i1 %and_ln114_4" [./components.h:114]   --->   Operation 742 'or' 'or_ln114_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 743 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %or_ln114_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1, void %if.end.i.i.i396.1" [./components.h:114]   --->   Operation 743 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 744 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114_4, void %if.else.i.i.i404.1, void %if.then2.i.i.i403.1" [./components.h:114]   --->   Operation 744 'br' 'br_ln114' <Predicate = (or_ln114_5)> <Delay = 0.00>
ST_6 : Operation 745 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114_5, void %if.end15.i.i.i409.1, void %if.then9.i.i.i408.1" [./components.h:114]   --->   Operation 745 'br' 'br_ln114' <Predicate = (or_ln114_5 & !and_ln114_4)> <Delay = 0.00>
ST_6 : Operation 746 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i290706.1.case.0106, i2 2, void %V42.i.i22.i.i290706.1.case.3109, i2 0, void %V42.i.i22.i.i290706.1.case.1107, i2 1, void %V42.i.i22.i.i290706.1.case.2108" [./components.h:114]   --->   Operation 746 'switch' 'switch_ln114' <Predicate = (or_ln114_5 & and_ln114_5 & !and_ln114_4)> <Delay = 0.66>
ST_6 : Operation 747 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i290706.1.case.0101, i2 2, void %V42.i.i22.i.i290706.1.case.3104, i2 0, void %V42.i.i22.i.i290706.1.case.1102, i2 1, void %V42.i.i22.i.i290706.1.case.2103" [./components.h:114]   --->   Operation 747 'switch' 'switch_ln114' <Predicate = (or_ln114_5 & and_ln114_4)> <Delay = 0.66>
ST_6 : Operation 748 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i98733.1.case.1127, i2 2, void %V42.i.i22.i.i98733.1.case.0126, i2 1, void %V42.i.i22.i.i98733.1.case.3129, i2 0, void %V42.i.i22.i.i98733.1.case.2128" [./components.h:115]   --->   Operation 748 'switch' 'switch_ln115' <Predicate = (icmp_ln115_2)> <Delay = 0.66>
ST_6 : Operation 749 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:115]   --->   Operation 749 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 750 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit_ifconv" [./components.h:115]   --->   Operation 750 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.00>
ST_6 : Operation 751 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:115]   --->   Operation 751 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit_ifconv" [./components.h:115]   --->   Operation 752 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.00>
ST_6 : Operation 753 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:115]   --->   Operation 753 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit_ifconv" [./components.h:115]   --->   Operation 754 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.00>
ST_6 : Operation 755 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:115]   --->   Operation 755 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i98733.1.exit_ifconv" [./components.h:115]   --->   Operation 756 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.00>
ST_6 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln115_3, i32 15" [./components.h:115]   --->   Operation 757 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_4)   --->   "%xor_ln115_5 = xor i1 %tmp_110, i1 1" [./components.h:115]   --->   Operation 758 'xor' 'xor_ln115_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_4)   --->   "%or_ln115_7 = or i1 %tmp_112, i1 %xor_ln115_5" [./components.h:115]   --->   Operation 759 'or' 'or_ln115_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_4)   --->   "%xor_ln115_6 = xor i1 %tmp_107, i1 %or_ln115_7" [./components.h:115]   --->   Operation 760 'xor' 'xor_ln115_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_4)   --->   "%xor_ln115_7 = xor i1 %tmp_107, i1 1" [./components.h:115]   --->   Operation 761 'xor' 'xor_ln115_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_4)   --->   "%xor_ln115_8 = xor i1 %xor_ln115_6, i1 1" [./components.h:115]   --->   Operation 762 'xor' 'xor_ln115_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_4)   --->   "%or_ln115_4 = or i1 %tmp_112, i1 %xor_ln115_8" [./components.h:115]   --->   Operation 763 'or' 'or_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 764 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln115_4 = and i1 %or_ln115_4, i1 %xor_ln115_7" [./components.h:115]   --->   Operation 764 'and' 'and_ln115_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_5)   --->   "%or_ln115_9 = or i1 %tmp_110, i1 %tmp_112" [./components.h:115]   --->   Operation 765 'or' 'or_ln115_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_5)   --->   "%xor_ln115_9 = xor i1 %or_ln115_9, i1 1" [./components.h:115]   --->   Operation 766 'xor' 'xor_ln115_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 767 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln115_5 = and i1 %tmp_107, i1 %xor_ln115_9" [./components.h:115]   --->   Operation 767 'and' 'and_ln115_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 768 [1/1] (0.12ns)   --->   "%or_ln115_5 = or i1 %and_ln115_5, i1 %and_ln115_4" [./components.h:115]   --->   Operation 768 'or' 'or_ln115_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 769 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %or_ln115_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1, void %if.end.i.i.i204.1" [./components.h:115]   --->   Operation 769 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 770 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115_4, void %if.else.i.i.i212.1, void %if.then2.i.i.i211.1" [./components.h:115]   --->   Operation 770 'br' 'br_ln115' <Predicate = (or_ln115_5)> <Delay = 0.00>
ST_6 : Operation 771 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115_5, void %if.end15.i.i.i217.1, void %if.then9.i.i.i216.1" [./components.h:115]   --->   Operation 771 'br' 'br_ln115' <Predicate = (or_ln115_5 & !and_ln115_4)> <Delay = 0.00>
ST_6 : Operation 772 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i98733.1.case.1122, i2 2, void %V42.i.i22.i.i98733.1.case.0121, i2 1, void %V42.i.i22.i.i98733.1.case.3124, i2 0, void %V42.i.i22.i.i98733.1.case.2123" [./components.h:115]   --->   Operation 772 'switch' 'switch_ln115' <Predicate = (or_ln115_5 & and_ln115_5 & !and_ln115_4)> <Delay = 0.66>
ST_6 : Operation 773 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i98733.1.case.1117, i2 2, void %V42.i.i22.i.i98733.1.case.0116, i2 1, void %V42.i.i22.i.i98733.1.case.3119, i2 0, void %V42.i.i22.i.i98733.1.case.2118" [./components.h:115]   --->   Operation 773 'switch' 'switch_ln115' <Predicate = (or_ln115_5 & and_ln115_4)> <Delay = 0.66>
ST_6 : Operation 774 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i760.1.case.2147, i2 1, void %V42.i.i22.i.i760.1.case.0145, i2 2, void %V42.i.i22.i.i760.1.case.1146, i2 0, void %V42.i.i22.i.i760.1.case.3148" [./components.h:116]   --->   Operation 774 'switch' 'switch_ln116' <Predicate = (icmp_ln116_2)> <Delay = 0.66>
ST_6 : Operation 775 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 %add_ln116_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:116]   --->   Operation 775 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 776 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit_ifconv" [./components.h:116]   --->   Operation 776 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.00>
ST_6 : Operation 777 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 %add_ln116_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:116]   --->   Operation 777 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 778 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit_ifconv" [./components.h:116]   --->   Operation 778 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.00>
ST_6 : Operation 779 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 %add_ln116_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:116]   --->   Operation 779 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 780 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit_ifconv" [./components.h:116]   --->   Operation 780 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.00>
ST_6 : Operation 781 [1/1] (0.68ns)   --->   "%store_ln116 = store i16 %add_ln116_3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:116]   --->   Operation 781 'store' 'store_ln116' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 782 [1/1] (0.00ns)   --->   "%br_ln116 = br void %V42.i.i22.i.i760.1.exit_ifconv" [./components.h:116]   --->   Operation 782 'br' 'br_ln116' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.00>
ST_6 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln116_3, i32 15" [./components.h:116]   --->   Operation 783 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_4)   --->   "%xor_ln116_5 = xor i1 %tmp_116, i1 1" [./components.h:116]   --->   Operation 784 'xor' 'xor_ln116_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_4)   --->   "%or_ln116_7 = or i1 %tmp_118, i1 %xor_ln116_5" [./components.h:116]   --->   Operation 785 'or' 'or_ln116_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_4)   --->   "%xor_ln116_6 = xor i1 %tmp_114, i1 %or_ln116_7" [./components.h:116]   --->   Operation 786 'xor' 'xor_ln116_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_4)   --->   "%xor_ln116_7 = xor i1 %tmp_114, i1 1" [./components.h:116]   --->   Operation 787 'xor' 'xor_ln116_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_4)   --->   "%xor_ln116_8 = xor i1 %xor_ln116_6, i1 1" [./components.h:116]   --->   Operation 788 'xor' 'xor_ln116_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_4)   --->   "%or_ln116_4 = or i1 %tmp_118, i1 %xor_ln116_8" [./components.h:116]   --->   Operation 789 'or' 'or_ln116_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 790 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln116_4 = and i1 %or_ln116_4, i1 %xor_ln116_7" [./components.h:116]   --->   Operation 790 'and' 'and_ln116_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_5)   --->   "%or_ln116_9 = or i1 %tmp_116, i1 %tmp_118" [./components.h:116]   --->   Operation 791 'or' 'or_ln116_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_5)   --->   "%xor_ln116_9 = xor i1 %or_ln116_9, i1 1" [./components.h:116]   --->   Operation 792 'xor' 'xor_ln116_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 793 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln116_5 = and i1 %tmp_114, i1 %xor_ln116_9" [./components.h:116]   --->   Operation 793 'and' 'and_ln116_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 794 [1/1] (0.12ns)   --->   "%or_ln116_5 = or i1 %and_ln116_5, i1 %and_ln116_4" [./components.h:116]   --->   Operation 794 'or' 'or_ln116_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 795 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %or_ln116_5, void %for.end62, void %if.end.i.i.i25.1" [./components.h:116]   --->   Operation 795 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 796 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %and_ln116_4, void %if.else.i.i.i.1, void %if.then2.i.i.i.1" [./components.h:116]   --->   Operation 796 'br' 'br_ln116' <Predicate = (or_ln116_5)> <Delay = 0.00>
ST_6 : Operation 797 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %and_ln116_5, void %if.end15.i.i.i.1, void %if.then9.i.i.i.1" [./components.h:116]   --->   Operation 797 'br' 'br_ln116' <Predicate = (or_ln116_5 & !and_ln116_4)> <Delay = 0.00>
ST_6 : Operation 798 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i760.1.case.2142, i2 1, void %V42.i.i22.i.i760.1.case.0140, i2 2, void %V42.i.i22.i.i760.1.case.1141, i2 0, void %V42.i.i22.i.i760.1.case.3143" [./components.h:116]   --->   Operation 798 'switch' 'switch_ln116' <Predicate = (or_ln116_5 & and_ln116_5 & !and_ln116_4)> <Delay = 0.66>
ST_6 : Operation 799 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %trunc_ln109_1, void %V42.i.i22.i.i760.1.case.2137, i2 1, void %V42.i.i22.i.i760.1.case.0135, i2 2, void %V42.i.i22.i.i760.1.case.1136, i2 0, void %V42.i.i22.i.i760.1.case.3138" [./components.h:116]   --->   Operation 799 'switch' 'switch_ln116' <Predicate = (or_ln116_5 & and_ln116_4)> <Delay = 0.66>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.420ns
The critical path consists of the following:
	wire read operation ('dL_dy_val_read', ./components.h:102) on port 'dL_dy_val' (./components.h:102) [31]  (0.000 ns)
	'mul' operation 24 bit ('mul_ln103', ./components.h:103) [33]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln103', ./components.h:103) [39]  (0.715 ns)
	'or' operation 1 bit ('or_ln103', ./components.h:103) [41]  (0.000 ns)
	'and' operation 1 bit ('and_ln103', ./components.h:103) [42]  (0.000 ns)
	'add' operation 15 bit ('delta', ./components.h:103) [44]  (0.765 ns)

 <State 2>: 2.581ns
The critical path consists of the following:
	'load' operation 10 bit ('LUT_B1_load', ./components.h:114) on array 'LUT_B1' [177]  (0.641 ns)
	'mul' operation 26 bit ('mul_ln114', ./components.h:114) [179]  (1.940 ns)

 <State 3>: 3.480ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa', ./components.h:113) on array 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0' [70]  (0.683 ns)
	'sparsemux' operation 16 bit ('tmp_s', ./components.h:113) [74]  (0.453 ns)
	'sub' operation 27 bit ('sub_ln113', ./components.h:113) [79]  (0.844 ns)
	'icmp' operation 1 bit ('icmp_ln113_2', ./components.h:113) [103]  (0.715 ns)
	'or' operation 1 bit ('or_ln113', ./components.h:113) [106]  (0.000 ns)
	'and' operation 1 bit ('and_ln113', ./components.h:113) [107]  (0.000 ns)
	'add' operation 16 bit ('add_ln113', ./components.h:113) [109]  (0.785 ns)

 <State 4>: 3.480ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5', ./components.h:115) on array 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0' [772]  (0.683 ns)
	'sparsemux' operation 16 bit ('tmp_52', ./components.h:115) [776]  (0.453 ns)
	'sub' operation 27 bit ('sub_ln115_1', ./components.h:115) [780]  (0.844 ns)
	'icmp' operation 1 bit ('icmp_ln115_3', ./components.h:115) [804]  (0.715 ns)
	'or' operation 1 bit ('or_ln115_3', ./components.h:115) [807]  (0.000 ns)
	'and' operation 1 bit ('and_ln115_3', ./components.h:115) [808]  (0.000 ns)
	'add' operation 16 bit ('add_ln115_3', ./components.h:115) [810]  (0.785 ns)

 <State 5>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln116', ./components.h:116) of constant 32767 on array 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0' [986]  (0.683 ns)

 <State 6>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln116', ./components.h:116) of constant 32767 on array 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3' [511]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
