

================================================================
== Vivado HLS Report for 'Drain_In40'
================================================================
* Date:           Sun Feb 28 11:05:46 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.950 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      904| 50.000 ns | 9.040 us |    5|  904|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Drain_In_Out_L_Inner  |        1|      900|         2|          1|          1| 1 ~ 900 |    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      9|       0|     418|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     102|    -|
|Register         |        -|      -|     457|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      9|     457|     520|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |bound16_fu_121_p2                 |     *    |      3|  0|  157|          96|          32|
    |bound4_fu_109_p2                  |     *    |      3|  0|   46|          64|          32|
    |bound_fu_96_p2                    |     *    |      3|  0|   20|          32|          32|
    |add_ln147_fu_132_p2               |     +    |      0|  0|  135|         128|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |icmp_ln147_fu_127_p2              |   icmp   |      0|  0|   50|         128|         128|
    |ap_block_state1                   |    or    |      0|  0|    2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    2|           2|           1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      9|  0|  418|         454|         231|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |In_pre_V319_blk_n        |   9|          2|    1|          2|
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |indvar_flatten31_reg_82  |   9|          2|  128|        256|
    |p_c_s_blk_n              |   9|          2|    1|          2|
    |p_chin_s_blk_n           |   9|          2|    1|          2|
    |p_k_s_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 102|         21|  135|        275|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    5|   0|    5|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |bound16_reg_158          |  128|   0|  128|          0|
    |bound4_reg_153           |   96|   0|   96|          0|
    |icmp_ln147_reg_163       |    1|   0|    1|          0|
    |indvar_flatten31_reg_82  |  128|   0|  128|          0|
    |p_c_read_reg_138         |   32|   0|   32|          0|
    |p_chin_read_reg_143      |   32|   0|   32|          0|
    |p_k_read_reg_148         |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  457|   0|  457|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Drain_In40  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Drain_In40  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Drain_In40  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Drain_In40  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |  Drain_In40  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Drain_In40  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Drain_In40  | return value |
|In_pre_V319_dout     |  in |   32|   ap_fifo  |  In_pre_V319 |    pointer   |
|In_pre_V319_empty_n  |  in |    1|   ap_fifo  |  In_pre_V319 |    pointer   |
|In_pre_V319_read     | out |    1|   ap_fifo  |  In_pre_V319 |    pointer   |
|p_c_s_dout           |  in |   32|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_empty_n        |  in |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_read           | out |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_chin_s_dout        |  in |   32|   ap_fifo  |   p_chin_s   |    pointer   |
|p_chin_s_empty_n     |  in |    1|   ap_fifo  |   p_chin_s   |    pointer   |
|p_chin_s_read        | out |    1|   ap_fifo  |   p_chin_s   |    pointer   |
|p_k_s_dout           |  in |   32|   ap_fifo  |     p_k_s    |    pointer   |
|p_k_s_empty_n        |  in |    1|   ap_fifo  |     p_k_s    |    pointer   |
|p_k_s_read           | out |    1|   ap_fifo  |     p_k_s    |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

