

================================================================
== Vivado HLS Report for 's_sort_hw'
================================================================
* Date:           Tue Jun 20 09:10:08 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_S_Sort
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.735|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|  957|   57|  957|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   10|   10|         1|          1|          1|     10|    yes   |
        |- Loop 2     |   10|   10|         1|          -|          -|     10|    no    |
        |- Loop 3     |   20|  920|  2 ~ 92  |          -|          -|     10|    no    |
        | + Loop 3.1  |    0|   90|  4 ~ 10  |          -|          -| 0 ~ 9 |    no    |
        |- Loop 4     |   11|   11|         3|          1|          1|     10|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 4 5 
5 --> 6 16 
6 --> 7 5 
7 --> 8 
8 --> 9 15 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 6 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data = alloca float"   --->   Operation 20 'alloca' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_1 = alloca float"   --->   Operation 21 'alloca' 'tmp_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_3 = alloca float"   --->   Operation 22 'alloca' 'tmp_data_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_4 = alloca float"   --->   Operation 23 'alloca' 'tmp_data_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_5 = alloca float"   --->   Operation 24 'alloca' 'tmp_data_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_6 = alloca float"   --->   Operation 25 'alloca' 'tmp_data_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_7 = alloca float"   --->   Operation 26 'alloca' 'tmp_data_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_8 = alloca float"   --->   Operation 27 'alloca' 'tmp_data_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_9 = alloca float"   --->   Operation 28 'alloca' 'tmp_data_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_10 = alloca float"   --->   Operation 29 'alloca' 'tmp_data_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %input_V_data), !map !30"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !36"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %output_V_data), !map !40"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !44"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @s_sort_hw_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%result = alloca [10 x float], align 16" [F2/ssort.cpp:12]   --->   Operation 35 'alloca' 'result' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %output_V_data, i1* %output_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [F2/ssort.cpp:6]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_V_data, i1* %input_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [F2/ssort.cpp:7]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [F2/ssort.cpp:8]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [F2/ssort.cpp:19]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i_2, %hls_label_0_end ]"   --->   Operation 40 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %i_0, -6" [F2/ssort.cpp:19]   --->   Operation 41 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i_0, 1" [F2/ssort.cpp:19]   --->   Operation 43 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.preheader21.preheader, label %hls_label_0_begin" [F2/ssort.cpp:19]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [F2/ssort.cpp:20]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [F2/ssort.cpp:21]   --->   Operation 46 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_7 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_V_data, i1* %input_V_last_V)" [F2/ssort.cpp:22]   --->   Operation 47 'read' 'empty_7' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_12 = extractvalue { float, i1 } %empty_7, 0" [F2/ssort.cpp:22]   --->   Operation 48 'extractvalue' 'tmp_data_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.36ns)   --->   "switch i4 %i_0, label %branch9 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]" [F2/ssort.cpp:23]   --->   Operation 49 'switch' <Predicate = (!icmp_ln19)> <Delay = 1.36>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "store float %tmp_data_12, float* %tmp_data_9" [F2/ssort.cpp:23]   --->   Operation 50 'store' <Predicate = (!icmp_ln19 & i_0 == 8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [F2/ssort.cpp:23]   --->   Operation 51 'br' <Predicate = (!icmp_ln19 & i_0 == 8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "store float %tmp_data_12, float* %tmp_data_8" [F2/ssort.cpp:23]   --->   Operation 52 'store' <Predicate = (!icmp_ln19 & i_0 == 7)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [F2/ssort.cpp:23]   --->   Operation 53 'br' <Predicate = (!icmp_ln19 & i_0 == 7)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "store float %tmp_data_12, float* %tmp_data_7" [F2/ssort.cpp:23]   --->   Operation 54 'store' <Predicate = (!icmp_ln19 & i_0 == 6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [F2/ssort.cpp:23]   --->   Operation 55 'br' <Predicate = (!icmp_ln19 & i_0 == 6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "store float %tmp_data_12, float* %tmp_data_6" [F2/ssort.cpp:23]   --->   Operation 56 'store' <Predicate = (!icmp_ln19 & i_0 == 5)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [F2/ssort.cpp:23]   --->   Operation 57 'br' <Predicate = (!icmp_ln19 & i_0 == 5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "store float %tmp_data_12, float* %tmp_data_5" [F2/ssort.cpp:23]   --->   Operation 58 'store' <Predicate = (!icmp_ln19 & i_0 == 4)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [F2/ssort.cpp:23]   --->   Operation 59 'br' <Predicate = (!icmp_ln19 & i_0 == 4)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "store float %tmp_data_12, float* %tmp_data_4" [F2/ssort.cpp:23]   --->   Operation 60 'store' <Predicate = (!icmp_ln19 & i_0 == 3)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [F2/ssort.cpp:23]   --->   Operation 61 'br' <Predicate = (!icmp_ln19 & i_0 == 3)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "store float %tmp_data_12, float* %tmp_data_3" [F2/ssort.cpp:23]   --->   Operation 62 'store' <Predicate = (!icmp_ln19 & i_0 == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [F2/ssort.cpp:23]   --->   Operation 63 'br' <Predicate = (!icmp_ln19 & i_0 == 2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "store float %tmp_data_12, float* %tmp_data_1" [F2/ssort.cpp:23]   --->   Operation 64 'store' <Predicate = (!icmp_ln19 & i_0 == 1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [F2/ssort.cpp:23]   --->   Operation 65 'br' <Predicate = (!icmp_ln19 & i_0 == 1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "store float %tmp_data_12, float* %tmp_data" [F2/ssort.cpp:23]   --->   Operation 66 'store' <Predicate = (!icmp_ln19 & i_0 == 0)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [F2/ssort.cpp:23]   --->   Operation 67 'br' <Predicate = (!icmp_ln19 & i_0 == 0)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "store float %tmp_data_12, float* %tmp_data_10" [F2/ssort.cpp:23]   --->   Operation 68 'store' <Predicate = (!icmp_ln19 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [F2/ssort.cpp:23]   --->   Operation 69 'br' <Predicate = (!icmp_ln19 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [F2/ssort.cpp:25]   --->   Operation 70 'specregionend' 'empty_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [F2/ssort.cpp:19]   --->   Operation 71 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader21" [F2/ssort.cpp:29]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.95>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i, %2 ], [ 0, %.preheader21.preheader ]"   --->   Operation 73 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln29 = icmp eq i4 %i1_0, -6" [F2/ssort.cpp:29]   --->   Operation 74 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 75 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.73ns)   --->   "%i = add i4 %i1_0, 1" [F2/ssort.cpp:29]   --->   Operation 76 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader20.preheader, label %2" [F2/ssort.cpp:29]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_data_load = load float* %tmp_data" [F2/ssort.cpp:30]   --->   Operation 78 'load' 'tmp_data_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_data_1_load = load float* %tmp_data_1" [F2/ssort.cpp:30]   --->   Operation 79 'load' 'tmp_data_1_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_data_3_load = load float* %tmp_data_3" [F2/ssort.cpp:30]   --->   Operation 80 'load' 'tmp_data_3_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_4_load = load float* %tmp_data_4" [F2/ssort.cpp:30]   --->   Operation 81 'load' 'tmp_data_4_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_data_5_load = load float* %tmp_data_5" [F2/ssort.cpp:30]   --->   Operation 82 'load' 'tmp_data_5_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_6_load = load float* %tmp_data_6" [F2/ssort.cpp:30]   --->   Operation 83 'load' 'tmp_data_6_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_7_load = load float* %tmp_data_7" [F2/ssort.cpp:30]   --->   Operation 84 'load' 'tmp_data_7_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_8_load = load float* %tmp_data_8" [F2/ssort.cpp:30]   --->   Operation 85 'load' 'tmp_data_8_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_9_load = load float* %tmp_data_9" [F2/ssort.cpp:30]   --->   Operation 86 'load' 'tmp_data_9_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_10_load = load float* %tmp_data_10" [F2/ssort.cpp:30]   --->   Operation 87 'load' 'tmp_data_10_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %i1_0 to i64" [F2/ssort.cpp:30]   --->   Operation 88 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.63ns)   --->   "%tmp_1 = call float @_ssdm_op_Mux.ap_auto.10float.i4(float %tmp_data_load, float %tmp_data_1_load, float %tmp_data_3_load, float %tmp_data_4_load, float %tmp_data_5_load, float %tmp_data_6_load, float %tmp_data_7_load, float %tmp_data_8_load, float %tmp_data_9_load, float %tmp_data_10_load, i4 %i1_0)" [F2/ssort.cpp:30]   --->   Operation 89 'mux' 'tmp_1' <Predicate = (!icmp_ln29)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%result_addr = getelementptr inbounds [10 x float]* %result, i64 0, i64 %zext_ln30" [F2/ssort.cpp:30]   --->   Operation 90 'getelementptr' 'result_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.32ns)   --->   "store float %tmp_1, float* %result_addr, align 4" [F2/ssort.cpp:30]   --->   Operation 91 'store' <Predicate = (!icmp_ln29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader21" [F2/ssort.cpp:29]   --->   Operation 92 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.76ns)   --->   "br label %.preheader20" [F2/ssort.cpp:33]   --->   Operation 93 'br' <Predicate = (icmp_ln29)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.28>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i_4, %.preheader20.loopexit ], [ 0, %.preheader20.preheader ]"   --->   Operation 94 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %i2_0 to i32" [F2/ssort.cpp:33]   --->   Operation 95 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %i2_0, -6" [F2/ssort.cpp:33]   --->   Operation 96 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 97 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i2_0, 1" [F2/ssort.cpp:33]   --->   Operation 98 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader.preheader, label %.preheader19.preheader" [F2/ssort.cpp:33]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %i2_0 to i64" [F2/ssort.cpp:35]   --->   Operation 100 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr inbounds [10 x float]* %result, i64 0, i64 %zext_ln35" [F2/ssort.cpp:35]   --->   Operation 101 'getelementptr' 'result_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.76ns)   --->   "br label %.preheader19" [F2/ssort.cpp:34]   --->   Operation 102 'br' <Predicate = (!icmp_ln33)> <Delay = 1.76>
ST_5 : Operation 103 [1/1] (1.76ns)   --->   "br label %.preheader" [F2/ssort.cpp:44]   --->   Operation 103 'br' <Predicate = (icmp_ln33)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 4.87>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%j_0_in = phi i32 [ %j, %._crit_edge ], [ %zext_ln33, %.preheader19.preheader ]"   --->   Operation 104 'phi' 'j_0_in' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (2.55ns)   --->   "%j = add nsw i32 %j_0_in, 1" [F2/ssort.cpp:34]   --->   Operation 105 'add' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp eq i32 %j_0_in, 9" [F2/ssort.cpp:34]   --->   Operation 106 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 9, i64 0)"   --->   Operation 107 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader20.loopexit, label %3" [F2/ssort.cpp:34]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (2.32ns)   --->   "%result_load = load float* %result_addr_1, align 4" [F2/ssort.cpp:35]   --->   Operation 109 'load' 'result_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i32 %j to i64" [F2/ssort.cpp:35]   --->   Operation 110 'sext' 'sext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%result_addr_2 = getelementptr inbounds [10 x float]* %result, i64 0, i64 %sext_ln35" [F2/ssort.cpp:35]   --->   Operation 111 'getelementptr' 'result_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (2.32ns)   --->   "%result_load_1 = load float* %result_addr_2, align 4" [F2/ssort.cpp:35]   --->   Operation 112 'load' 'result_load_1' <Predicate = (!icmp_ln34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader20"   --->   Operation 113 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.75>
ST_7 : Operation 114 [1/2] (2.32ns)   --->   "%result_load = load float* %result_addr_1, align 4" [F2/ssort.cpp:35]   --->   Operation 114 'load' 'result_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 115 [1/2] (2.32ns)   --->   "%result_load_1 = load float* %result_addr_2, align 4" [F2/ssort.cpp:35]   --->   Operation 115 'load' 'result_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 116 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %result_load, %result_load_1" [F2/ssort.cpp:35]   --->   Operation 116 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.38>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %result_load to i32" [F2/ssort.cpp:35]   --->   Operation 117 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [F2/ssort.cpp:35]   --->   Operation 118 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [F2/ssort.cpp:35]   --->   Operation 119 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast float %result_load_1 to i32" [F2/ssort.cpp:35]   --->   Operation 120 'bitcast' 'bitcast_ln35_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln35_1, i32 23, i32 30)" [F2/ssort.cpp:35]   --->   Operation 121 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i32 %bitcast_ln35_1 to i23" [F2/ssort.cpp:35]   --->   Operation 122 'trunc' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.55ns)   --->   "%icmp_ln35 = icmp ne i8 %tmp_V, -1" [F2/ssort.cpp:35]   --->   Operation 123 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (2.44ns)   --->   "%icmp_ln35_1 = icmp eq i23 %tmp_V_1, 0" [F2/ssort.cpp:35]   --->   Operation 124 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%or_ln35 = or i1 %icmp_ln35_1, %icmp_ln35" [F2/ssort.cpp:35]   --->   Operation 125 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (1.55ns)   --->   "%icmp_ln35_2 = icmp ne i8 %tmp_6, -1" [F2/ssort.cpp:35]   --->   Operation 126 'icmp' 'icmp_ln35_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (2.44ns)   --->   "%icmp_ln35_3 = icmp eq i23 %trunc_ln35_1, 0" [F2/ssort.cpp:35]   --->   Operation 127 'icmp' 'icmp_ln35_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%or_ln35_1 = or i1 %icmp_ln35_3, %icmp_ln35_2" [F2/ssort.cpp:35]   --->   Operation 128 'or' 'or_ln35_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%and_ln35 = and i1 %or_ln35, %or_ln35_1" [F2/ssort.cpp:35]   --->   Operation 129 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %result_load, %result_load_1" [F2/ssort.cpp:35]   --->   Operation 130 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_1 = and i1 %and_ln35, %tmp_7" [F2/ssort.cpp:35]   --->   Operation 131 'and' 'and_ln35_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %and_ln35_1, label %4, label %._crit_edge" [F2/ssort.cpp:35]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 133 'bitselect' 'p_Result_s' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 134 'bitconcatenate' 'mantissa_V' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 135 'zext' 'zext_ln682' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 136 'zext' 'zext_ln339' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 %zext_ln339, -127" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 137 'add' 'add_ln339' <Predicate = (and_ln35_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 138 'bitselect' 'isNeg' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 139 'sub' 'sub_ln1311' <Predicate = (and_ln35_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 140 'sext' 'sext_ln1311' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 141 'select' 'ush' <Predicate = (and_ln35_1)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 142 'sext' 'sext_ln1311_1' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 143 'sext' 'sext_ln1311_2' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 144 'zext' 'zext_ln1287' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 145 'lshr' 'r_V' <Predicate = (and_ln35_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 146 'shl' 'r_V_1' <Predicate = (and_ln35_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 147 'bitselect' 'tmp_9' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp_9 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 148 'zext' 'zext_ln662' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 149 'partselect' 'tmp_5' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 150 'select' 'p_Val2_5' <Predicate = (and_ln35_1)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (2.32ns)   --->   "store float %result_load_1, float* %result_addr_1, align 4" [F2/ssort.cpp:37]   --->   Operation 151 'store' <Predicate = (and_ln35_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 152 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 152 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36]   --->   Operation 153 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 154 [6/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %p_Val2_6 to float" [F2/ssort.cpp:38]   --->   Operation 154 'sitofp' 'tmp_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 155 [5/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %p_Val2_6 to float" [F2/ssort.cpp:38]   --->   Operation 155 'sitofp' 'tmp_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 156 [4/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %p_Val2_6 to float" [F2/ssort.cpp:38]   --->   Operation 156 'sitofp' 'tmp_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 157 [3/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %p_Val2_6 to float" [F2/ssort.cpp:38]   --->   Operation 157 'sitofp' 'tmp_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 158 [2/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %p_Val2_6 to float" [F2/ssort.cpp:38]   --->   Operation 158 'sitofp' 'tmp_3' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.73>
ST_15 : Operation 159 [1/6] (6.41ns)   --->   "%tmp_3 = sitofp i32 %p_Val2_6 to float" [F2/ssort.cpp:38]   --->   Operation 159 'sitofp' 'tmp_3' <Predicate = (and_ln35_1)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (2.32ns)   --->   "store float %tmp_3, float* %result_addr_2, align 4" [F2/ssort.cpp:38]   --->   Operation 160 'store' <Predicate = (and_ln35_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge" [F2/ssort.cpp:39]   --->   Operation 161 'br' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader19" [F2/ssort.cpp:34]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.73>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_5, %hls_label_1 ], [ 0, %.preheader.preheader ]"   --->   Operation 163 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (1.30ns)   --->   "%icmp_ln44 = icmp eq i4 %i_1, -6" [F2/ssort.cpp:44]   --->   Operation 164 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 165 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (1.73ns)   --->   "%i_5 = add i4 %i_1, 1" [F2/ssort.cpp:44]   --->   Operation 166 'add' 'i_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %5, label %hls_label_1" [F2/ssort.cpp:44]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.63>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_data_load_1 = load float* %tmp_data" [F2/ssort.cpp:47]   --->   Operation 168 'load' 'tmp_data_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_data_1_load_1 = load float* %tmp_data_1" [F2/ssort.cpp:47]   --->   Operation 169 'load' 'tmp_data_1_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_data_3_load_1 = load float* %tmp_data_3" [F2/ssort.cpp:47]   --->   Operation 170 'load' 'tmp_data_3_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_data_4_load_1 = load float* %tmp_data_4" [F2/ssort.cpp:47]   --->   Operation 171 'load' 'tmp_data_4_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_data_5_load_1 = load float* %tmp_data_5" [F2/ssort.cpp:47]   --->   Operation 172 'load' 'tmp_data_5_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_data_6_load_1 = load float* %tmp_data_6" [F2/ssort.cpp:47]   --->   Operation 173 'load' 'tmp_data_6_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_data_7_load_1 = load float* %tmp_data_7" [F2/ssort.cpp:47]   --->   Operation 174 'load' 'tmp_data_7_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_data_8_load_1 = load float* %tmp_data_8" [F2/ssort.cpp:47]   --->   Operation 175 'load' 'tmp_data_8_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_data_9_load_1 = load float* %tmp_data_9" [F2/ssort.cpp:47]   --->   Operation 176 'load' 'tmp_data_9_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_data_10_load_1 = load float* %tmp_data_10" [F2/ssort.cpp:47]   --->   Operation 177 'load' 'tmp_data_10_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (2.63ns)   --->   "%tmp_data_2 = call float @_ssdm_op_Mux.ap_auto.10float.i4(float %tmp_data_load_1, float %tmp_data_1_load_1, float %tmp_data_3_load_1, float %tmp_data_4_load_1, float %tmp_data_5_load_1, float %tmp_data_6_load_1, float %tmp_data_7_load_1, float %tmp_data_8_load_1, float %tmp_data_9_load_1, float %tmp_data_10_load_1, i4 %i_1)" [F2/ssort.cpp:47]   --->   Operation 178 'mux' 'tmp_data_2' <Predicate = (!icmp_ln44)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (1.30ns)   --->   "%tmp_last_V = icmp eq i4 %i_1, -7" [F2/ssort.cpp:48]   --->   Operation 179 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln44)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_V_data, i1* %output_V_last_V, float %tmp_data_2, i1 %tmp_last_V)" [F2/ssort.cpp:52]   --->   Operation 180 'write' <Predicate = (!icmp_ln44)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 18 <SV = 7> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [F2/ssort.cpp:45]   --->   Operation 181 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [F2/ssort.cpp:46]   --->   Operation 182 'specpipeline' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 183 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_V_data, i1* %output_V_last_V, float %tmp_data_2, i1 %tmp_last_V)" [F2/ssort.cpp:52]   --->   Operation 183 'write' <Predicate = (!icmp_ln44)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_4)" [F2/ssort.cpp:54]   --->   Operation 184 'specregionend' 'empty_13' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "br label %.preheader" [F2/ssort.cpp:44]   --->   Operation 185 'br' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 19 <SV = 6> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "ret void" [F2/ssort.cpp:55]   --->   Operation 186 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', F2/ssort.cpp:19) [26]  (1.77 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', F2/ssort.cpp:19) [26]  (0 ns)
	'add' operation ('i', F2/ssort.cpp:19) [29]  (1.74 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', F2/ssort.cpp:29) [73]  (1.77 ns)

 <State 4>: 4.95ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', F2/ssort.cpp:29) [73]  (0 ns)
	'mux' operation ('tmp_1', F2/ssort.cpp:30) [90]  (2.63 ns)
	'store' operation ('store_ln30', F2/ssort.cpp:30) of variable 'tmp_1', F2/ssort.cpp:30 on array 'result', F2/ssort.cpp:12 [92]  (2.32 ns)

 <State 5>: 2.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln33', F2/ssort.cpp:33) [99]  (1.3 ns)
	blocking operation 0.978 ns on control path)

 <State 6>: 4.87ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('zext_ln33', F2/ssort.cpp:33) ('j', F2/ssort.cpp:34) [108]  (0 ns)
	'add' operation ('j', F2/ssort.cpp:34) [109]  (2.55 ns)
	'getelementptr' operation ('result_addr_2', F2/ssort.cpp:35) [116]  (0 ns)
	'load' operation ('result_load_1', F2/ssort.cpp:35) on array 'result', F2/ssort.cpp:12 [117]  (2.32 ns)

 <State 7>: 7.75ns
The critical path consists of the following:
	'load' operation ('x', F2/ssort.cpp:35) on array 'result', F2/ssort.cpp:12 [114]  (2.32 ns)
	'fcmp' operation ('tmp_7', F2/ssort.cpp:35) [131]  (5.43 ns)

 <State 8>: 7.39ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36) [139]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36) [143]  (0.968 ns)
	'shl' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36) [148]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36) [152]  (4.42 ns)
	blocking operation 0.0847 ns on control path)

 <State 9>: 3.25ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36) [153]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->F2/ssort.cpp:36) [154]  (0.698 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', F2/ssort.cpp:38) [156]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', F2/ssort.cpp:38) [156]  (6.41 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', F2/ssort.cpp:38) [156]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', F2/ssort.cpp:38) [156]  (6.41 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', F2/ssort.cpp:38) [156]  (6.41 ns)

 <State 15>: 8.73ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', F2/ssort.cpp:38) [156]  (6.41 ns)
	'store' operation ('store_ln38', F2/ssort.cpp:38) of variable 'tmp_3', F2/ssort.cpp:38 on array 'result', F2/ssort.cpp:12 [157]  (2.32 ns)

 <State 16>: 1.74ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', F2/ssort.cpp:44) [166]  (0 ns)
	'add' operation ('i', F2/ssort.cpp:44) [169]  (1.74 ns)

 <State 17>: 2.63ns
The critical path consists of the following:
	'load' operation ('tmp_data_load_1', F2/ssort.cpp:47) on local variable 'tmp.data' [172]  (0 ns)
	'mux' operation ('tmp.data', F2/ssort.cpp:47) [184]  (2.63 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
