#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 10:42:39 2020
# Process ID: 3276
# Current directory: D:/FPGA project/Color Recognition/Color_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17440 D:\FPGA project\Color Recognition\Color_Demo\Color_Demo.xpr
# Log file: D:/FPGA project/Color Recognition/Color_Demo/vivado.log
# Journal file: D:/FPGA project/Color Recognition/Color_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA project/Color Recognition/Color_Demo/Color_Demo.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Color Recognition/Color_Demo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP', nor could it be found using path 'D:/../IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP', nor could it be found using path 'D:/../IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/IP_Core/HDMI-IP/IP/RGB2DVI_IP', nor could it be found using path 'D:/../IP_Core/HDMI-IP/IP/RGB2DVI_IP'.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/FPGA project/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2AXIS_1.0_IP'; using path 'D:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2AXIS_1.0_IP' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/FPGA project/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'; using path 'D:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/FPGA project/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP'; using path 'D:/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2AXIS_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 736.883 ; gain = 111.129
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/FPGA project/Color Recognition/Color_Demo/Color_Demo.srcs/sources_1/new/Image_Demo.v}}] -no_script -reset -force -quiet
remove_files  {{D:/FPGA project/Color Recognition/Color_Demo/Color_Demo.srcs/sources_1/new/Image_Demo.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {D:/FPGA project/Color Recognition/Color_Demo/Color_Demo.srcs/sources_1/new/Color_Demo.v} w ]
add_files {{D:/FPGA project/Color Recognition/Color_Demo/Color_Demo.srcs/sources_1/new/Color_Demo.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 10:45:07 2020] Launched synth_1...
Run output will be captured here: D:/FPGA project/Color Recognition/Color_Demo/Color_Demo.runs/synth_1/runme.log
[Fri Jul 31 10:45:07 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/Color Recognition/Color_Demo/Color_Demo.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Jul 31 10:46:36 2020] Launched synth_1...
Run output will be captured here: D:/FPGA project/Color Recognition/Color_Demo/Color_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Jul 31 10:48:23 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/Color Recognition/Color_Demo/Color_Demo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_4/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.518 . Memory (MB): peak = 1556.957 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.519 . Memory (MB): peak = 1556.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1556.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1661.773 ; gain = 526.152
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 10:52:32 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/Color Recognition/Color_Demo/Color_Demo.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 10:54:51 2020...
