Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep 15 11:34:54 2019
| Host         : DESKTOP-A11CNTB running 64-bit major release  (build 9200)
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : Stimulator
| Device       : xc7a35ti
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+--------------------+--------------+--------+------------------------------------+-------------------+-----------------+-----------+-----------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------+----------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Relationship | Logic Levels | Routes |            Logical Path            | Start Point Clock | End Point Clock | DSP Block |    BRAM   | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |          Start Point Pin          |        End Point Pin       |
+-----------+-------------+------------+-------------+------------+------------+-------+--------------------+--------------+--------+------------------------------------+-------------------+-----------------+-----------+-----------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------+----------------------------+
| Path #1   |      10.000 |      6.664 | 0.580(9%)   | 6.084(91%) |     -0.099 | 3.233 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[6]/C     | shadow_reg[6]/D            |
| Path #2   |      10.000 |      6.383 | 0.580(10%)  | 5.803(90%) |     -0.098 | 3.563 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[6]/C     | shadow_reg[6]/D            |
| Path #3   |      10.000 |      6.137 | 1.187(20%)  | 4.950(80%) |     -0.020 | 3.837 | Safely Timed       |            3 |      2 | FDRE MUXF7 MUXF8 LUT6 FDRE         | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | slaveRegDo_mux_4_reg[5]/D  |
| Path #4   |      10.000 |      6.080 | 0.580(10%)  | 5.500(90%) |     -0.096 | 3.867 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C     | shadow_reg[5]/D            |
| Path #5   |      10.000 |      6.117 | 1.142(19%)  | 4.975(81%) |     -0.007 | 3.872 | Safely Timed       |            3 |      2 | FDRE MUXF7 MUXF8 LUT6 FDRE         | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | slaveRegDo_mux_4_reg[4]/D  |
| Path #6   |      10.000 |      5.969 | 0.580(10%)  | 5.389(90%) |     -0.095 | 3.931 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[6]/C     | shadow_reg[6]/D            |
| Path #7   |      10.000 |      5.946 | 0.580(10%)  | 5.366(90%) |     -0.100 | 3.951 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C     | shadow_reg[5]/D            |
| Path #8   |      10.000 |      5.841 | 0.580(10%)  | 5.261(90%) |     -0.096 | 4.056 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[6]/C     | shadow_reg[6]/D            |
| Path #9   |      10.000 |      5.802 | 0.580(10%)  | 5.222(90%) |     -0.096 | 4.148 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C     | shadow_reg[5]/D            |
| Path #10  |      10.000 |      5.705 | 0.580(11%)  | 5.125(89%) |     -0.100 | 4.188 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[6]/C     | shadow_reg[6]/D            |
| Path #11  |      10.000 |      5.673 | 0.580(11%)  | 5.093(89%) |     -0.098 | 4.272 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C     | shadow_reg[5]/D            |
| Path #12  |      10.000 |      5.645 | 1.187(22%)  | 4.458(78%) |     -0.006 | 4.345 | Safely Timed       |            3 |      2 | FDRE MUXF7 MUXF8 LUT6 FDRE         | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | slaveRegDo_mux_4_reg[2]/D  |
| Path #13  |      10.000 |      5.637 | 0.704(13%)  | 4.933(87%) |     -0.006 | 4.351 | Safely Timed       |            2 |      2 | FDRE LUT6 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | slaveRegDo_mux_4_reg[0]/D  |
| Path #14  |      10.000 |      5.535 | 0.580(11%)  | 4.955(89%) |     -0.100 | 4.361 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[6]/C     | shadow_reg[6]/D            |
| Path #15  |      10.000 |      5.519 | 0.580(11%)  | 4.939(89%) |     -0.102 | 4.423 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C     | shadow_reg[5]/D            |
| Path #16  |      10.000 |      5.433 | 0.890(17%)  | 4.543(83%) |     -0.099 | 4.464 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_0_reg[10]/D |
| Path #17  |      10.000 |      5.492 | 1.300(24%)  | 4.192(76%) |     -0.010 | 4.494 | Safely Timed       |            4 |      2 | FDRE LUT6 MUXF7 MUXF8 LUT6 FDRE    | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         201 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[0]/C  | slaveRegDo_mux_4_reg[12]/D |
| Path #18  |      10.000 |      5.493 | 1.187(22%)  | 4.306(78%) |     -0.006 | 4.496 | Safely Timed       |            3 |      2 | FDRE MUXF7 MUXF8 LUT6 FDRE         | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | slaveRegDo_mux_4_reg[1]/D  |
| Path #19  |      10.000 |      5.403 | 0.704(14%)  | 4.699(86%) |     -0.022 | 4.569 | Safely Timed       |            2 |      2 | FDRE LUT6 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | slaveRegDo_mux_4_reg[6]/D  |
| Path #20  |      10.000 |      5.368 | 0.580(11%)  | 4.788(89%) |     -0.019 | 4.608 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[4]/C     | shadow_reg[4]/D            |
| Path #21  |      10.000 |      5.259 | 0.890(17%)  | 4.369(83%) |     -0.098 | 4.639 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_0_reg[14]/D |
| Path #22  |      10.000 |      5.347 | 1.307(25%)  | 4.040(75%) |     -0.008 | 4.642 | Safely Timed       |            4 |      2 | FDRE LUT6 MUXF7 MUXF8 LUT6 FDRE    | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         201 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[0]/C  | slaveRegDo_mux_4_reg[3]/D  |
| Path #23  |      10.000 |      5.245 | 1.188(23%)  | 4.057(77%) |     -0.097 | 4.653 | Safely Timed       |            4 |      4 | FDRE LUT2 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | slaveRegDo_mux_0_reg[5]/D  |
| Path #24  |      10.000 |      5.326 | 1.307(25%)  | 4.019(75%) |     -0.010 | 4.658 | Safely Timed       |            4 |      2 | FDRE LUT6 MUXF7 MUXF8 LUT6 FDRE    | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_4_reg[11]/D |
| Path #25  |      10.000 |      5.306 | 0.779(15%)  | 4.527(85%) |     -0.026 | 4.663 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          55 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_dwe_r_reg/C       | current_state_reg[3]/D     |
| Path #26  |      10.000 |      4.660 | 0.766(17%)  | 3.894(83%) |     -0.104 | 4.676 | Safely Timed       |            2 |      3 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_2_reg[12]/R |
| Path #27  |      10.000 |      4.660 | 0.766(17%)  | 3.894(83%) |     -0.104 | 4.676 | Safely Timed       |            2 |      3 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_2_reg[5]/R  |
| Path #28  |      10.000 |      4.660 | 0.766(17%)  | 3.894(83%) |     -0.104 | 4.676 | Safely Timed       |            2 |      3 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_2_reg[9]/R  |
| Path #29  |      10.000 |      5.293 | 0.704(14%)  | 4.589(86%) |     -0.022 | 4.681 | Safely Timed       |            2 |      2 | FDRE LUT6 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | slaveRegDo_mux_4_reg[7]/D  |
| Path #30  |      10.000 |      5.268 | 0.704(14%)  | 4.564(86%) |     -0.092 | 4.683 | Safely Timed       |            2 |      2 | FDRE LUT6 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | current_state_reg[3]/D     |
| Path #31  |      10.000 |      4.733 | 0.766(17%)  | 3.967(83%) |     -0.105 | 4.697 | Safely Timed       |            2 |      3 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_2_reg[11]/R |
| Path #32  |      10.000 |      4.733 | 0.766(17%)  | 3.967(83%) |     -0.105 | 4.697 | Safely Timed       |            2 |      3 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_2_reg[13]/R |
| Path #33  |      10.000 |      4.733 | 0.766(17%)  | 3.967(83%) |     -0.105 | 4.697 | Safely Timed       |            2 |      3 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_2_reg[15]/R |
| Path #34  |      10.000 |      4.595 | 0.766(17%)  | 3.829(83%) |     -0.105 | 4.741 | Safely Timed       |            2 |      3 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_2_reg[10]/R |
| Path #35  |      10.000 |      4.595 | 0.766(17%)  | 3.829(83%) |     -0.105 | 4.741 | Safely Timed       |            2 |      3 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_2_reg[14]/R |
| Path #36  |      10.000 |      4.595 | 0.766(17%)  | 3.829(83%) |     -0.105 | 4.741 | Safely Timed       |            2 |      3 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_2_reg[6]/R  |
| Path #37  |      10.000 |      4.595 | 0.766(17%)  | 3.829(83%) |     -0.105 | 4.741 | Safely Timed       |            2 |      3 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_2_reg[7]/R  |
| Path #38  |      10.000 |      4.595 | 0.766(17%)  | 3.829(83%) |     -0.105 | 4.741 | Safely Timed       |            2 |      3 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_2_reg[8]/R  |
| Path #39  |      10.000 |      5.193 | 0.704(14%)  | 4.489(86%) |     -0.092 | 4.760 | Safely Timed       |            2 |      2 | FDRE LUT6 LUT4 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | current_state_reg[1]/D     |
| Path #40  |      10.000 |      5.136 | 0.890(18%)  | 4.246(82%) |     -0.099 | 4.760 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_0_reg[9]/D  |
| Path #41  |      10.000 |      4.801 | 2.578(54%)  | 2.223(46%) |      0.013 | 4.764 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[1]            | memory_reg/CLKBWRCLK              | C_reg/D[1]                 |
| Path #42  |      10.000 |      5.182 | 0.704(14%)  | 4.478(86%) |     -0.092 | 4.767 | Safely Timed       |            2 |      2 | FDRE LUT6 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | current_state_reg[0]/D     |
| Path #43  |      10.000 |      5.128 | 0.580(12%)  | 4.548(88%) |     -0.100 | 4.767 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C     | shadow_reg[5]/D            |
| Path #44  |      10.000 |      5.169 | 0.580(12%)  | 4.589(88%) |     -0.106 | 4.769 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[6]/C     | shadow_reg[6]/D            |
| Path #45  |      10.000 |      4.793 | 2.578(54%)  | 2.215(46%) |      0.013 | 4.772 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[7]            | memory_reg/CLKBWRCLK              | C_reg/D[7]                 |
| Path #46  |      10.000 |      5.189 | 1.304(26%)  | 3.885(74%) |     -0.025 | 4.780 | Safely Timed       |            5 |      5 | FDRE LUT4 LUT6 LUT6 LUT5 LUT3 FDCE | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                     | dec_wdc_r_reg/D            |
| Path #47  |      10.000 |      5.075 | 0.890(18%)  | 4.185(82%) |     -0.099 | 4.820 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT4 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          66 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_den_r_reg/C       | current_state_reg[1]/D     |
| Path #48  |      10.000 |      4.723 | 2.578(55%)  | 2.145(45%) |      0.013 | 4.842 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[1]            | memory_reg/CLKBWRCLK              | C_reg/D[1]                 |
| Path #49  |      10.000 |      4.721 | 2.578(55%)  | 2.143(45%) |      0.013 | 4.844 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[5]            | memory_reg/CLKBWRCLK              | C_reg/D[5]                 |
| Path #50  |      10.000 |      4.889 | 1.180(25%)  | 3.709(75%) |     -0.020 | 4.850 | Safely Timed       |            4 |      5 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | read_addr_reg[3]/CE        |
| Path #51  |      10.000 |      4.889 | 1.180(25%)  | 3.709(75%) |     -0.020 | 4.850 | Safely Timed       |            4 |      5 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | read_addr_reg[4]/CE        |
| Path #52  |      10.000 |      4.691 | 2.578(55%)  | 2.113(45%) |      0.013 | 4.873 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[4]            | memory_reg/CLKBWRCLK              | C_reg/D[4]                 |
| Path #53  |      10.000 |      4.680 | 2.578(56%)  | 2.102(44%) |      0.013 | 4.885 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[6]            | memory_reg/CLKBWRCLK              | C_reg/D[6]                 |
| Path #54  |      10.000 |      5.055 | 0.766(16%)  | 4.289(84%) |     -0.099 | 4.887 | Safely Timed       |            2 |      2 | FDRE LUT6 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_0_reg[15]/D |
| Path #55  |      10.000 |      4.849 | 1.180(25%)  | 3.669(75%) |     -0.023 | 4.887 | Safely Timed       |            4 |      5 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | read_addr_reg[0]/CE        |
| Path #56  |      10.000 |      4.849 | 1.180(25%)  | 3.669(75%) |     -0.023 | 4.887 | Safely Timed       |            4 |      5 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | read_addr_reg[1]/CE        |
| Path #57  |      10.000 |      4.849 | 1.180(25%)  | 3.669(75%) |     -0.023 | 4.887 | Safely Timed       |            4 |      5 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | read_addr_reg[2]/CE        |
| Path #58  |      10.000 |      4.674 | 2.578(56%)  | 2.096(44%) |      0.013 | 4.890 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[3]            | memory_reg/CLKBWRCLK              | C_reg/D[3]                 |
| Path #59  |      10.000 |      4.654 | 2.578(56%)  | 2.076(44%) |      0.013 | 4.911 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[3]            | memory_reg/CLKBWRCLK              | C_reg/D[3]                 |
| Path #60  |      10.000 |      5.055 | 1.142(23%)  | 3.913(77%) |     -0.022 | 4.919 | Safely Timed       |            3 |      2 | FDRE MUXF7 MUXF8 LUT6 FDRE         | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | slaveRegDo_mux_4_reg[8]/D  |
| Path #61  |      10.000 |      4.969 | 0.890(18%)  | 4.079(82%) |     -0.099 | 4.925 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_0_reg[12]/D |
| Path #62  |      10.000 |      5.058 | 1.300(26%)  | 3.758(74%) |     -0.009 | 4.929 | Safely Timed       |            4 |      2 | FDRE LUT6 MUXF7 MUXF8 LUT6 FDRE    | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         201 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[0]/C  | slaveRegDo_mux_4_reg[9]/D  |
| Path #63  |      10.000 |      4.961 | 0.704(15%)  | 4.257(85%) |     -0.096 | 4.936 | Safely Timed       |            2 |      2 | FDRE LUT6 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | slaveRegDo_mux_4_reg[13]/D |
| Path #64  |      10.000 |      5.035 | 0.779(16%)  | 4.256(84%) |     -0.024 | 4.937 | Safely Timed       |            1 |      1 | FDRE LUT4 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          55 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_dwe_r_reg/C       | current_state_reg[1]/D     |
| Path #65  |      10.000 |      4.843 | 0.456(10%)  | 4.387(90%) |     -0.100 | 4.960 | Safely Timed       |            0 |      1 | FDRE FDRE                          | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[6]/C     | xsdb_reg_reg[6]/D          |
| Path #66  |      10.000 |      4.594 | 2.578(57%)  | 2.016(43%) |      0.013 | 4.970 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[0]            | memory_reg/CLKBWRCLK              | C_reg/D[0]                 |
| Path #67  |      10.000 |      4.960 | 0.580(12%)  | 4.380(88%) |     -0.106 | 4.979 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C     | shadow_reg[5]/D            |
| Path #68  |      10.000 |      4.998 | 0.580(12%)  | 4.418(88%) |     -0.018 | 4.979 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[0]/C     | shadow_reg[0]/D            |
| Path #69  |      10.000 |      4.582 | 2.578(57%)  | 2.004(43%) |      0.013 | 4.982 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[4]            | memory_reg/CLKBWRCLK              | C_reg/D[4]                 |
| Path #70  |      10.000 |      4.899 | 0.952(20%)  | 3.947(80%) |     -0.097 | 4.997 | Safely Timed       |            4 |      4 | FDRE LUT2 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | slaveRegDo_mux_0_reg[7]/D  |
| Path #71  |      10.000 |      4.937 | 0.580(12%)  | 4.357(88%) |     -0.097 | 5.012 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[13]/C    | shadow_reg[13]/D           |
| Path #72  |      10.000 |      4.881 | 0.890(19%)  | 3.991(81%) |     -0.099 | 5.014 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT4 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          66 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_den_r_reg/C       | current_state_reg[1]/D     |
| Path #73  |      10.000 |      4.869 | 0.890(19%)  | 3.979(81%) |     -0.098 | 5.027 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          66 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_den_r_reg/C       | current_state_reg[0]/D     |
| Path #74  |      10.000 |      4.855 | 0.828(18%)  | 4.027(82%) |     -0.112 | 5.029 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT4 LUT5 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          14 |          0 |          0 | FDRE/C                    | FDRE/D                  | addr_reg[6]/C                     | reg_do_reg[8]/D            |
| Path #75  |      10.000 |      4.860 | 0.766(16%)  | 4.094(84%) |     -0.100 | 5.034 | Safely Timed       |            2 |      2 | FDRE LUT6 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_0_reg[13]/D |
| Path #76  |      10.000 |      4.700 | 1.180(26%)  | 3.520(74%) |     -0.020 | 5.040 | Safely Timed       |            4 |      5 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | read_addr_reg[7]/CE        |
| Path #77  |      10.000 |      4.700 | 1.180(26%)  | 3.520(74%) |     -0.020 | 5.040 | Safely Timed       |            4 |      5 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | read_addr_reg[8]/CE        |
| Path #78  |      10.000 |      4.700 | 1.180(26%)  | 3.520(74%) |     -0.020 | 5.040 | Safely Timed       |            4 |      5 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C  | read_addr_reg[9]/CE        |
| Path #79  |      10.000 |      4.850 | 0.890(19%)  | 3.960(81%) |     -0.098 | 5.048 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          66 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_den_r_reg/C       | current_state_reg[3]/D     |
| Path #80  |      10.000 |      4.967 | 1.500(31%)  | 3.467(69%) |     -0.027 | 5.049 | Safely Timed       |            5 |      5 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 FDCE | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                     | sl_den_r_reg[0]/D          |
| Path #81  |      10.000 |      4.917 | 1.500(31%)  | 3.417(69%) |     -0.027 | 5.052 | Safely Timed       |            5 |      5 | FDRE LUT4 LUT6 LUT6 LUT5 LUT3 FDCE | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                     | auto_sl_drdy_reg/D         |
| Path #82  |      10.000 |      4.920 | 0.580(12%)  | 4.340(88%) |     -0.021 | 5.053 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[4]/C     | shadow_reg[4]/D            |
| Path #83  |      10.000 |      4.508 | 2.578(58%)  | 1.930(42%) |      0.013 | 5.057 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[0]            | memory_reg/CLKBWRCLK              | C_reg/D[0]                 |
| Path #84  |      10.000 |      4.601 | 1.613(36%)  | 2.988(64%) |     -0.028 | 5.067 | Safely Timed       |            3 |      4 | FDRE SRL16E CARRY4 LUT2 FDRE       | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |           6 |          0 |          0 | FDRE/C                    | FDRE/D                  | iwcnt_reg[9]/C                    | u_wcnt_lcmp_q/D            |
| Path #85  |      10.000 |      4.888 | 0.890(19%)  | 3.998(81%) |     -0.038 | 5.070 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          66 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_den_r_reg/C       | current_state_reg[3]/D     |
| Path #86  |      10.000 |      4.816 | 0.890(19%)  | 3.926(81%) |     -0.098 | 5.079 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_0_reg[11]/D |
| Path #87  |      10.000 |      4.800 | 0.828(18%)  | 3.972(82%) |     -0.114 | 5.082 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT4 LUT5 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          14 |          0 |          0 | FDRE/C                    | FDRE/D                  | addr_reg[6]/C                     | reg_do_reg[6]/D            |
| Path #88  |      10.000 |      4.719 | 0.456(10%)  | 4.263(90%) |     -0.095 | 5.092 | Safely Timed       |            0 |      1 | FDRE FDRE                          | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[6]/C     | xsdb_reg_reg[6]/D          |
| Path #89  |      10.000 |      4.849 | 0.890(19%)  | 3.959(81%) |     -0.099 | 5.094 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          66 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_den_r_reg/C       | current_state_reg[0]/D     |
| Path #90  |      10.000 |      4.843 | 0.890(19%)  | 3.953(81%) |     -0.099 | 5.102 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          66 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_den_r_reg/C       | current_state_reg[3]/D     |
| Path #91  |      10.000 |      4.793 | 0.890(19%)  | 3.903(81%) |     -0.100 | 5.102 | Safely Timed       |            3 |      3 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C  | slaveRegDo_mux_0_reg[6]/D  |
| Path #92  |      10.000 |      4.856 | 1.088(23%)  | 3.768(77%) |     -0.034 | 5.105 | Safely Timed       |            4 |      4 | FDRE LUT2 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          12 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[9]/C  | slaveRegDo_mux_2_reg[1]/D  |
| Path #93  |      10.000 |      4.863 | 0.779(17%)  | 4.084(83%) |     -0.024 | 5.110 | Safely Timed       |            1 |      1 | FDRE LUT6 FDRE                     | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          55 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_dwe_r_reg/C       | current_state_reg[3]/D     |
| Path #94  |      10.000 |      4.618 | 0.828(18%)  | 3.790(82%) |     -0.032 | 5.110 | Safely Timed       |            3 |      4 | FDRE LUT6 LUT4 LUT5 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          57 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[10]/C | xsdb_reg_reg[0]/CE         |
| Path #95  |      10.000 |      4.618 | 0.828(18%)  | 3.790(82%) |     -0.032 | 5.110 | Safely Timed       |            3 |      4 | FDRE LUT6 LUT4 LUT5 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          57 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[10]/C | xsdb_reg_reg[1]/CE         |
| Path #96  |      10.000 |      4.618 | 0.828(18%)  | 3.790(82%) |     -0.032 | 5.110 | Safely Timed       |            3 |      4 | FDRE LUT6 LUT4 LUT5 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          57 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[10]/C | xsdb_reg_reg[5]/CE         |
| Path #97  |      10.000 |      4.618 | 0.828(18%)  | 3.790(82%) |     -0.032 | 5.110 | Safely Timed       |            3 |      4 | FDRE LUT6 LUT4 LUT5 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          57 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[10]/C | xsdb_reg_reg[6]/CE         |
| Path #98  |      10.000 |      4.693 | 0.456(10%)  | 4.237(90%) |     -0.095 | 5.115 | Safely Timed       |            0 |      1 | FDRE FDRE                          | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          37 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[6]/C     | xsdb_reg_reg[6]/D          |
| Path #99  |      10.000 |      4.449 | 2.578(58%)  | 1.871(42%) |      0.013 | 5.116 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[5]            | memory_reg/CLKBWRCLK              | C_reg/D[5]                 |
| Path #100 |      10.000 |      4.448 | 2.578(58%)  | 1.870(42%) |      0.013 | 5.117 | Safely Timed       |            1 |      2 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[2]            | memory_reg/CLKBWRCLK              | C_reg/D[2]                 |
+-----------+-------------+------------+-------------+------------+------------+-------+--------------------+--------------+--------+------------------------------------+-------------------+-----------------+-----------+-----------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+-----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2  |  3  |  4 |  5 |
+-----------------+-------------+-----+-----+-----+-----+----+----+
| sys_clk_pin     | 10.000ns    | 146 | 214 | 353 | 210 | 66 | 11 |
+-----------------+-------------+-----+-----+-----+-----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+---------------------------------+------------------+---------------+---------------+------+--------+------+------+------+-----+-------+-----+
| Direction | Level | Congestion |              Window             |    Cell Names    | Combined LUTs | Avg LUT Input |  LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL |
+-----------+-------+------------+---------------------------------+------------------+---------------+---------------+------+--------+------+------+------+-----+-------+-----+
| North     |     0 |        39% | (CLBLL_R_X31Y69,CLBLL_R_X31Y69) | Stimulator(100%) |            0% |         0.250 | 12%  | NA     | 100% |   0% | NA   | NA  |    0% |  NA |
| East      |     0 |        40% | (CLBLL_R_X31Y61,CLBLL_R_X31Y61) | Stimulator(100%) |            0% |         0.750 | 12%  | NA     |  93% |   0% | NA   | NA  |    0% |  NA |
| South     |     0 |        39% | (CLBLM_L_X22Y68,CLBLM_L_X22Y68) | Stimulator(100%) |            0% |         5.250 | 100% | 0%     |  25% |   0% | NA   | NA  |    0% |  0% |
| West      |     0 |        40% | (CLBLL_L_X24Y78,CLBLL_L_X24Y78) | Stimulator(100%) |            0% |         3.125 | 62%  | NA     |  81% |   0% | NA   | NA  |    0% |  NA |
+-----------+-------+------------+---------------------------------+------------------+---------------+---------------+------+--------+------+------+------+-----+-------+-----+


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+------------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+
| Direction | Type | Level | Percentage Tiles | Window | Cell Names | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL |
+-----------+------+-------+------------------+--------+------------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+
* No router congested regions found.


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


