/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  reg [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_6z;
  wire [26:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_12z ? celloutsig_1_1z : celloutsig_1_9z);
  assign celloutsig_1_17z = !(celloutsig_1_14z ? celloutsig_1_3z : celloutsig_1_0z);
  assign celloutsig_1_9z = !(celloutsig_1_5z ? celloutsig_1_1z : celloutsig_1_4z);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 16'h0000;
    else _00_ <= { in_data[171:157], celloutsig_1_5z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_18z = { in_data[175:168], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_5z } / { 1'h1, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_6z = _01_[2:0] / { 1'h1, celloutsig_0_4z[10], celloutsig_0_2z };
  assign celloutsig_0_7z = { in_data[47:44], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z } / { 1'h1, in_data[92:91], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_14z = in_data[83:70] / { 1'h1, celloutsig_0_7z[21:9] };
  assign celloutsig_0_0z = ! in_data[50:29];
  assign celloutsig_0_11z = ! { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_6z = ! { in_data[129:127], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_3z = celloutsig_1_1z & ~(celloutsig_1_2z);
  assign celloutsig_0_2z = in_data[5] & ~(celloutsig_0_0z);
  assign celloutsig_1_4z = celloutsig_1_2z & ~(celloutsig_1_3z);
  assign celloutsig_1_10z = ~^ { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_12z = ~^ { in_data[188:181], celloutsig_1_0z };
  assign celloutsig_1_0z = ~^ in_data[183:157];
  assign celloutsig_1_1z = ~^ { in_data[156:147], celloutsig_1_0z };
  assign celloutsig_1_5z = ~^ { in_data[157:153], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_8z = ~^ { in_data[137:128], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_4z = { _01_[2:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, _01_, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } >> in_data[53:37];
  assign celloutsig_0_12z = celloutsig_0_7z[4:2] >> { in_data[58:57], celloutsig_0_11z };
  assign celloutsig_0_18z = _01_[3:1] >> { celloutsig_0_14z[9:8], celloutsig_0_2z };
  assign celloutsig_1_16z = ~((celloutsig_1_6z & celloutsig_1_6z) | (celloutsig_1_9z & celloutsig_1_11z));
  assign celloutsig_1_19z = ~((celloutsig_1_17z & celloutsig_1_14z) | (celloutsig_1_4z & _00_[3]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[83]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_17z = ~((celloutsig_0_14z[9] & celloutsig_0_12z[1]) | (celloutsig_0_14z[12] & celloutsig_0_1z));
  assign celloutsig_1_2z = ~((in_data[137] & celloutsig_1_0z) | (in_data[184] & celloutsig_1_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_1z) | (celloutsig_1_6z & celloutsig_1_5z));
  assign { out_data[142:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
