Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Tue Apr  4 18:57:03 2023
| Host              : Xilinx-Omniverse running 64-bit Ubuntu 22.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file kria_eth_top_wrapper_timing_summary_routed.rpt -pb kria_eth_top_wrapper_timing_summary_routed.pb -rpx kria_eth_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : kria_eth_top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           2           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-18  Warning   Missing input or output delay                                                                          5           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  8           
RTGT-1     Advisory  RAM retargeting possibility                                                                            3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.063        0.000                      0                53215        0.010        0.000                      0                53139        0.000        0.000                       0                 18789  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                         ------------         ----------      --------------
clk_pl_0                                                      {0.000 5.000}        10.000          100.000         
clk_pl_1                                                      {0.000 5.000}        10.000          100.000         
kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         
som240_1_connector_hpa_clk0p_clk                              {0.000 20.000}       40.000          25.000          
  clk_100_kria_eth_top_clk_wiz_2                              {0.000 5.000}        10.000          100.000         
  clk_125_kria_eth_top_clk_wiz_2                              {0.000 4.000}        8.000           125.000         
    kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
  clk_200_kria_eth_top_clk_wiz_2                              {0.000 2.500}        5.000           200.000         
  clk_300_kria_eth_top_clk_wiz_2                              {0.000 1.667}        3.333           300.000         
som240_2_connector_pl_gem3_rgmii_rxc                          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
som240_1_connector_hpa_clk0p_clk                                                                                                                                                       10.000        0.000                       0                     1  
  clk_100_kria_eth_top_clk_wiz_2            4.758        0.000                      0                43028        0.010        0.000                      0                43028        3.500        0.000                       0                 14351  
  clk_125_kria_eth_top_clk_wiz_2            4.264        0.000                      0                 4549        0.010        0.000                      0                 4549        3.238        0.000                       0                  1934  
  clk_200_kria_eth_top_clk_wiz_2            1.332        0.000                      0                 1575        0.024        0.000                      0                 1575        1.738        0.000                       0                   929  
  clk_300_kria_eth_top_clk_wiz_2            1.831        0.000                      0                   31        0.094        0.000                      0                   31        0.000        0.000                       0                    24  
som240_2_connector_pl_gem3_rgmii_rxc        4.749        0.000                      0                 3683        0.015        0.000                      0                 3683        3.238        0.000                       0                  1550  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125_kria_eth_top_clk_wiz_2                            clk_100_kria_eth_top_clk_wiz_2                                  5.015        0.000                      0                   33                                                                        
clk_200_kria_eth_top_clk_wiz_2                            clk_100_kria_eth_top_clk_wiz_2                                  1.288        0.000                      0                  488        0.146        0.000                      0                  488  
clk_100_kria_eth_top_clk_wiz_2                            clk_125_kria_eth_top_clk_wiz_2                                  3.194        0.000                      0                   97                                                                        
som240_2_connector_pl_gem3_rgmii_rxc                      clk_125_kria_eth_top_clk_wiz_2                                  5.476        0.000                      0                   58                                                                        
clk_125_kria_eth_top_clk_wiz_2                            kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk        0.063        0.000                      0                    5        0.892        0.000                      0                    5  
clk_100_kria_eth_top_clk_wiz_2                            clk_200_kria_eth_top_clk_wiz_2                                  1.778        0.000                      0                  371        0.128        0.000                      0                  371  
kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  som240_2_connector_pl_gem3_rgmii_rxc                            0.322        0.000                      0                    5        1.384        0.000                      0                    5  
clk_100_kria_eth_top_clk_wiz_2                            som240_2_connector_pl_gem3_rgmii_rxc                            5.439        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     som240_2_connector_pl_gem3_rgmii_rxc  som240_2_connector_pl_gem3_rgmii_rxc        7.251        0.000                      0                    1        0.196        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                From Clock                                                To Clock                                                
----------                                                ----------                                                --------                                                
(none)                                                                                                              clk_100_kria_eth_top_clk_wiz_2                            
(none)                                                    clk_100_kria_eth_top_clk_wiz_2                            clk_100_kria_eth_top_clk_wiz_2                            
(none)                                                    clk_125_kria_eth_top_clk_wiz_2                            clk_100_kria_eth_top_clk_wiz_2                            
(none)                                                    som240_2_connector_pl_gem3_rgmii_rxc                      clk_100_kria_eth_top_clk_wiz_2                            
(none)                                                    clk_100_kria_eth_top_clk_wiz_2                            clk_125_kria_eth_top_clk_wiz_2                            
(none)                                                    som240_2_connector_pl_gem3_rgmii_rxc                      clk_125_kria_eth_top_clk_wiz_2                            
(none)                                                                                                              clk_200_kria_eth_top_clk_wiz_2                            
(none)                                                    clk_100_kria_eth_top_clk_wiz_2                            clk_300_kria_eth_top_clk_wiz_2                            
(none)                                                    clk_300_kria_eth_top_clk_wiz_2                            clk_300_kria_eth_top_clk_wiz_2                            
(none)                                                    clk_125_kria_eth_top_clk_wiz_2                            kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  
(none)                                                    clk_100_kria_eth_top_clk_wiz_2                            som240_2_connector_pl_gem3_rgmii_rxc                      
(none)                                                    kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  som240_2_connector_pl_gem3_rgmii_rxc                      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                          clk_100_kria_eth_top_clk_wiz_2                                  
(none)                          clk_125_kria_eth_top_clk_wiz_2                                  
(none)                                                          clk_100_kria_eth_top_clk_wiz_2  
(none)                                                          clk_200_kria_eth_top_clk_wiz_2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  som240_1_connector_hpa_clk0p_clk
  To Clock:  som240_1_connector_hpa_clk0p_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         som240_1_connector_hpa_clk0p_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { som240_1_connector_hpa_clk0p_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         40.000      38.929     MMCM_X0Y3  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCM_X0Y3  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_kria_eth_top_clk_wiz_2
  To Clock:  clk_100_kria_eth_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        4.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync1_i/R
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.265ns (5.354%)  route 4.684ns (94.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.459ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 f  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         2.684     9.296    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i_0
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync1_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.681    14.501    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/S_AXI_ACLK
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync1_i/C
                         clock pessimism             -0.245    14.256    
                         clock uncertainty           -0.084    14.172    
    SLICE_X2Y129         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.118    14.054    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync1_i
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync2_i/R
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.265ns (5.354%)  route 4.684ns (94.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.459ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 f  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         2.684     9.296    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i_0
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync2_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.681    14.501    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/S_AXI_ACLK
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync2_i/C
                         clock pessimism             -0.245    14.256    
                         clock uncertainty           -0.084    14.172    
    SLICE_X2Y129         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.118    14.054    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync2_i
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync3_i/R
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.265ns (5.354%)  route 4.684ns (94.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.459ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 f  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         2.684     9.296    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i_0
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync3_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.681    14.501    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/S_AXI_ACLK
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync3_i/C
                         clock pessimism             -0.245    14.256    
                         clock uncertainty           -0.084    14.172    
    SLICE_X2Y129         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.118    14.054    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync3_i
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync4_i/R
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.265ns (5.354%)  route 4.684ns (94.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.459ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 f  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         2.684     9.296    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i_0
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync4_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.681    14.501    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/S_AXI_ACLK
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync4_i/C
                         clock pessimism             -0.245    14.256    
                         clock uncertainty           -0.084    14.172    
    SLICE_X2Y129         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    14.054    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync4_i
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.265ns (5.358%)  route 4.681ns (94.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.459ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 f  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         2.681     9.293    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/RST
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.681    14.501    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/Clk
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[20]/C
                         clock pessimism             -0.245    14.256    
                         clock uncertainty           -0.084    14.172    
    SLICE_X2Y129         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.119    14.053    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[20]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.265ns (5.358%)  route 4.681ns (94.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.459ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 f  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         2.681     9.293    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/RST
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.681    14.501    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/Clk
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[21]/C
                         clock pessimism             -0.245    14.256    
                         clock uncertainty           -0.084    14.172    
    SLICE_X2Y129         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.119    14.053    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[21]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync0_i/R
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.265ns (5.358%)  route 4.681ns (94.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.459ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 f  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         2.681     9.293    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i_0
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync0_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.681    14.501    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/S_AXI_ACLK
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync0_i/C
                         clock pessimism             -0.245    14.256    
                         clock uncertainty           -0.084    14.172    
    SLICE_X2Y129         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.119    14.053    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync0_i
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync5_i/R
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.265ns (5.358%)  route 4.681ns (94.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.459ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 f  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         2.681     9.293    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i_0
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync5_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.681    14.501    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/S_AXI_ACLK
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync5_i/C
                         clock pessimism             -0.245    14.256    
                         clock uncertainty           -0.084    14.172    
    SLICE_X2Y129         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.119    14.053    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync5_i
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync6_i/R
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.265ns (5.358%)  route 4.681ns (94.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.459ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 f  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         2.681     9.293    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i_0
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync6_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.681    14.501    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/S_AXI_ACLK
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync6_i/C
                         clock pessimism             -0.245    14.256    
                         clock uncertainty           -0.084    14.172    
    SLICE_X2Y129         FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.119    14.053    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync6_i
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i/R
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.265ns (5.358%)  route 4.681ns (94.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.459ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 f  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         2.681     9.293    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i_0
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.681    14.501    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/S_AXI_ACLK
    SLICE_X2Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i/C
                         clock pessimism             -0.245    14.256    
                         clock uncertainty           -0.084    14.172    
    SLICE_X2Y129         FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.119    14.053    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status/data_sync7_i
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  4.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.113ns (37.284%)  route 0.190ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      2.642ns (routing 1.459ns, distribution 1.183ns)
  Clock Net Delay (Destination): 3.011ns (routing 1.589ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.642     4.461    kria_eth_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X6Y82          FDRE                                         r  kria_eth_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     4.574 r  kria_eth_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/Q
                         net (fo=2, routed)           0.190     4.764    kria_eth_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIG0
    SLICE_X8Y82          RAMD32                                       r  kria_eth_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       3.011     4.401    kria_eth_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X8Y82          RAMD32                                       r  kria_eth_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/CLK
                         clock pessimism              0.249     4.651    
    SLICE_X8Y82          RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.104     4.755    kria_eth_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG
  -------------------------------------------------------------------
                         required time                         -4.755    
                         arrival time                           4.764    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][26]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.112ns (55.721%)  route 0.089ns (44.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.442ns
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    -0.190ns
  Clock Net Delay (Source):      2.696ns (routing 1.459ns, distribution 1.237ns)
  Clock Net Delay (Destination): 3.052ns (routing 1.589ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.696     4.515    kria_eth_top_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/m_axi_sg_aclk
    SLICE_X13Y104        FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.627 r  kria_eth_top_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[7]/Q
                         net (fo=1, routed)           0.089     4.716    kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[26]
    SLICE_X13Y103        SRL16E                                       r  kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][26]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       3.052     4.442    kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_sg_aclk
    SLICE_X13Y103        SRL16E                                       r  kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][26]_srl12/CLK
                         clock pessimism              0.190     4.633    
    SLICE_X13Y103        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.070     4.703    kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][26]_srl12
  -------------------------------------------------------------------
                         required time                         -4.703    
                         arrival time                           4.716    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.114ns (45.806%)  route 0.135ns (54.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.389ns
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      2.684ns (routing 1.459ns, distribution 1.225ns)
  Clock Net Delay (Destination): 2.999ns (routing 1.589ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.684     4.504    kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X17Y85         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     4.618 r  kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[42]/Q
                         net (fo=2, routed)           0.135     4.753    kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[64]_0[42]
    SLICE_X18Y85         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.999     4.389    kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X18Y85         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[42]/C
                         clock pessimism              0.249     4.639    
    SLICE_X18Y85         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     4.739    kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[42]
  -------------------------------------------------------------------
                         required time                         -4.739    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.112ns (51.141%)  route 0.107ns (48.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.364ns
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      2.691ns (routing 1.459ns, distribution 1.232ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.589ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.691     4.511    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X19Y100        FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     4.623 r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/Q
                         net (fo=1, routed)           0.107     4.730    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2[3]
    SLICE_X20Y100        FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.973     4.364    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X20Y100        FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]/C
                         clock pessimism              0.249     4.613    
    SLICE_X20Y100        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     4.715    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.715    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][27]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.111ns (55.500%)  route 0.089ns (44.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.442ns
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    -0.190ns
  Clock Net Delay (Source):      2.696ns (routing 1.459ns, distribution 1.237ns)
  Clock Net Delay (Destination): 3.052ns (routing 1.589ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.696     4.515    kria_eth_top_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/m_axi_sg_aclk
    SLICE_X13Y104        FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.626 r  kria_eth_top_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[6]/Q
                         net (fo=1, routed)           0.089     4.715    kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[27]
    SLICE_X13Y103        SRL16E                                       r  kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][27]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       3.052     4.442    kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_sg_aclk
    SLICE_X13Y103        SRL16E                                       r  kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][27]_srl12/CLK
                         clock pessimism              0.190     4.633    
    SLICE_X13Y103        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.068     4.701    kria_eth_top_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][27]_srl12
  -------------------------------------------------------------------
                         required time                         -4.701    
                         arrival time                           4.715    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.114ns (35.962%)  route 0.203ns (64.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.355ns
    Source Clock Delay      (SCD):    4.453ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      2.633ns (routing 1.459ns, distribution 1.174ns)
  Clock Net Delay (Destination): 2.965ns (routing 1.589ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.633     4.453    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X2Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.567 r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.203     4.770    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_d2[16]
    SLICE_X3Y123         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.965     4.355    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X3Y123         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[16]/C
                         clock pessimism              0.299     4.654    
    SLICE_X3Y123         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     4.755    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.755    
                         arrival time                           4.770    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.114ns (47.821%)  route 0.124ns (52.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      2.702ns (routing 1.459ns, distribution 1.243ns)
  Clock Net Delay (Destination): 3.002ns (routing 1.589ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.702     4.521    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X14Y65         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     4.635 r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]/Q
                         net (fo=2, routed)           0.124     4.760    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[36]
    SLICE_X16Y64         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       3.002     4.392    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X16Y64         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[17]/C
                         clock pessimism              0.250     4.642    
    SLICE_X16Y64         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.745    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.745    
                         arrival time                           4.760    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.112ns (43.181%)  route 0.147ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      2.683ns (routing 1.459ns, distribution 1.224ns)
  Clock Net Delay (Destination): 3.006ns (routing 1.589ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.683     4.503    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X16Y80         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     4.615 r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]/Q
                         net (fo=3, routed)           0.147     4.762    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]
    SLICE_X14Y79         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       3.006     4.396    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X14Y79         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/C
                         clock pessimism              0.250     4.646    
    SLICE_X14Y79         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     4.747    kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.747    
                         arrival time                           4.762    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.114ns (46.154%)  route 0.133ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.339ns
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      2.638ns (routing 1.459ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.949ns (routing 1.589ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.638     4.458    kria_eth_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y74          FDRE                                         r  kria_eth_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     4.572 r  kria_eth_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[12]/Q
                         net (fo=1, routed)           0.133     4.705    kria_eth_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[2]
    SLICE_X5Y74          FDRE                                         r  kria_eth_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.949     4.339    kria_eth_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y74          FDRE                                         r  kria_eth_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                         clock pessimism              0.249     4.588    
    SLICE_X5Y74          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     4.689    kria_eth_top_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -4.689    
                         arrival time                           4.705    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.115ns (45.291%)  route 0.139ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.363ns
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      2.657ns (routing 1.459ns, distribution 1.198ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.589ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.657     4.477    kria_eth_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/aclk
    SLICE_X10Y72         FDRE                                         r  kria_eth_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.592 r  kria_eth_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i_reg[1075]/Q
                         net (fo=2, routed)           0.139     4.731    kria_eth_top_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/D[27]
    SLICE_X9Y70          FDRE                                         r  kria_eth_top_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.973     4.363    kria_eth_top_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X9Y70          FDRE                                         r  kria_eth_top_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1075]/C
                         clock pessimism              0.249     4.613    
    SLICE_X9Y70          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.715    kria_eth_top_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -4.715    
                         arrival time                           4.731    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_kria_eth_top_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y21   kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y22   kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y18   kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y17   kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y15   kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y15   kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y19   kria_eth_top_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X25Y105  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X25Y105  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X25Y105  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X25Y105  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X25Y105  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X25Y105  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X25Y105  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X25Y105  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_kria_eth_top_clk_wiz_2
  To Clock:  clk_125_kria_eth_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        4.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@8.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.797ns (22.913%)  route 2.681ns (77.087%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 12.167 - 8.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.563ns (routing 1.400ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.353ns (routing 1.286ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.563     3.948    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X21Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.060 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.086     4.146    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y122        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.369 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          1.453     5.822    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X26Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217     6.039 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.185     6.224    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X26Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     6.281 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.550     6.831    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.019 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=10, routed)          0.408     7.426    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0
    SLICE_X29Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    C3                                                0.000     8.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     8.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     9.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     9.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.353    12.167    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X29Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[1]/C
                         clock pessimism             -0.315    11.853    
                         clock uncertainty           -0.082    11.770    
    SLICE_X29Y89         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    11.690    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@8.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.797ns (22.907%)  route 2.682ns (77.093%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 12.167 - 8.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.563ns (routing 1.400ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.353ns (routing 1.286ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.563     3.948    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X21Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.060 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.086     4.146    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y122        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.369 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          1.453     5.822    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X26Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217     6.039 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.185     6.224    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X26Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     6.281 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.550     6.831    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.019 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=10, routed)          0.409     7.427    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0
    SLICE_X29Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    C3                                                0.000     8.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     8.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     9.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     9.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.353    12.167    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X29Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[2]/C
                         clock pessimism             -0.315    11.853    
                         clock uncertainty           -0.082    11.770    
    SLICE_X29Y89         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    11.691    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@8.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.797ns (22.913%)  route 2.681ns (77.087%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 12.167 - 8.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.563ns (routing 1.400ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.353ns (routing 1.286ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.563     3.948    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X21Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.060 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.086     4.146    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y122        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.369 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          1.453     5.822    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X26Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217     6.039 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.185     6.224    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X26Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     6.281 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.550     6.831    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.019 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=10, routed)          0.408     7.426    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0
    SLICE_X29Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    C3                                                0.000     8.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     8.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     9.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     9.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.353    12.167    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X29Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[3]/C
                         clock pessimism             -0.315    11.853    
                         clock uncertainty           -0.082    11.770    
    SLICE_X29Y89         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    11.690    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@8.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.797ns (22.907%)  route 2.682ns (77.093%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 12.167 - 8.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.563ns (routing 1.400ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.353ns (routing 1.286ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.563     3.948    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X21Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.060 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.086     4.146    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y122        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.369 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          1.453     5.822    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X26Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217     6.039 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.185     6.224    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X26Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     6.281 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.550     6.831    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.019 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=10, routed)          0.409     7.427    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0
    SLICE_X29Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    C3                                                0.000     8.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     8.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     9.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     9.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.353    12.167    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X29Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[4]/C
                         clock pessimism             -0.315    11.853    
                         clock uncertainty           -0.082    11.770    
    SLICE_X29Y89         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079    11.691    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@8.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.797ns (23.802%)  route 2.551ns (76.198%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 12.157 - 8.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.563ns (routing 1.400ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.286ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.563     3.948    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X21Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.060 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.086     4.146    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y122        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.369 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          1.453     5.822    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X26Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217     6.039 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.185     6.224    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X26Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     6.281 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.550     6.831    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.019 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=10, routed)          0.278     7.297    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    C3                                                0.000     8.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     8.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     9.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     9.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.343    12.157    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[5]/C
                         clock pessimism             -0.315    11.843    
                         clock uncertainty           -0.082    11.760    
    SLICE_X27Y89         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    11.681    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@8.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.797ns (23.802%)  route 2.551ns (76.198%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 12.157 - 8.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.563ns (routing 1.400ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.286ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.563     3.948    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X21Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.060 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.086     4.146    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y122        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.369 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          1.453     5.822    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X26Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217     6.039 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.185     6.224    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X26Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     6.281 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.550     6.831    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.019 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=10, routed)          0.278     7.297    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    C3                                                0.000     8.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     8.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     9.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     9.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.343    12.157    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[0]/C
                         clock pessimism             -0.315    11.843    
                         clock uncertainty           -0.082    11.760    
    SLICE_X27Y89         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    11.682    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@8.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.797ns (23.812%)  route 2.550ns (76.188%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 12.160 - 8.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.563ns (routing 1.400ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.286ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.563     3.948    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X21Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.060 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.086     4.146    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y122        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.369 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          1.453     5.822    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X26Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217     6.039 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.185     6.224    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X26Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     6.281 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.550     6.831    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.019 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=10, routed)          0.276     7.295    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    C3                                                0.000     8.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     8.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     9.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     9.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.346    12.160    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[7]/C
                         clock pessimism             -0.315    11.846    
                         clock uncertainty           -0.082    11.763    
    SLICE_X27Y89         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    11.684    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@8.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.797ns (23.812%)  route 2.550ns (76.188%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 12.160 - 8.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.563ns (routing 1.400ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.286ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.563     3.948    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X21Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.060 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.086     4.146    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y122        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.369 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          1.453     5.822    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X26Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217     6.039 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.185     6.224    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X26Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     6.281 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.550     6.831    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.019 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=10, routed)          0.276     7.295    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    C3                                                0.000     8.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     8.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     9.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     9.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.346    12.160    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[9]/C
                         clock pessimism             -0.315    11.846    
                         clock uncertainty           -0.082    11.763    
    SLICE_X27Y89         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.079    11.684    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@8.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.797ns (23.827%)  route 2.548ns (76.173%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 12.160 - 8.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.563ns (routing 1.400ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.286ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.563     3.948    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X21Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.060 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.086     4.146    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y122        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.369 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          1.453     5.822    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X26Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217     6.039 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.185     6.224    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X26Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     6.281 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.550     6.831    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.019 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=10, routed)          0.274     7.293    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    C3                                                0.000     8.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     8.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     9.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     9.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.346    12.160    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[6]/C
                         clock pessimism             -0.315    11.846    
                         clock uncertainty           -0.082    11.763    
    SLICE_X27Y89         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    11.684    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@8.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.797ns (23.827%)  route 2.548ns (76.173%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 12.160 - 8.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.563ns (routing 1.400ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.286ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.563     3.948    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X21Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.060 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.086     4.146    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y122        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.369 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          1.453     5.822    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X26Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217     6.039 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6/O
                         net (fo=1, routed)           0.185     6.224    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_6_n_0
    SLICE_X26Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     6.281 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4/O
                         net (fo=3, routed)           0.550     6.831    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_4_n_0
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.019 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2/O
                         net (fo=10, routed)          0.274     7.293    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    C3                                                0.000     8.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     8.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     9.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     9.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.346    12.160    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X27Y89         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[8]/C
                         clock pessimism             -0.315    11.846    
                         clock uncertainty           -0.082    11.763    
    SLICE_X27Y89         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079    11.684    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  4.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_vector_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.115ns (38.686%)  route 0.182ns (61.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.932ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Net Delay (Source):      2.247ns (routing 1.286ns, distribution 0.961ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.400ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.247     4.061    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/ref_clk
    SLICE_X13Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.176 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg4/Q
                         net (fo=2, routed)           0.182     4.359    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_vector_sync
    SLICE_X12Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_vector_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.547     3.932    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/ref_clk
    SLICE_X12Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_vector_sync_reg_reg/C
                         clock pessimism              0.315     4.247    
    SLICE_X12Y120        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     4.348    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_vector_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.348    
                         arrival time                           4.359    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.391%)  route 0.124ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.947ns
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      2.289ns (routing 1.286ns, distribution 1.003ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.400ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.289     4.103    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X17Y129        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y129        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     4.215 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][0]/Q
                         net (fo=2, routed)           0.124     4.340    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0]_2[0]
    SLICE_X16Y130        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.562     3.947    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X16Y130        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][0]/C
                         clock pessimism              0.279     4.226    
    SLICE_X16Y130        FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     4.328    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -4.328    
                         arrival time                           4.340    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.145ns (57.312%)  route 0.108ns (42.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      2.284ns (routing 1.286ns, distribution 0.998ns)
  Clock Net Delay (Destination): 2.564ns (routing 1.400ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.284     4.098    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/CLK
    SLICE_X17Y125        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.210 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]/Q
                         net (fo=1, routed)           0.079     4.289    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[19]
    SLICE_X16Y125        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.033     4.322 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[27]_i_1/O
                         net (fo=1, routed)           0.029     4.351    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[27]
    SLICE_X16Y125        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.564     3.949    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/CLK
    SLICE_X16Y125        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[27]/C
                         clock pessimism              0.279     4.228    
    SLICE_X16Y125        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     4.329    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.329    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.112ns (50.224%)  route 0.111ns (49.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.944ns
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      2.311ns (routing 1.286ns, distribution 1.025ns)
  Clock Net Delay (Destination): 2.559ns (routing 1.400ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.311     4.125    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/tx_mac_aclk
    SLICE_X9Y130         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     4.237 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/Q
                         net (fo=1, routed)           0.111     4.348    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/tx_ifg_delay[1]
    SLICE_X10Y130        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.559     3.944    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X10Y130        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[1]/C
                         clock pessimism              0.279     4.224    
    SLICE_X10Y130        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     4.326    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.326    
                         arrival time                           4.348    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.111ns (43.689%)  route 0.143ns (56.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      2.299ns (routing 1.286ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.573ns (routing 1.400ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.299     4.113    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/gtx_clk
    SLICE_X12Y126        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.224 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[31]/Q
                         net (fo=2, routed)           0.143     4.368    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/increment_vector
    SLICE_X13Y125        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.573     3.958    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/ref_clk
    SLICE_X13Y125        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync_reg0/C
                         clock pessimism              0.279     4.237    
    SLICE_X13Y125        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     4.340    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.340    
                         arrival time                           4.368    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/accum_upper_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.084ns (59.466%)  route 0.057ns (40.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      1.412ns (routing 0.773ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.842ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.412     2.568    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X6Y141         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/accum_upper_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.652 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/accum_upper_reg[22]/Q
                         net (fo=2, routed)           0.057     2.709    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/D
    SLICE_X5Y141         RAMD64E                                      r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.572     2.407    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/WCLK
    SLICE_X5Y141         RAMD64E                                      r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/DP/CLK
                         clock pessimism              0.209     2.616    
    SLICE_X5Y141         RAMD64E (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.061     2.677    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/accum_upper_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.112ns (43.085%)  route 0.148ns (56.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      2.317ns (routing 1.286ns, distribution 1.031ns)
  Clock Net Delay (Destination): 2.587ns (routing 1.400ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.317     4.132    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X6Y141         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/accum_upper_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.244 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/accum_upper_reg[20]/Q
                         net (fo=2, routed)           0.148     4.392    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/D
    SLICE_X7Y140         RAMD64E                                      r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.587     3.973    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/WCLK
    SLICE_X7Y140         RAMD64E                                      r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.279     4.252    
    SLICE_X7Y140         RAMD64E (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.104     4.356    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -4.356    
                         arrival time                           4.392    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.112ns (46.849%)  route 0.127ns (53.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      2.298ns (routing 1.286ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.548ns (routing 1.400ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.298     4.112    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/gtx_clk
    SLICE_X12Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y128        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.224 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[15]/Q
                         net (fo=2, routed)           0.127     4.352    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/increment_vector
    SLICE_X11Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.548     3.933    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/ref_clk
    SLICE_X11Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync_reg0/C
                         clock pessimism              0.279     4.212    
    SLICE_X11Y128        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.315    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.450%)  route 0.110ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      2.345ns (routing 1.286ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.400ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.345     4.159    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X28Y90         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     4.271 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int_reg[2]/Q
                         net (fo=1, routed)           0.110     4.381    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/dina[2]
    RAMB36_X0Y18         RAMB36E2                                     r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.734     4.119    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/clka
    RAMB36_X0Y18         RAMB36E2                                     r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.274     4.393    
    RAMB36_X0Y18         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[2])
                                                     -0.048     4.345    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -4.345    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.112ns (49.431%)  route 0.115ns (50.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.922ns
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      2.299ns (routing 1.286ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.537ns (routing 1.400ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.299     4.114    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X16Y131        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     4.226 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0][1]/Q
                         net (fo=2, routed)           0.115     4.340    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[0]_2[1]
    SLICE_X17Y131        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.537     3.922    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X17Y131        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][1]/C
                         clock pessimism              0.279     4.201    
    SLICE_X17Y131        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     4.303    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -4.303    
                         arrival time                           4.340    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125_kria_eth_top_clk_wiz_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X0Y18           kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         8.000       6.291      RAMB36_X0Y17           kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKARDCLK
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y105  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y119  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/CLK
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y106  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y107  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y108  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y109  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         8.000       6.476      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[1].shift_ram_count_i/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         8.000       6.476      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[2].shift_ram_count_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[1].shift_ram_count_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[1].shift_ram_count_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[2].shift_ram_count_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[2].shift_ram_count_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[3].shift_ram_count_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[3].shift_ram_count_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[4].shift_ram_count_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[4].shift_ram_count_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[5].shift_ram_count_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[5].shift_ram_count_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[1].shift_ram_count_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[1].shift_ram_count_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[2].shift_ram_count_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[2].shift_ram_count_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[3].shift_ram_count_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[3].shift_ram_count_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[4].shift_ram_count_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[4].shift_ram_count_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[5].shift_ram_count_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X12Y124          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/shift_ram_count_gen[5].shift_ram_count_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_kria_eth_top_clk_wiz_2
  To Clock:  clk_200_kria_eth_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.704ns (20.567%)  route 2.719ns (79.433%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 8.801 - 5.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.293ns (routing 1.136ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.992ns (routing 1.045ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.293     3.672    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X4Y190         FDSE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y190         FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.788 f  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/Q
                         net (fo=6, routed)           0.124     3.911    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/Q[1]
    SLICE_X4Y190         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.135     4.046 f  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=5, routed)           1.438     5.484    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X4Y151         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     5.704 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[0]_INST_0/O
                         net (fo=6, routed)           0.801     6.506    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/s_axi_bready
    SLICE_X4Y147         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.097     6.603 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.287     6.890    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X3Y150         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.136     7.026 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__2/O
                         net (fo=1, routed)           0.069     7.095    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__2_n_0
    SLICE_X3Y150         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.992     8.801    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X3Y150         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.340     8.462    
                         clock uncertainty           -0.079     8.382    
    SLICE_X3Y150         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     8.426    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.377ns (11.454%)  route 2.914ns (88.546%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 8.801 - 5.000 ) 
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.136ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.992ns (routing 1.045ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.221     3.599    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y155         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.713 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           1.883     5.597    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1][1]
    SLICE_X4Y151         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.681 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[1]_INST_0/O
                         net (fo=5, routed)           0.747     6.428    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/s_axi_bready
    SLICE_X3Y148         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.097     6.525 r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.217     6.742    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X3Y148         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.082     6.824 r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__2/O
                         net (fo=1, routed)           0.067     6.891    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__2_n_0
    SLICE_X3Y148         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.992     8.801    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X3Y148         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.307     8.495    
                         clock uncertainty           -0.079     8.415    
    SLICE_X3Y148         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     8.459    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.780ns (25.583%)  route 2.269ns (74.417%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 8.875 - 5.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.136ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.066ns (routing 1.045ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.235     3.613    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y154         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.726 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=30, routed)          0.959     4.686    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X4Y167         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.766 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=9, routed)           0.423     5.189    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X5Y194         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     5.378 f  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=22, routed)          0.367     5.745    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/r_push
    SLICE_X7Y199         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     5.827 f  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[7]_i_5/O
                         net (fo=4, routed)           0.117     5.944    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[7]_i_5_n_0
    SLICE_X6Y199         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.138     6.082 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[6]_i_2__0/O
                         net (fo=5, routed)           0.113     6.195    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[43]_0
    SLICE_X6Y197         LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.097     6.292 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[9]_i_2__0/O
                         net (fo=1, routed)           0.220     6.512    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_0
    SLICE_X6Y197         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     6.593 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0/O
                         net (fo=1, routed)           0.069     6.662    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0_n_0
    SLICE_X6Y197         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.066     8.875    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y197         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism             -0.340     8.535    
                         clock uncertainty           -0.079     8.456    
    SLICE_X6Y197         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     8.500    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.490ns (15.943%)  route 2.583ns (84.057%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 8.809 - 5.000 ) 
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 1.136ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.045ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.223     3.601    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y155         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.717 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q
                         net (fo=5, routed)           0.406     4.124    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[1][0]
    SLICE_X3Y153         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226     4.350 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0]_INST_0/O
                         net (fo=6, routed)           1.772     6.122    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X4Y147         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.091     6.213 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.338     6.551    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X3Y151         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.057     6.608 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3/O
                         net (fo=1, routed)           0.067     6.675    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X3Y151         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.999     8.809    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X3Y151         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.251     8.557    
                         clock uncertainty           -0.079     8.478    
    SLICE_X3Y151         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     8.522    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.697ns (23.012%)  route 2.332ns (76.988%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 8.885 - 5.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.136ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.045ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.235     3.613    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y154         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.726 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=30, routed)          0.959     4.686    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X4Y167         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     4.779 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.653     5.432    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X7Y190         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.093     5.525 f  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[11]_i_7/O
                         net (fo=1, routed)           0.191     5.716    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[11]_i_7_n_0
    SLICE_X7Y190         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     5.796 f  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[11]_i_6/O
                         net (fo=1, routed)           0.050     5.846    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_3_0
    SLICE_X7Y190         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     5.928 f  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_5/O
                         net (fo=1, routed)           0.218     6.146    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_5_n_0
    SLICE_X7Y194         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     6.228 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_3/O
                         net (fo=2, routed)           0.181     6.408    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_3_n_0
    SLICE_X5Y195         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     6.562 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.080     6.642    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_1[6]
    SLICE_X5Y195         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.076     8.885    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y195         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism             -0.340     8.545    
                         clock uncertainty           -0.079     8.466    
    SLICE_X5Y195         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     8.510    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.695ns (22.984%)  route 2.329ns (77.016%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 8.885 - 5.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.136ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.045ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.235     3.613    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y154         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.726 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=30, routed)          0.959     4.686    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X4Y167         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     4.779 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.653     5.432    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X7Y190         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.093     5.525 f  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[11]_i_7/O
                         net (fo=1, routed)           0.191     5.716    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[11]_i_7_n_0
    SLICE_X7Y190         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     5.796 f  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[11]_i_6/O
                         net (fo=1, routed)           0.050     5.846    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_3_0
    SLICE_X7Y190         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     5.928 f  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_5/O
                         net (fo=1, routed)           0.218     6.146    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_5_n_0
    SLICE_X7Y194         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     6.228 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_3/O
                         net (fo=2, routed)           0.178     6.405    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_3_n_0
    SLICE_X5Y195         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     6.557 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.080     6.637    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_1[7]
    SLICE_X5Y195         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.076     8.885    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y195         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism             -0.340     8.545    
                         clock uncertainty           -0.079     8.466    
    SLICE_X5Y195         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     8.509    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.658ns (22.158%)  route 2.312ns (77.842%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 8.805 - 5.000 ) 
    Source Clock Delay      (SCD):    3.607ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.136ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.045ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.229     3.607    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y154         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.721 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=39, routed)          0.418     4.139    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X3Y153         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     4.276 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[1]_INST_0/O
                         net (fo=6, routed)           1.666     5.942    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X2Y147         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.220     6.162 r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.159     6.321    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X3Y147         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     6.508 r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3/O
                         net (fo=1, routed)           0.069     6.577    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X3Y147         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.996     8.805    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X3Y147         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.307     8.498    
                         clock uncertainty           -0.079     8.419    
    SLICE_X3Y147         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.463    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.456ns (16.259%)  route 2.349ns (83.741%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 8.874 - 5.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.136ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.064ns (routing 1.045ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.235     3.613    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y154         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.726 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=30, routed)          0.959     4.686    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X4Y167         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     4.779 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.539     5.318    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y193         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     5.378 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.132     5.510    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X5Y191         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     5.700 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=68, routed)          0.718     6.418    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X2Y203         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.064     8.874    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y203         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/C
                         clock pessimism             -0.340     8.534    
                         clock uncertainty           -0.079     8.455    
    SLICE_X2Y203         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080     8.375    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.456ns (16.253%)  route 2.350ns (83.747%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 8.874 - 5.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.136ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.064ns (routing 1.045ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.235     3.613    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y154         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.726 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=30, routed)          0.959     4.686    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X4Y167         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     4.779 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.539     5.318    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y193         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     5.378 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.132     5.510    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X5Y191         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     5.700 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=68, routed)          0.719     6.419    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X2Y203         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.064     8.874    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y203         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.340     8.534    
                         clock uncertainty           -0.079     8.455    
    SLICE_X2Y203         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079     8.376    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.456ns (16.253%)  route 2.350ns (83.747%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 8.874 - 5.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.136ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.064ns (routing 1.045ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.235     3.613    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y154         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.726 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=30, routed)          0.959     4.686    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X4Y167         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     4.779 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.539     5.318    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y193         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     5.378 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.132     5.510    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X5Y191         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     5.700 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=68, routed)          0.719     6.419    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X2Y203         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.064     8.874    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y203         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/C
                         clock pessimism             -0.340     8.534    
                         clock uncertainty           -0.079     8.455    
    SLICE_X2Y203         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079     8.376    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  1.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.112ns (67.470%)  route 0.054ns (32.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.717ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Net Delay (Source):      2.070ns (routing 1.045ns, distribution 1.025ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.136ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.070     3.880    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y186         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y186         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.992 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.054     4.046    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X2Y186         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.338     3.717    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X2Y186         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.238     3.955    
    SLICE_X2Y186         SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.067     4.022    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -4.022    
                         arrival time                           4.046    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.112ns (46.667%)  route 0.128ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.670ns
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      2.064ns (routing 1.045ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.291ns (routing 1.136ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.064     3.873    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y187         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.985 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.128     4.113    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X0Y186         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.291     3.670    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y186         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism              0.303     3.973    
    SLICE_X0Y186         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     4.076    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.076    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.115ns (48.117%)  route 0.124ns (51.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      2.065ns (routing 1.045ns, distribution 1.020ns)
  Clock Net Delay (Destination): 2.324ns (routing 1.136ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.065     3.875    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y186         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     3.990 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.124     4.114    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X1Y186         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.324     3.703    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y186         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.303     4.006    
    SLICE_X1Y186         SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.070     4.076    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -4.076    
                         arrival time                           4.114    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.159ns (64.898%)  route 0.086ns (35.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.679ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      2.070ns (routing 1.045ns, distribution 1.025ns)
  Clock Net Delay (Destination): 2.300ns (routing 1.136ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.070     3.880    kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/slowest_sync_clk
    SLICE_X4Y182         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.992 r  kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.075     4.067    kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X3Y182         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.047     4.114 r  kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.011     4.125    kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X3Y182         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.300     3.679    kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/slowest_sync_clk
    SLICE_X3Y182         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.303     3.982    
    SLICE_X3Y182         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     4.084    kria_eth_top_i/rst_ps8_0_200M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.084    
                         arrival time                           4.125    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.084ns (54.902%)  route 0.069ns (45.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Net Delay (Source):      1.265ns (routing 0.625ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.681ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.265     2.418    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y189         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     2.502 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.069     2.571    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X2Y186         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.416     2.247    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X2Y186         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.224     2.471    
    SLICE_X2Y186         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.057     2.528    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.083ns (36.564%)  route 0.144ns (63.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.210ns (routing 0.625ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.681ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.210     2.363    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y153         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.446 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.144     2.590    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X2Y181         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.412     2.243    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y181         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.267     2.509    
    SLICE_X2Y181         SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.036     2.545    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.085ns (37.281%)  route 0.143ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.212ns (routing 0.625ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.681ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.212     2.365    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y154         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.450 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.143     2.593    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X2Y181         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.412     2.243    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y181         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism              0.267     2.509    
    SLICE_X2Y181         SRLC32E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.038     2.547    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.115ns (47.718%)  route 0.126ns (52.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      2.062ns (routing 1.045ns, distribution 1.017ns)
  Clock Net Delay (Destination): 2.322ns (routing 1.136ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.062     3.872    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y192         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y192         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     3.987 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[12]/Q
                         net (fo=1, routed)           0.126     4.113    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[13]
    SLICE_X1Y191         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.322     3.701    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y191         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism              0.303     4.004    
    SLICE_X1Y191         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     4.065    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -4.065    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.082ns (34.025%)  route 0.159ns (65.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.201ns (routing 0.625ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.681ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.201     2.354    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y150         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.436 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.159     2.595    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X4Y181         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.411     2.242    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y181         SRLC32E                                      r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.267     2.508    
    SLICE_X4Y181         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.039     2.547    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.115ns (54.502%)  route 0.096ns (45.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      2.058ns (routing 1.045ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.301ns (routing 1.136ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.058     3.868    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y193         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y193         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.983 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/Q
                         net (fo=1, routed)           0.096     4.079    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[33]
    SLICE_X3Y194         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.301     3.680    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y194         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                         clock pessimism              0.247     3.927    
    SLICE_X3Y194         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.029    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.079    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_kria_eth_top_clk_wiz_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRLC32E/CLK  n/a            1.524         5.000       3.476      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.524         5.000       3.476      SLICE_X2Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.524         5.000       3.476      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.524         5.000       3.476      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.524         5.000       3.476      SLICE_X2Y181  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.524         5.000       3.476      SLICE_X2Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.524         5.000       3.476      SLICE_X2Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.524         5.000       3.476      SLICE_X2Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.524         5.000       3.476      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.524         5.000       3.476      SLICE_X4Y184  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X2Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X2Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X2Y181  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X2Y181  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X2Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X2Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X4Y179  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X2Y181  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.762         2.500       1.738      SLICE_X2Y181  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_300_kria_eth_top_clk_wiz_2
  To Clock:  clk_300_kria_eth_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        1.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_kria_eth_top_clk_wiz_2 rise@3.333ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.268ns (18.547%)  route 1.177ns (81.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 6.978 - 3.333 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.965ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.890ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.032     3.412    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.527 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           1.109     4.636    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X23Y128        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     4.789 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_1/O
                         net (fo=1, routed)           0.068     4.857    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_1_n_0
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    C3                                                0.000     3.333 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     3.333    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.621    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.057    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     4.796 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     5.105    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.144 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.834     6.978    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
                         clock pessimism             -0.258     6.719    
                         clock uncertainty           -0.077     6.643    
    SLICE_X23Y128        FDSE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.689    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv
  -------------------------------------------------------------------
                         required time                          6.689    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_kria_eth_top_clk_wiz_2 rise@3.333ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.115ns (8.942%)  route 1.171ns (91.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 6.978 - 3.333 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.965ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.890ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.032     3.412    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.527 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           1.171     4.698    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    C3                                                0.000     3.333 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     3.333    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.621    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.057    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     4.796 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     5.105    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.144 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.834     6.978    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism             -0.258     6.719    
                         clock uncertainty           -0.077     6.643    
    SLICE_X23Y128        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     6.689    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.689    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_kria_eth_top_clk_wiz_2 rise@3.333ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.115ns (28.017%)  route 0.295ns (71.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 6.975 - 3.333 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.965ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.890ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.533 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.295     3.829    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    C3                                                0.000     3.333 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     3.333    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.621    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.057    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     4.796 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     5.105    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.144 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.831     6.975    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.323     6.652    
                         clock uncertainty           -0.077     6.575    
    SLICE_X23Y128        FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.118     6.457    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.457    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_kria_eth_top_clk_wiz_2 rise@3.333ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.115ns (28.017%)  route 0.295ns (71.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 6.975 - 3.333 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.965ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.890ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.533 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.295     3.829    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    C3                                                0.000     3.333 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     3.333    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.621    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.057    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     4.796 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     5.105    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.144 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.831     6.975    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.323     6.652    
                         clock uncertainty           -0.077     6.575    
    SLICE_X23Y128        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.118     6.457    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.457    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_kria_eth_top_clk_wiz_2 rise@3.333ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.115ns (28.017%)  route 0.295ns (71.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 6.975 - 3.333 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.965ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.890ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.533 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.295     3.829    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    C3                                                0.000     3.333 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     3.333    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.621    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.057    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     4.796 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     5.105    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.144 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.831     6.975    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.323     6.652    
                         clock uncertainty           -0.077     6.575    
    SLICE_X23Y128        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.118     6.457    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.457    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_kria_eth_top_clk_wiz_2 rise@3.333ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.115ns (28.017%)  route 0.295ns (71.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 6.975 - 3.333 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.965ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.890ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.533 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.295     3.829    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    C3                                                0.000     3.333 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     3.333    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.621    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.057    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     4.796 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     5.105    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.144 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.831     6.975    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism             -0.323     6.652    
                         clock uncertainty           -0.077     6.575    
    SLICE_X23Y128        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.118     6.457    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.457    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_kria_eth_top_clk_wiz_2 rise@3.333ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.115ns (28.017%)  route 0.295ns (71.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 6.975 - 3.333 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.965ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.890ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.533 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.295     3.829    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    C3                                                0.000     3.333 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     3.333    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.621    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.057    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     4.796 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     5.105    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.144 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.831     6.975    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism             -0.323     6.652    
                         clock uncertainty           -0.077     6.575    
    SLICE_X23Y128        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.118     6.457    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.457    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_kria_eth_top_clk_wiz_2 rise@3.333ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.115ns (28.017%)  route 0.295ns (71.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 6.975 - 3.333 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.965ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.890ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.533 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.295     3.829    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    C3                                                0.000     3.333 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     3.333    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.621    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.057    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     4.796 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     5.105    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.144 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.831     6.975    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism             -0.323     6.652    
                         clock uncertainty           -0.077     6.575    
    SLICE_X23Y128        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.118     6.457    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.457    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_kria_eth_top_clk_wiz_2 rise@3.333ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.115ns (28.017%)  route 0.295ns (71.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 6.978 - 3.333 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.965ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.890ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.533 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.295     3.829    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    C3                                                0.000     3.333 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     3.333    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.621    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.057    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     4.796 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     5.105    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.144 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.834     6.978    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.323     6.655    
                         clock uncertainty           -0.077     6.578    
    SLICE_X23Y128        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.119     6.459    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_kria_eth_top_clk_wiz_2 rise@3.333ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.115ns (28.017%)  route 0.295ns (71.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 6.978 - 3.333 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.965ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.890ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.533 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.295     3.829    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      3.333     3.333 r  
    C3                                                0.000     3.333 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     3.333    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.621    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.621 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.057    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     4.796 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     5.105    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.144 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.834     6.978    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                         clock pessimism             -0.323     6.655    
                         clock uncertainty           -0.077     6.578    
    SLICE_X23Y128        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.119     6.459    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  2.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.112ns (48.706%)  route 0.118ns (51.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Net Delay (Source):      1.831ns (routing 0.890ns, distribution 0.941ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.965ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     1.771    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.810 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.831     3.641    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     3.753 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/Q
                         net (fo=2, routed)           0.118     3.871    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[2]
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.258     3.677    
    SLICE_X23Y128        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     3.778    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.778    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.084ns (56.741%)  route 0.064ns (43.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Net Delay (Source):      1.105ns (routing 0.524ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.571ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.105     2.258    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/Q
                         net (fo=2, routed)           0.064     2.406    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[10]
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.210     2.041    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                         clock pessimism              0.223     2.264    
    SLICE_X23Y128        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.045     2.309    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.084ns (56.691%)  route 0.064ns (43.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Net Delay (Source):      1.103ns (routing 0.524ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.571ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.103     2.256    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.340 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/Q
                         net (fo=2, routed)           0.064     2.404    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[7]
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.206     2.037    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism              0.224     2.261    
    SLICE_X23Y128        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.045     2.306    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.085ns (50.033%)  route 0.085ns (49.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.103ns (routing 0.524ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.571ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.103     2.256    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.341 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/Q
                         net (fo=2, routed)           0.085     2.426    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[4]
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.210     2.041    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism              0.230     2.271    
    SLICE_X23Y128        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.045     2.316    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.084ns (51.490%)  route 0.079ns (48.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Net Delay (Source):      1.103ns (routing 0.524ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.571ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.103     2.256    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.340 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.079     2.419    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[0]
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.206     2.037    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.224     2.261    
    SLICE_X23Y128        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.045     2.306    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.083ns (47.159%)  route 0.093ns (52.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.102ns (routing 0.524ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.571ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.102     2.255    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.338 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.093     2.431    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.210     2.041    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism              0.230     2.271    
    SLICE_X24Y128        FDPE (Hold_AFF2_SLICEM_C_D)
                                                      0.045     2.316    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.083ns (49.072%)  route 0.086ns (50.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.105ns (routing 0.524ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.571ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.105     2.258    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.341 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.086     2.427    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.206     2.037    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism              0.230     2.267    
    SLICE_X23Y128        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     2.312    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.084ns (47.690%)  route 0.092ns (52.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.105ns (routing 0.524ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.571ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.105     2.258    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/Q
                         net (fo=2, routed)           0.092     2.434    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[6]
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.206     2.037    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism              0.230     2.267    
    SLICE_X23Y128        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.044     2.311    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.084ns (47.191%)  route 0.094ns (52.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Net Delay (Source):      1.105ns (routing 0.524ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.571ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.105     2.258    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/Q
                         net (fo=1, routed)           0.094     2.436    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.210     2.041    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism              0.223     2.264    
    SLICE_X23Y128        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.044     2.308    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_300_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.085ns (47.440%)  route 0.094ns (52.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Net Delay (Source):      1.105ns (routing 0.524ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.571ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.105     2.258    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.343 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, routed)           0.094     2.437    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.210     2.041    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism              0.223     2.264    
    SLICE_X23Y128        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.044     2.308    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_300_kria_eth_top_clk_wiz_2
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         3.333       1.954      BUFGCE_X0Y80            kria_eth_top_i/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            1.250         3.333       2.083      BITSLICE_CONTROL_X0Y19  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            1.250         3.333       2.083      BITSLICE_CONTROL_X0Y18  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            1.250         3.333       2.083      BITSLICE_CONTROL_X0Y16  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         3.333       2.262      MMCM_X0Y3               kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            0.550         3.333       2.783      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Min Period        n/a     FDSE/C              n/a            0.550         3.333       2.783      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            3.333         3.333       0.000      BITSLICE_CONTROL_X0Y19  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            3.333         3.333       0.000      BITSLICE_CONTROL_X0Y18  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            3.333         3.333       0.000      BITSLICE_CONTROL_X0Y16  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y19  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y19  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y18  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y18  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y16  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y16  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.275         1.667       1.392      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.275         1.667       1.392      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Slow    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y19  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y19  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y18  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y18  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y16  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK   n/a            0.563         1.667       1.104      BITSLICE_CONTROL_X0Y16  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK
High Pulse Width  Slow    FDSE/C              n/a            0.275         1.667       1.392      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.275         1.667       1.392      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X23Y128           kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  som240_2_connector_pl_gem3_rgmii_rxc
  To Clock:  som240_2_connector_pl_gem3_rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@8.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.114ns (4.575%)  route 2.378ns (95.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.136ns = ( 10.136 - 8.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.761ns (routing 0.246ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.231ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.761     2.804    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_axi_clk
    SLICE_X18Y138        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.918 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_reset_reg/Q
                         net (fo=942, routed)         2.378     5.295    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/rsta
    RAMB36_X0Y22         RAMB36E2                                     r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     8.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.449    10.136    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/clka
    RAMB36_X0Y22         RAMB36E2                                     r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.371    10.507    
                         clock uncertainty           -0.035    10.472    
    RAMB36_X0Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.427    10.045    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][21]/CE
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@8.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.193ns (6.613%)  route 2.725ns (93.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 10.251 - 8.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.246ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.231ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.749     2.792    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X22Y116        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.905 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/Q
                         net (fo=6, routed)           1.066     3.971    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready
    SLICE_X20Y115        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.051 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_valid_array[1][0]_i_1/O
                         net (fo=65, routed)          1.659     5.710    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0
    SLICE_X21Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     8.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.564    10.251    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X21Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][21]/C
                         clock pessimism              0.371    10.622    
                         clock uncertainty           -0.035    10.586    
    SLICE_X21Y120        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    10.507    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][21]
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][25]/CE
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@8.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.193ns (6.613%)  route 2.725ns (93.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 10.251 - 8.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.246ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.231ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.749     2.792    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X22Y116        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.905 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/Q
                         net (fo=6, routed)           1.066     3.971    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready
    SLICE_X20Y115        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.051 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_valid_array[1][0]_i_1/O
                         net (fo=65, routed)          1.659     5.710    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0
    SLICE_X21Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     8.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.564    10.251    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X21Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][25]/C
                         clock pessimism              0.371    10.622    
                         clock uncertainty           -0.035    10.586    
    SLICE_X21Y120        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079    10.507    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][25]
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][30]/CE
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@8.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.193ns (6.613%)  route 2.725ns (93.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 10.251 - 8.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.246ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.231ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.749     2.792    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X22Y116        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.905 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/Q
                         net (fo=6, routed)           1.066     3.971    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready
    SLICE_X20Y115        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.051 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_valid_array[1][0]_i_1/O
                         net (fo=65, routed)          1.659     5.710    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0
    SLICE_X21Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     8.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.564    10.251    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X21Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][30]/C
                         clock pessimism              0.371    10.622    
                         clock uncertainty           -0.035    10.586    
    SLICE_X21Y120        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.079    10.507    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][30]
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][21]/CE
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@8.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.193ns (6.613%)  route 2.725ns (93.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 10.251 - 8.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.246ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.231ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.749     2.792    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X22Y116        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.905 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready_reg/Q
                         net (fo=6, routed)           1.066     3.971    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_ready
    SLICE_X20Y115        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.051 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_valid_array[1][0]_i_1/O
                         net (fo=65, routed)          1.659     5.710    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0
    SLICE_X21Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     8.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.564    10.251    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X21Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][21]/C
                         clock pessimism              0.371    10.622    
                         clock uncertainty           -0.035    10.586    
    SLICE_X21Y120        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.079    10.507    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][21]
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@8.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.668ns (21.915%)  route 2.380ns (78.085%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 10.287 - 8.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.246ns, distribution 1.516ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.231ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.762     2.805    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bufg_rgmii_rx_clk
    SLICE_X21Y123        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.919 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=381, routed)         1.599     4.517    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/rx_enable
    SLICE_X17Y136        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137     4.654 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/rx_byte_counter_i_1/O
                         net (fo=6, routed)           0.570     5.224    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/increment_pulse
    SLICE_X8Y130         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.224     5.448 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2/O
                         net (fo=3, routed)           0.173     5.621    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2_n_0
    SLICE_X8Y127         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     5.814 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[5]_i_1/O
                         net (fo=1, routed)           0.039     5.853    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/p_0_in[5]
    SLICE_X8Y127         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     8.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.600    10.287    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/stat_clk
    SLICE_X8Y127         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[5]/C
                         clock pessimism              0.437    10.724    
                         clock uncertainty           -0.035    10.689    
    SLICE_X8Y127         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    10.734    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[5]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@8.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.555ns (18.328%)  route 2.473ns (81.672%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 10.287 - 8.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.246ns, distribution 1.516ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.231ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.762     2.805    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bufg_rgmii_rx_clk
    SLICE_X21Y123        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.919 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=381, routed)         1.599     4.517    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/rx_enable
    SLICE_X17Y136        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137     4.654 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/rx_byte_counter_i_1/O
                         net (fo=6, routed)           0.570     5.224    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/increment_pulse
    SLICE_X8Y130         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.224     5.448 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2/O
                         net (fo=3, routed)           0.209     5.657    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2_n_0
    SLICE_X8Y127         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     5.737 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[6]_i_1/O
                         net (fo=1, routed)           0.096     5.833    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/p_0_in[6]
    SLICE_X8Y127         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     8.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.600    10.287    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/stat_clk
    SLICE_X8Y127         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[6]/C
                         clock pessimism              0.437    10.724    
                         clock uncertainty           -0.035    10.689    
    SLICE_X8Y127         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.732    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[6]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@8.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.566ns (18.967%)  route 2.418ns (81.033%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 10.287 - 8.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.246ns, distribution 1.516ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.231ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.762     2.805    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bufg_rgmii_rx_clk
    SLICE_X21Y123        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.919 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=381, routed)         1.599     4.517    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/rx_enable
    SLICE_X17Y136        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137     4.654 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/rx_byte_counter_i_1/O
                         net (fo=6, routed)           0.570     5.224    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/increment_pulse
    SLICE_X8Y130         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.224     5.448 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2/O
                         net (fo=3, routed)           0.209     5.657    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2_n_0
    SLICE_X8Y127         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091     5.748 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_1/O
                         net (fo=1, routed)           0.041     5.789    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/p_0_in[7]
    SLICE_X8Y127         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     8.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.600    10.287    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/stat_clk
    SLICE_X8Y127         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[7]/C
                         clock pessimism              0.437    10.724    
                         clock uncertainty           -0.035    10.689    
    SLICE_X8Y127         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    10.734    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[7]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@8.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.114ns (5.130%)  route 2.108ns (94.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns = ( 10.133 - 8.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.761ns (routing 0.246ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.231ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.761     2.804    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_axi_clk
    SLICE_X18Y138        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.918 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_reset_reg/Q
                         net (fo=942, routed)         2.108     5.026    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/rsta
    RAMB36_X0Y21         RAMB36E2                                     r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     8.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.446    10.133    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X0Y21         RAMB36E2                                     r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.371    10.504    
                         clock uncertainty           -0.035    10.469    
    RAMB36_X0Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.427    10.042    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@8.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.422ns (15.093%)  route 2.374ns (84.907%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 10.262 - 8.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.761ns (routing 0.246ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.231ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.761     2.804    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_axi_clk
    SLICE_X18Y138        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.918 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rx_reset_reg/Q
                         net (fo=942, routed)         1.796     4.713    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X15Y115        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.088     4.801 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_5/O
                         net (fo=8, routed)           0.190     4.991    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_5_n_0
    SLICE_X15Y114        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.220     5.211 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[0]_i_1/O
                         net (fo=1, routed)           0.389     5.600    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[0]_i_1_n_0
    SLICE_X15Y114        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     8.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.575    10.262    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X15Y114        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[0]/C
                         clock pessimism              0.371    10.633    
                         clock uncertainty           -0.035    10.598    
    SLICE_X15Y114        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    10.642    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  5.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.112ns (51.142%)  route 0.107ns (48.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.564ns (routing 0.231ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.246ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.564     2.251    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_mac_aclk
    SLICE_X16Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y120        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.363 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[12]/Q
                         net (fo=1, routed)           0.107     2.470    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_reg[25]_0[12]
    SLICE_X17Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.748     2.791    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X17Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_reg[12]/C
                         clock pessimism             -0.437     2.354    
    SLICE_X17Y120        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     2.456    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.114ns (42.175%)  route 0.156ns (57.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      1.564ns (routing 0.231ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.246ns, distribution 1.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.564     2.251    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X21Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.365 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][21]/Q
                         net (fo=2, routed)           0.156     2.521    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg_n_0_[2][21]
    SLICE_X20Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.728     2.771    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[21]/C
                         clock pessimism             -0.371     2.400    
    SLICE_X20Y119        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.502    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_14_and_15_d19_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.112ns (38.617%)  route 0.178ns (61.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      1.568ns (routing 0.231ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.246ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.568     2.255    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X19Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.367 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][20]/Q
                         net (fo=2, routed)           0.178     2.545    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg_n_0_[1][20]
    SLICE_X16Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_14_and_15_d19_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.751     2.794    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X16Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_14_and_15_d19_reg[4]/C
                         clock pessimism             -0.371     2.423    
    SLICE_X16Y120        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.525    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_14_and_15_d19_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.114ns (38.112%)  route 0.185ns (61.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      1.552ns (routing 0.231ns, distribution 1.321ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.246ns, distribution 1.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.552     2.239    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     2.353 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][24]/Q
                         net (fo=2, routed)           0.185     2.538    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg_n_0_[2][24]
    SLICE_X20Y121        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.740     2.783    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y121        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[24]/C
                         clock pessimism             -0.371     2.412    
    SLICE_X20Y121        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.515    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_lower_d10_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG8_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/G_NO_1588_HOOKS.DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.114ns (52.055%)  route 0.105ns (47.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.562ns (routing 0.231ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.246ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.562     2.249    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/rx_axi_clk
    SLICE_X19Y133        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y133        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     2.363 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG8_reg[4]/Q
                         net (fo=1, routed)           0.105     2.468    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG8[4]
    SLICE_X20Y133        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/G_NO_1588_HOOKS.DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.735     2.778    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/rx_axi_clk
    SLICE_X20Y133        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/G_NO_1588_HOOKS.DATA_reg[4]/C
                         clock pessimism             -0.437     2.341    
    SLICE_X20Y133        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.443    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/G_NO_1588_HOOKS.DATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.114ns (44.307%)  route 0.143ns (55.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Net Delay (Source):      1.552ns (routing 0.231ns, distribution 1.321ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.246ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.552     2.239    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X20Y115        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     2.353 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][3]/Q
                         net (fo=4, routed)           0.143     2.496    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg_n_0_[1][3]
    SLICE_X19Y116        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.757     2.800    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X19Y116        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19_reg[3]/C
                         clock pessimism             -0.432     2.367    
    SLICE_X19Y116        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     2.468    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/STATISTICS_VECTOR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.112ns (46.608%)  route 0.128ns (53.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.564ns (routing 0.231ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.246ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.564     2.251    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/rx_axi_clk
    SLICE_X17Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/STATISTICS_VECTOR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.363 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/STATISTICS_VECTOR_reg[3]/Q
                         net (fo=2, routed)           0.128     2.491    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector[3]
    SLICE_X18Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.755     2.798    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_mac_aclk
    SLICE_X18Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[3]/C
                         clock pessimism             -0.437     2.360    
    SLICE_X18Y122        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.461    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.111ns (43.534%)  route 0.144ns (56.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.556ns (routing 0.231ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.246ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.556     2.243    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/rx_axi_clk
    SLICE_X20Y138        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.354 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG6_reg[2]/Q
                         net (fo=3, routed)           0.144     2.498    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG6[2]
    SLICE_X19Y137        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.762     2.805    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/rx_axi_clk
    SLICE_X19Y137        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG7_reg[2]/C
                         clock pessimism             -0.437     2.367    
    SLICE_X19Y137        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     2.468    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG7_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.114ns (44.402%)  route 0.143ns (55.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.556ns (routing 0.231ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.246ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.556     2.243    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/rx_axi_clk
    SLICE_X20Y138        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     2.357 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG6_reg[1]/Q
                         net (fo=3, routed)           0.143     2.500    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG6[1]
    SLICE_X19Y137        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.762     2.805    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/rx_axi_clk
    SLICE_X19Y137        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG7_reg[1]/C
                         clock pessimism             -0.437     2.367    
    SLICE_X19Y137        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.469    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/RXD_REG7_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.862%)  route 0.111ns (43.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.555ns (routing 0.231ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.246ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.555     2.242    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/RX_CLK
    SLICE_X20Y131        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.354 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/Q
                         net (fo=6, routed)           0.082     2.436    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]
    SLICE_X19Y131        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.034     2.470 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER[10]_i_3/O
                         net (fo=1, routed)           0.029     2.499    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/p_0_in[10]
    SLICE_X19Y131        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.761     2.804    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/RX_CLK
    SLICE_X19Y131        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/C
                         clock pessimism             -0.437     2.366    
    SLICE_X19Y131        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     2.467    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         som240_2_connector_pl_gem3_rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { som240_2_connector_pl_gem3_rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X0Y21           kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X0Y22           kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     IDDRE1/C            n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y124  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDRE1/CB           n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y124  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/CB
Min Period        n/a     IDDRE1/C            n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y120  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDRE1/CB           n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y120  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/CB
Min Period        n/a     IDDRE1/C            n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y121  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDRE1/CB           n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y121  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/CB
Min Period        n/a     IDDRE1/C            n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y122  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDRE1/CB           n/a            1.600         8.000       6.400      BITSLICE_RX_TX_X0Y122  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/CB
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X20Y120          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X20Y120          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X21Y117          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X21Y117          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X21Y117          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X21Y117          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X17Y139          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/delay_rx_data_valid/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X17Y139          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/delay_rx_data_valid/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X18Y143          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X18Y143          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X20Y120          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X20Y120          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X21Y117          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X21Y117          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[16]_srl7___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X21Y117          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X21Y117          kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[7]_srl4___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X17Y139          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/delay_rx_data_valid/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X17Y139          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/delay_rx_data_valid/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X18Y143          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X18Y143          kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match/CLK
Max Skew          Slow    IDDRE1/CB           IDDRE1/C       3.625         0.298       3.327      BITSLICE_RX_TX_X0Y121  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/CB
Max Skew          Slow    IDDRE1/CB           IDDRE1/C       3.625         0.298       3.327      BITSLICE_RX_TX_X0Y123  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/CB
Max Skew          Slow    IDDRE1/CB           IDDRE1/C       3.625         0.297       3.328      BITSLICE_RX_TX_X0Y124  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/CB
Max Skew          Slow    IDDRE1/CB           IDDRE1/C       3.625         0.296       3.329      BITSLICE_RX_TX_X0Y120  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/CB
Max Skew          Slow    IDDRE1/CB           IDDRE1/C       3.625         0.296       3.329      BITSLICE_RX_TX_X0Y122  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/CB
Max Skew          Slow    IDDRE1/C            IDDRE1/CB      3.625         0.295       3.330      BITSLICE_RX_TX_X0Y124  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Max Skew          Slow    IDDRE1/C            IDDRE1/CB      3.625         0.294       3.331      BITSLICE_RX_TX_X0Y120  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Max Skew          Slow    IDDRE1/C            IDDRE1/CB      3.625         0.294       3.331      BITSLICE_RX_TX_X0Y122  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Max Skew          Slow    IDDRE1/C            IDDRE1/CB      3.625         0.293       3.332      BITSLICE_RX_TX_X0Y123  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Max Skew          Slow    IDDRE1/C            IDDRE1/CB      3.625         0.292       3.333      BITSLICE_RX_TX_X0Y121  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_kria_eth_top_clk_wiz_2
  To Clock:  clk_100_kria_eth_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.028ns  (logic 0.252ns (24.518%)  route 0.776ns (75.482%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/C
    SLICE_X6Y136         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/Q
                         net (fo=2, routed)           0.681     0.798    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[45]
    SLICE_X8Y136         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.135     0.933 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1/O
                         net (fo=1, routed)           0.095     1.028    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1_n_0
    SLICE_X8Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y136         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     6.043    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.990ns  (logic 0.343ns (34.630%)  route 0.647ns (65.370%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/C
    SLICE_X11Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/Q
                         net (fo=2, routed)           0.567     0.682    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[19]
    SLICE_X7Y136         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     0.910 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__1/O
                         net (fo=1, routed)           0.080     0.990    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__1_n_0
    SLICE_X7Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X7Y136         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     6.044    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.966ns  (logic 0.339ns (35.079%)  route 0.627ns (64.921%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[15]/C
    SLICE_X7Y138         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[15]/Q
                         net (fo=2, routed)           0.558     0.676    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[15]
    SLICE_X9Y137         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     0.897 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__1/O
                         net (fo=1, routed)           0.069     0.966    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__1_n_0
    SLICE_X9Y137         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X9Y137         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     6.044    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.962ns  (logic 0.333ns (34.599%)  route 0.629ns (65.401%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]/C
    SLICE_X6Y138         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]/Q
                         net (fo=2, routed)           0.533     0.646    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[52]
    SLICE_X8Y136         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     0.866 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__1/O
                         net (fo=1, routed)           0.096     0.962    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__1_n_0
    SLICE_X8Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y136         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     6.043    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.940ns  (logic 0.265ns (28.177%)  route 0.675ns (71.823%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X8Y138         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.608     0.721    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X9Y137         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.152     0.873 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1/O
                         net (fo=1, routed)           0.067     0.940    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1_n_0
    SLICE_X9Y137         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X9Y137         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     6.044    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.938ns  (logic 0.264ns (28.151%)  route 0.674ns (71.849%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X8Y138         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.578     0.691    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X8Y135         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     0.842 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1/O
                         net (fo=1, routed)           0.096     0.938    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1_n_0
    SLICE_X8Y135         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y135         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     6.043    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.874ns  (logic 0.333ns (38.101%)  route 0.541ns (61.899%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X8Y138         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.445     0.558    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X5Y138         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.220     0.778 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__1/O
                         net (fo=1, routed)           0.096     0.874    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__1_n_0
    SLICE_X5Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y138         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     6.043    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.861ns  (logic 0.337ns (39.149%)  route 0.524ns (60.851%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X8Y138         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.429     0.542    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X4Y141         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.224     0.766 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[30]_i_1__1/O
                         net (fo=1, routed)           0.095     0.861    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[30]_i_1__1_n_0
    SLICE_X4Y141         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X4Y141         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     6.043    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.829ns  (logic 0.251ns (30.260%)  route 0.578ns (69.740%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/C
    SLICE_X11Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/Q
                         net (fo=2, routed)           0.511     0.626    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[19]
    SLICE_X6Y137         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     0.762 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__1/O
                         net (fo=1, routed)           0.067     0.829    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__1_n_0
    SLICE_X6Y137         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X6Y137         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     6.044    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.825ns  (logic 0.303ns (36.727%)  route 0.522ns (63.273%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]/C
    SLICE_X5Y142         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[50]/Q
                         net (fo=2, routed)           0.455     0.573    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[50]
    SLICE_X6Y138         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.185     0.758 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1/O
                         net (fo=1, routed)           0.067     0.825    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1_n_0
    SLICE_X6Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X6Y138         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     6.044    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  5.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_kria_eth_top_clk_wiz_2
  To Clock:  clk_100_kria_eth_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        1.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 kria_eth_top_i/rst_ps8_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns)
  Data Path Delay:        3.881ns  (logic 0.213ns (5.488%)  route 3.668ns (94.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 8.692 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.313ns (routing 1.136ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.679ns (routing 1.459ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     6.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     5.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     6.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.313     8.692    kria_eth_top_i/rst_ps8_0_200M/U0/slowest_sync_clk
    SLICE_X2Y182         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y182         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     8.808 r  kria_eth_top_i/rst_ps8_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.931    10.739    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg_2
    SLICE_X2Y151         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.097    10.836 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1/O
                         net (fo=2, routed)           1.738    12.573    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1_n_0
    SLICE_X3Y186         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.679    14.498    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X3Y186         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/C
                         clock pessimism             -0.477    14.022    
                         clock uncertainty           -0.204    13.818    
    SLICE_X3Y186         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    13.862    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                         13.862    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns)
  Data Path Delay:        3.674ns  (logic 0.545ns (14.834%)  route 3.129ns (85.166%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    3.601ns = ( 8.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.223ns (routing 1.136ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.459ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     6.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     5.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     6.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.223     8.601    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y155         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     8.717 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=42, routed)          0.415     9.133    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc[1]
    SLICE_X3Y149         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     9.319 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.343     9.662    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X2Y152         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     9.814 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=39, routed)          1.686    11.500    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X1Y181         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091    11.591 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[37]_i_1/O
                         net (fo=32, routed)          0.684    12.275    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X1Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.676    14.495    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
                         clock pessimism             -0.477    14.019    
                         clock uncertainty           -0.204    13.815    
    SLICE_X1Y184         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    13.734    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns)
  Data Path Delay:        3.674ns  (logic 0.545ns (14.834%)  route 3.129ns (85.166%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    3.601ns = ( 8.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.223ns (routing 1.136ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.459ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     6.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     5.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     6.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.223     8.601    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y155         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     8.717 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=42, routed)          0.415     9.133    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc[1]
    SLICE_X3Y149         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     9.319 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.343     9.662    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X2Y152         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     9.814 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=39, routed)          1.686    11.500    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X1Y181         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091    11.591 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[37]_i_1/O
                         net (fo=32, routed)          0.684    12.275    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X1Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.676    14.495    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                         clock pessimism             -0.477    14.019    
                         clock uncertainty           -0.204    13.815    
    SLICE_X1Y184         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    13.734    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns)
  Data Path Delay:        3.674ns  (logic 0.545ns (14.834%)  route 3.129ns (85.166%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    3.601ns = ( 8.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.223ns (routing 1.136ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.459ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     6.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     5.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     6.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.223     8.601    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y155         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     8.717 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=42, routed)          0.415     9.133    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc[1]
    SLICE_X3Y149         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     9.319 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.343     9.662    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X2Y152         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     9.814 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=39, routed)          1.686    11.500    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X1Y181         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091    11.591 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[37]_i_1/O
                         net (fo=32, routed)          0.684    12.275    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X1Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.676    14.495    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
                         clock pessimism             -0.477    14.019    
                         clock uncertainty           -0.204    13.815    
    SLICE_X1Y184         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081    13.734    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns)
  Data Path Delay:        3.674ns  (logic 0.545ns (14.834%)  route 3.129ns (85.166%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    3.601ns = ( 8.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.223ns (routing 1.136ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.459ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     6.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     5.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     6.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.223     8.601    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y155         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     8.717 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=42, routed)          0.415     9.133    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc[1]
    SLICE_X3Y149         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     9.319 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.343     9.662    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X2Y152         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     9.814 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=39, routed)          1.686    11.500    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X1Y181         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091    11.591 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[37]_i_1/O
                         net (fo=32, routed)          0.684    12.275    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X1Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.676    14.495    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/C
                         clock pessimism             -0.477    14.019    
                         clock uncertainty           -0.204    13.815    
    SLICE_X1Y184         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    13.734    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns)
  Data Path Delay:        3.658ns  (logic 0.545ns (14.898%)  route 3.113ns (85.102%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    3.601ns = ( 8.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.223ns (routing 1.136ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.673ns (routing 1.459ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     6.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     5.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     6.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.223     8.601    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y155         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     8.717 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=42, routed)          0.415     9.133    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc[1]
    SLICE_X3Y149         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     9.319 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.343     9.662    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X2Y152         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     9.814 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=39, routed)          1.686    11.500    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X1Y181         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091    11.591 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[37]_i_1/O
                         net (fo=32, routed)          0.669    12.260    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.673    14.492    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
                         clock pessimism             -0.477    14.016    
                         clock uncertainty           -0.204    13.812    
    SLICE_X0Y184         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    13.733    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns)
  Data Path Delay:        3.660ns  (logic 0.545ns (14.890%)  route 3.115ns (85.110%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    3.601ns = ( 8.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.223ns (routing 1.136ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.459ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     6.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     5.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     6.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.223     8.601    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y155         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     8.717 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=42, routed)          0.415     9.133    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc[1]
    SLICE_X3Y149         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     9.319 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.343     9.662    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X2Y152         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     9.814 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=39, routed)          1.686    11.500    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X1Y181         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091    11.591 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[37]_i_1/O
                         net (fo=32, routed)          0.671    12.262    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.676    14.495    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/C
                         clock pessimism             -0.477    14.019    
                         clock uncertainty           -0.204    13.815    
    SLICE_X0Y184         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    13.736    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns)
  Data Path Delay:        3.660ns  (logic 0.545ns (14.890%)  route 3.115ns (85.110%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    3.601ns = ( 8.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.223ns (routing 1.136ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.459ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     6.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     5.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     6.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.223     8.601    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y155         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     8.717 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=42, routed)          0.415     9.133    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc[1]
    SLICE_X3Y149         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     9.319 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.343     9.662    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X2Y152         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     9.814 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=39, routed)          1.686    11.500    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X1Y181         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091    11.591 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[37]_i_1/O
                         net (fo=32, routed)          0.671    12.262    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.676    14.495    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
                         clock pessimism             -0.477    14.019    
                         clock uncertainty           -0.204    13.815    
    SLICE_X0Y184         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079    13.736    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns)
  Data Path Delay:        3.660ns  (logic 0.545ns (14.890%)  route 3.115ns (85.110%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    3.601ns = ( 8.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.223ns (routing 1.136ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.459ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     6.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     5.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     6.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.223     8.601    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y155         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     8.717 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=42, routed)          0.415     9.133    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc[1]
    SLICE_X3Y149         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     9.319 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.343     9.662    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X2Y152         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     9.814 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=39, routed)          1.686    11.500    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X1Y181         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091    11.591 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[37]_i_1/O
                         net (fo=32, routed)          0.671    12.262    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.676    14.495    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                         clock pessimism             -0.477    14.019    
                         clock uncertainty           -0.204    13.815    
    SLICE_X0Y184         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.079    13.736    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@10.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns)
  Data Path Delay:        3.660ns  (logic 0.545ns (14.890%)  route 3.115ns (85.110%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    3.601ns = ( 8.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.223ns (routing 1.136ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.459ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     6.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     5.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     6.335    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.379 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.223     8.601    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y155         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     8.717 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=42, routed)          0.415     9.133    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc[1]
    SLICE_X3Y149         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     9.319 f  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.343     9.662    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X2Y152         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     9.814 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=39, routed)          1.686    11.500    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X1Y181         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091    11.591 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[37]_i_1/O
                         net (fo=32, routed)          0.671    12.262    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    C3                                                0.000    10.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    10.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436    10.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739    11.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318    11.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.676    14.495    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y184         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                         clock pessimism             -0.477    14.019    
                         clock uncertainty           -0.204    13.815    
    SLICE_X0Y184         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.079    13.736    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  1.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.084ns (8.898%)  route 0.860ns (91.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.259ns (routing 0.625ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.969ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.259     2.412    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y192         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y192         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.496 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]/Q
                         net (fo=2, routed)           0.860     3.356    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/D[14]
    SLICE_X3Y145         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.775     2.611    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y145         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/C
                         clock pessimism              0.350     2.961    
                         clock uncertainty            0.204     3.165    
    SLICE_X3Y145         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     3.210    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.210    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.084ns (8.677%)  route 0.884ns (91.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.253ns (routing 0.625ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.969ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.253     2.406    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y194         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.490 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=4, routed)           0.884     3.374    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/D[9]
    SLICE_X3Y143         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.781     2.617    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y143         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                         clock pessimism              0.350     2.967    
                         clock uncertainty            0.204     3.171    
    SLICE_X3Y143         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.044     3.215    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.083ns (8.568%)  route 0.886ns (91.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.249ns (routing 0.625ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.969ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.249     2.402    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y194         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y194         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     2.485 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=4, routed)           0.886     3.371    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/D[6]
    SLICE_X3Y142         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.776     2.613    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y142         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                         clock pessimism              0.350     2.963    
                         clock uncertainty            0.204     3.167    
    SLICE_X3Y142         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.044     3.211    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.105ns (10.747%)  route 0.872ns (89.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.246ns (routing 0.625ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.969ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.246     2.399    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X0Y194         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.483 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.854     3.337    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X0Y193         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.021     3.358 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1/O
                         net (fo=1, routed)           0.018     3.376    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1_n_0
    SLICE_X0Y193         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.779     2.616    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X0Y193         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.350     2.966    
                         clock uncertainty            0.204     3.170    
    SLICE_X0Y193         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.044     3.214    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           3.376    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.083ns (8.401%)  route 0.905ns (91.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.257ns (routing 0.625ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.969ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.257     2.410    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y187         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y187         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.493 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/Q
                         net (fo=2, routed)           0.905     3.398    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[33]
    SLICE_X2Y190         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.799     2.635    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y190         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[34]/C
                         clock pessimism              0.350     2.985    
                         clock uncertainty            0.204     3.189    
    SLICE_X2Y190         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.045     3.234    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.159ns (15.739%)  route 0.851ns (84.261%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.218ns (routing 0.625ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.969ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.218     2.371    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y152         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.455 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q
                         net (fo=30, routed)          0.053     2.508    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X2Y152         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.545 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=39, routed)          0.781     3.326    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X0Y181         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.038     3.364 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=1, routed)           0.017     3.381    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[35]
    SLICE_X0Y181         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.782     2.619    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y181         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/C
                         clock pessimism              0.350     2.969    
                         clock uncertainty            0.204     3.173    
    SLICE_X0Y181         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.044     3.217    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.082ns (8.393%)  route 0.895ns (91.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.258ns (routing 0.625ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.969ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.258     2.411    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y183         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     2.493 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/Q
                         net (fo=2, routed)           0.895     3.388    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[10]
    SLICE_X1Y189         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.786     2.623    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y189         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[11]/C
                         clock pessimism              0.350     2.973    
                         clock uncertainty            0.204     3.177    
    SLICE_X1Y189         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.045     3.222    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.084ns (8.563%)  route 0.897ns (91.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.253ns (routing 0.625ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.969ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.253     2.406    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y194         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.490 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=4, routed)           0.897     3.387    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/D[9]
    SLICE_X3Y143         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.781     2.617    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y143         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                         clock pessimism              0.350     2.967    
                         clock uncertainty            0.204     3.171    
    SLICE_X3Y143         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.045     3.216    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.084ns (8.572%)  route 0.896ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.258ns (routing 0.625ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.969ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.258     2.411    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y183         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.495 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/Q
                         net (fo=2, routed)           0.896     3.391    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[3]
    SLICE_X2Y185         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.784     2.621    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y185         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[4]/C
                         clock pessimism              0.350     2.970    
                         clock uncertainty            0.204     3.175    
    SLICE_X2Y185         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.045     3.220    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.084ns (8.553%)  route 0.898ns (91.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.253ns (routing 0.625ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.969ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.253     2.406    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y197         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.490 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/Q
                         net (fo=3, routed)           0.898     3.389    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/D[18]
    SLICE_X2Y143         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.781     2.617    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y143         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
                         clock pessimism              0.350     2.967    
                         clock uncertainty            0.204     3.171    
    SLICE_X2Y143         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     3.216    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_kria_eth_top_clk_wiz_2
  To Clock:  clk_125_kria_eth_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        3.194ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.852ns  (logic 0.261ns (9.151%)  route 2.591ns (90.849%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X4Y142         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=100, routed)         2.090     2.202    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DPRA2
    SLICE_X7Y137         RAMD64E (Prop_C6LUT_SLICEM_RADR2_O)
                                                      0.149     2.351 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.501     2.852    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst_n_0
    SLICE_X11Y137        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y137        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.729ns  (logic 0.264ns (9.673%)  route 2.465ns (90.327%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X4Y142         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=100, routed)         2.095     2.207    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DPRA2
    SLICE_X7Y137         RAMD64E (Prop_A6LUT_SLICEM_RADR2_O)
                                                      0.152     2.359 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.370     2.729    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst_n_0
    SLICE_X8Y137         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y137         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     6.043    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.726ns  (logic 0.264ns (9.683%)  route 2.462ns (90.317%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X4Y142         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=100, routed)         2.064     2.176    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[57].RAM64X1D_inst/DPRA2
    SLICE_X7Y141         RAMD64E (Prop_G6LUT_SLICEM_RADR2_O)
                                                      0.152     2.328 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[57].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.398     2.726    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[57].RAM64X1D_inst_n_0
    SLICE_X7Y143         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X7Y143         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     6.043    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[64]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.695ns  (logic 0.264ns (9.794%)  route 2.431ns (90.206%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X4Y142         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=100, routed)         2.125     2.237    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DPRA2
    SLICE_X7Y139         RAMD64E (Prop_A6LUT_SLICEM_RADR2_O)
                                                      0.152     2.389 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.306     2.695    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst_n_0
    SLICE_X6Y139         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X6Y139         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.615ns  (logic 0.264ns (10.096%)  route 2.351ns (89.904%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X4Y142         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=100, routed)         1.994     2.106    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DPRA2
    SLICE_X7Y137         RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.152     2.258 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.357     2.615    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst_n_0
    SLICE_X8Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y136         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     6.045    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.608ns  (logic 0.264ns (10.121%)  route 2.344ns (89.879%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X4Y142         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=100, routed)         2.070     2.182    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DPRA2
    SLICE_X7Y141         RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.152     2.334 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.274     2.608    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst_n_0
    SLICE_X6Y142         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X6Y142         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.598ns  (logic 0.264ns (10.161%)  route 2.334ns (89.839%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X4Y142         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=100, routed)         2.059     2.171    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DPRA2
    SLICE_X5Y137         RAMD64E (Prop_G6LUT_SLICEM_RADR2_O)
                                                      0.152     2.323 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.275     2.598    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst_n_0
    SLICE_X6Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X6Y136         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -2.598    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.592ns  (logic 0.304ns (11.726%)  route 2.288ns (88.274%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X4Y142         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=105, routed)         1.853     1.971    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DPRA1
    SLICE_X5Y141         RAMD64E (Prop_C6LUT_SLICEM_RADR1_O)
                                                      0.186     2.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.435     2.592    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst_n_0
    SLICE_X6Y141         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X6Y141         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[62]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -2.592    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.569ns  (logic 0.264ns (10.277%)  route 2.305ns (89.723%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X4Y142         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=100, routed)         1.986     2.098    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DPRA2
    SLICE_X7Y137         RAMD64E (Prop_G6LUT_SLICEM_RADR2_O)
                                                      0.152     2.250 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.319     2.569    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst_n_0
    SLICE_X7Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X7Y136         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.045     6.045    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[38]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -2.569    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.522ns  (logic 0.264ns (10.466%)  route 2.258ns (89.534%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X4Y142         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=100, routed)         2.044     2.156    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DPRA2
    SLICE_X5Y137         RAMD64E (Prop_A6LUT_SLICEM_RADR2_O)
                                                      0.152     2.308 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.214     2.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst_n_0
    SLICE_X6Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X6Y136         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                  3.524    





---------------------------------------------------------------------------------------------------
From Clock:  som240_2_connector_pl_gem3_rgmii_rxc
  To Clock:  clk_125_kria_eth_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        5.476ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.570ns  (logic 0.114ns (19.984%)  route 0.456ns (80.016%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[6]/C
    SLICE_X16Y122        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[6]/Q
                         net (fo=2, routed)           0.456     0.570    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/increment_vector
    SLICE_X13Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X13Y119        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.523ns  (logic 0.113ns (21.587%)  route 0.410ns (78.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/C
    SLICE_X16Y123        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/Q
                         net (fo=2, routed)           0.410     0.523    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/increment_vector
    SLICE_X13Y121        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X13Y121        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.516ns  (logic 0.114ns (22.093%)  route 0.402ns (77.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/C
    SLICE_X9Y121         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.402     0.516    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/Q[0]
    SLICE_X8Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y117         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.511ns  (logic 0.114ns (22.289%)  route 0.397ns (77.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[4]/C
    SLICE_X15Y122        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[4]/Q
                         net (fo=2, routed)           0.397     0.511    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/increment_vector
    SLICE_X13Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X13Y120        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.502ns  (logic 0.113ns (22.489%)  route 0.389ns (77.511%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[8]/C
    SLICE_X16Y122        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[8]/Q
                         net (fo=2, routed)           0.389     0.502    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/increment_vector
    SLICE_X14Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y120        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.502ns  (logic 0.114ns (22.713%)  route 0.388ns (77.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/C
    SLICE_X16Y122        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/Q
                         net (fo=2, routed)           0.388     0.502    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/increment_vector
    SLICE_X15Y120        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y120        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.499ns  (logic 0.113ns (22.645%)  route 0.386ns (77.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[4]/C
    SLICE_X9Y121         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.386     0.499    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/Q[0]
    SLICE_X10Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X10Y122        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.485ns  (logic 0.113ns (23.277%)  route 0.372ns (76.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[5]/C
    SLICE_X15Y122        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[5]/Q
                         net (fo=2, routed)           0.372     0.485    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/increment_vector
    SLICE_X14Y121        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y121        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.470ns  (logic 0.116ns (24.681%)  route 0.354ns (75.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[0]/C
    SLICE_X7Y123         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[0]/Q
                         net (fo=1, routed)           0.354     0.470    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/Q[0]
    SLICE_X8Y125         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y125         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.462ns  (logic 0.115ns (24.892%)  route 0.347ns (75.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/C
    SLICE_X9Y121         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.347     0.462    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/Q[0]
    SLICE_X10Y117        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X10Y117        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  5.584    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125_kria_eth_top_clk_wiz_2
  To Clock:  kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[0]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@4.000ns - clk_125_kria_eth_top_clk_wiz_2 fall@4.000ns)
  Data Path Delay:        1.555ns  (logic 1.342ns (86.301%)  route 0.213ns (13.699%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        2.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 18.341 - 12.000 ) 
    Source Clock Delay      (SCD):    3.922ns = ( 7.922 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      2.536ns (routing 1.400ns, distribution 1.136ns)
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     5.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     4.986 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     5.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.386 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.536     7.922    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3                                    f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.492     8.414 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.058     8.472    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_0
    BITSLICE_RX_TX_X0Y106
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.204     8.675 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.155     8.830    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_0
    U9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.646     9.476 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.476    som240_2_connector_pl_gem3_rgmii_td[0]
    U9                                                                r  som240_2_connector_pl_gem3_rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     4.287 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.287 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     5.462 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.814 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=1932, routed)        2.214     8.028    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.341     8.369 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.021     8.390    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.044     8.434 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     8.446    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.157     8.603 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.112     8.715    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      0.988     9.703 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.111     9.814    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527    10.341 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.341    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                f  som240_2_connector_pl_gem3_rgmii_txc (OUT)
                         clock pessimism             -0.252    10.089    
                         output delay                -0.550     9.539    
  -------------------------------------------------------------------
                         required time                          9.539    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[2]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@4.000ns - clk_125_kria_eth_top_clk_wiz_2 fall@4.000ns)
  Data Path Delay:        1.542ns  (logic 1.326ns (85.993%)  route 0.216ns (14.007%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        2.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 18.341 - 12.000 ) 
    Source Clock Delay      (SCD):    3.922ns = ( 7.922 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      2.536ns (routing 1.400ns, distribution 1.136ns)
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     5.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     4.986 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     5.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.386 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.536     7.922    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3                                    f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.481     8.403 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.058     8.461    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_2
    BITSLICE_RX_TX_X0Y108
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.200     8.660 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.158     8.818    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_2
    U8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.645     9.464 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.464    som240_2_connector_pl_gem3_rgmii_td[2]
    U8                                                                r  som240_2_connector_pl_gem3_rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     4.287 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.287 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     5.462 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.814 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=1932, routed)        2.214     8.028    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.341     8.369 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.021     8.390    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.044     8.434 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     8.446    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.157     8.603 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.112     8.715    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      0.988     9.703 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.111     9.814    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527    10.341 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.341    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                f  som240_2_connector_pl_gem3_rgmii_txc (OUT)
                         clock pessimism             -0.252    10.089    
                         output delay                -0.550     9.539    
  -------------------------------------------------------------------
                         required time                          9.539    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[1]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@4.000ns - clk_125_kria_eth_top_clk_wiz_2 fall@4.000ns)
  Data Path Delay:        1.514ns  (logic 1.300ns (85.870%)  route 0.214ns (14.130%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        2.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 18.341 - 12.000 ) 
    Source Clock Delay      (SCD):    3.923ns = ( 7.923 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      2.537ns (routing 1.400ns, distribution 1.137ns)
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     5.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     4.986 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     5.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.386 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.537     7.923    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3                                    f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.451     8.374 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.058     8.432    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_1
    BITSLICE_RX_TX_X0Y107
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.200     8.631 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.156     8.787    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_1
    V9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.650     9.437 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.437    som240_2_connector_pl_gem3_rgmii_td[1]
    V9                                                                r  som240_2_connector_pl_gem3_rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     4.287 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.287 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     5.462 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.814 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=1932, routed)        2.214     8.028    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.341     8.369 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.021     8.390    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.044     8.434 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     8.446    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.157     8.603 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.112     8.715    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      0.988     9.703 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.111     9.814    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527    10.341 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.341    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                f  som240_2_connector_pl_gem3_rgmii_txc (OUT)
                         clock pessimism             -0.252    10.089    
                         output delay                -0.550     9.539    
  -------------------------------------------------------------------
                         required time                          9.539    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[3]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@4.000ns - clk_125_kria_eth_top_clk_wiz_2 fall@4.000ns)
  Data Path Delay:        1.523ns  (logic 1.305ns (85.682%)  route 0.218ns (14.318%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 18.341 - 12.000 ) 
    Source Clock Delay      (SCD):    3.908ns = ( 7.908 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      2.522ns (routing 1.400ns, distribution 1.122ns)
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     5.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     4.986 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     5.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.386 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.522     7.908    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3                                    f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.458     8.366 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.058     8.424    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_3
    BITSLICE_RX_TX_X0Y109
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.199     8.622 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.160     8.782    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_3
    V8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.648     9.430 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.430    som240_2_connector_pl_gem3_rgmii_td[3]
    V8                                                                r  som240_2_connector_pl_gem3_rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     4.287 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.287 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     5.462 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.814 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=1932, routed)        2.214     8.028    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.341     8.369 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.021     8.390    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.044     8.434 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     8.446    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.157     8.603 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.112     8.715    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      0.988     9.703 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.111     9.814    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527    10.341 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.341    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                f  som240_2_connector_pl_gem3_rgmii_txc (OUT)
                         clock pessimism             -0.252    10.089    
                         output delay                -0.550     9.539    
  -------------------------------------------------------------------
                         required time                          9.539    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_tx_ctl
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@4.000ns - clk_125_kria_eth_top_clk_wiz_2 fall@4.000ns)
  Data Path Delay:        1.502ns  (logic 1.290ns (85.888%)  route 0.212ns (14.112%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        2.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 18.341 - 12.000 ) 
    Source Clock Delay      (SCD):    3.909ns = ( 7.909 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      2.523ns (routing 1.400ns, distribution 1.123ns)
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     5.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     4.986 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     5.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.386 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.523     7.909    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3                                    f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.436     8.345 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/OQ
                         net (fo=1, routed)           0.058     8.403    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_odelay
    BITSLICE_RX_TX_X0Y105
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.201     8.603 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_ctl/DATAOUT
                         net (fo=1, routed)           0.154     8.757    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    Y8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.654     9.411 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     9.411    som240_2_connector_pl_gem3_rgmii_tx_ctl
    Y8                                                                r  som240_2_connector_pl_gem3_rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     4.287 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.287 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     4.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     5.462 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.814 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=1932, routed)        2.214     8.028    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.341     8.369 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.021     8.390    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.044     8.434 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     8.446    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.157     8.603 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.112     8.715    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      0.988     9.703 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.111     9.814    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527    10.341 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.341    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                f  som240_2_connector_pl_gem3_rgmii_txc (OUT)
                         clock pessimism             -0.252    10.089    
                         output delay                -0.550     9.539    
  -------------------------------------------------------------------
                         required time                          9.539    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  0.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_tx_ctl
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@-4.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.918ns (87.350%)  route 0.133ns (12.650%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.145ns = ( 11.145 - 4.000 ) 
    Source Clock Delay      (SCD):    4.020ns = ( 12.020 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.286ns, distribution 0.920ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.206     4.020    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3                                    r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.304     4.324 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/OQ
                         net (fo=1, routed)           0.021     4.345    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_odelay
    BITSLICE_RX_TX_X0Y105
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.125     4.470 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_ctl/DATAOUT
                         net (fo=1, routed)           0.112     4.582    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    Y8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.490     5.072 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     5.072    som240_2_connector_pl_gem3_rgmii_tx_ctl
    Y8                                                                r  som240_2_connector_pl_gem3_rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                     -4.000    -4.000 r  
    C3                                                0.000    -4.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    -4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538    -3.462 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.462    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.462 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551    -2.911    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103    -3.014 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -2.658    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -2.614 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=1932, routed)        2.535    -0.079    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.522     0.443 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.058     0.501    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.062     0.563 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062     0.625    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.237     0.861 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.341     1.202    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.097     2.299 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.155     2.454    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.691     3.145 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     3.145    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                f  som240_2_connector_pl_gem3_rgmii_txc (OUT)
                         clock pessimism              0.252     3.397    
                         clock uncertainty            0.082     3.480    
                         output delay                 0.700     4.180    
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           5.072    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[3]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@-4.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.933ns (87.356%)  route 0.135ns (12.644%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.145ns = ( 11.145 - 4.000 ) 
    Source Clock Delay      (SCD):    4.019ns = ( 12.019 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.205ns (routing 1.286ns, distribution 0.919ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.205     4.019    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3                                    r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.325     4.344 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.021     4.365    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_3
    BITSLICE_RX_TX_X0Y109
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.124     4.489 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.114     4.603    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_3
    V8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.484     5.087 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.087    som240_2_connector_pl_gem3_rgmii_td[3]
    V8                                                                r  som240_2_connector_pl_gem3_rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                     -4.000    -4.000 r  
    C3                                                0.000    -4.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    -4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538    -3.462 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.462    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.462 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551    -2.911    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103    -3.014 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -2.658    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -2.614 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=1932, routed)        2.535    -0.079    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.522     0.443 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.058     0.501    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.062     0.563 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062     0.625    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.237     0.861 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.341     1.202    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.097     2.299 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.155     2.454    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.691     3.145 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     3.145    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                f  som240_2_connector_pl_gem3_rgmii_txc (OUT)
                         clock pessimism              0.252     3.397    
                         clock uncertainty            0.082     3.480    
                         output delay                 0.700     4.180    
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           5.087    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[1]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@-4.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.941ns (87.694%)  route 0.132ns (12.306%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.145ns = ( 11.145 - 4.000 ) 
    Source Clock Delay      (SCD):    4.030ns = ( 12.030 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.216ns (routing 1.286ns, distribution 0.930ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.216     4.030    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3                                    r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.330     4.360 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.021     4.381    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_1
    BITSLICE_RX_TX_X0Y107
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.125     4.506 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.111     4.617    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_1
    V9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.486     5.103 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.103    som240_2_connector_pl_gem3_rgmii_td[1]
    V9                                                                r  som240_2_connector_pl_gem3_rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                     -4.000    -4.000 r  
    C3                                                0.000    -4.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    -4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538    -3.462 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.462    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.462 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551    -2.911    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103    -3.014 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -2.658    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -2.614 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=1932, routed)        2.535    -0.079    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.522     0.443 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.058     0.501    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.062     0.563 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062     0.625    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.237     0.861 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.341     1.202    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.097     2.299 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.155     2.454    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.691     3.145 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     3.145    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                f  som240_2_connector_pl_gem3_rgmii_txc (OUT)
                         clock pessimism              0.252     3.397    
                         clock uncertainty            0.082     3.480    
                         output delay                 0.700     4.180    
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           5.103    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[2]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@-4.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.950ns (87.561%)  route 0.135ns (12.439%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.145ns = ( 11.145 - 4.000 ) 
    Source Clock Delay      (SCD):    4.029ns = ( 12.029 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.286ns, distribution 0.929ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.215     4.029    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3                                    r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.344     4.373 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.021     4.394    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_2
    BITSLICE_RX_TX_X0Y108
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.125     4.519 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.114     4.633    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_2
    U8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.482     5.115 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.115    som240_2_connector_pl_gem3_rgmii_td[2]
    U8                                                                r  som240_2_connector_pl_gem3_rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                     -4.000    -4.000 r  
    C3                                                0.000    -4.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    -4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538    -3.462 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.462    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.462 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551    -2.911    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103    -3.014 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -2.658    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -2.614 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=1932, routed)        2.535    -0.079    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.522     0.443 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.058     0.501    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.062     0.563 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062     0.625    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.237     0.861 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.341     1.202    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.097     2.299 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.155     2.454    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.691     3.145 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     3.145    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                f  som240_2_connector_pl_gem3_rgmii_txc (OUT)
                         clock pessimism              0.252     3.397    
                         clock uncertainty            0.082     3.480    
                         output delay                 0.700     4.180    
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[0]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@-4.000ns - clk_125_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.962ns (87.935%)  route 0.132ns (12.065%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.145ns = ( 11.145 - 4.000 ) 
    Source Clock Delay      (SCD):    4.029ns = ( 12.029 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.286ns, distribution 0.929ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.215     4.029    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3                                    r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.353     4.382 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.021     4.403    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_0
    BITSLICE_RX_TX_X0Y106
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.127     4.530 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.111     4.641    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_0
    U9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.482     5.123 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.123    som240_2_connector_pl_gem3_rgmii_td[0]
    U9                                                                r  som240_2_connector_pl_gem3_rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                     -4.000    -4.000 r  
    C3                                                0.000    -4.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000    -4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538    -3.462 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.462    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.462 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551    -2.911    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103    -3.014 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -2.658    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -2.614 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=1932, routed)        2.535    -0.079    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.522     0.443 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.058     0.501    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.062     0.563 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062     0.625    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.237     0.861 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.341     1.202    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.097     2.299 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.155     2.454    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.691     3.145 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     3.145    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                f  som240_2_connector_pl_gem3_rgmii_txc (OUT)
                         clock pessimism              0.252     3.397    
                         clock uncertainty            0.082     3.480    
                         output delay                 0.700     4.180    
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           5.123    
  -------------------------------------------------------------------
                         slack                                  0.944    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_kria_eth_top_clk_wiz_2
  To Clock:  clk_200_kria_eth_top_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        1.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.905ns (44.399%)  route 1.133ns (55.601%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 8.809 - 5.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.965ns (routing 1.589ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.045ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.965     4.355    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y144         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     4.473 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/Q
                         net (fo=2, routed)           0.144     4.617    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[1]
    SLICE_X2Y142         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     4.845 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_4/O
                         net (fo=1, routed)           0.133     4.978    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_4_n_0
    SLICE_X2Y143         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     5.206 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_3/O
                         net (fo=1, routed)           0.051     5.257    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_3_n_0
    SLICE_X2Y143         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.057     5.314 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=57, routed)          0.230     5.544    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR_17_sn_1
    SLICE_X4Y144         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     5.626 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RVALID_INST_0/O
                         net (fo=3, routed)           0.171     5.797    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/m_axi_rvalid
    SLICE_X4Y147         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.932 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.338     6.269    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X3Y151         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.057     6.326 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3/O
                         net (fo=1, routed)           0.067     6.393    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X3Y151         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.999     8.809    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X3Y151         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.477     8.332    
                         clock uncertainty           -0.204     8.128    
    SLICE_X3Y151         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     8.172    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.842ns (42.826%)  route 1.124ns (57.174%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 8.801 - 5.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.959ns (routing 1.589ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.992ns (routing 1.045ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.959     4.349    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y144         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.463 f  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/Q
                         net (fo=2, routed)           0.186     4.649    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWADDR[1]
    SLICE_X3Y142         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     4.876 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.205     5.081    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_5_n_0
    SLICE_X3Y143         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     5.139 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_3/O
                         net (fo=1, routed)           0.096     5.235    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_3_n_0
    SLICE_X3Y144         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.083     5.318 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_1/O
                         net (fo=8, routed)           0.169     5.487    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWADDR_17_sn_1
    SLICE_X4Y146         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     5.570 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_BVALID_INST_0/O
                         net (fo=3, routed)           0.113     5.682    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/m_axi_bvalid
    SLICE_X4Y147         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.141     5.823 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.287     6.110    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X3Y150         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.136     6.246 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__2/O
                         net (fo=1, routed)           0.069     6.315    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__2_n_0
    SLICE_X3Y150         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.992     8.801    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X3Y150         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.477     8.325    
                         clock uncertainty           -0.204     8.121    
    SLICE_X3Y150         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     8.165    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.165    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.339ns (18.843%)  route 1.460ns (81.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 8.800 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.991ns (routing 1.045ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         1.126     5.586    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_1
    SLICE_X3Y149         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.226     5.812 r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1/O
                         net (fo=2, routed)           0.334     6.146    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1_n_0
    SLICE_X3Y149         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.991     8.800    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X3Y149         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/C
                         clock pessimism             -0.477     8.324    
                         clock uncertainty           -0.204     8.119    
    SLICE_X3Y149         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     8.165    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                          8.165    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.337ns (19.304%)  route 1.409ns (80.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 8.800 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.991ns (routing 1.045ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         1.126     5.586    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_1
    SLICE_X3Y149         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     5.810 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1/O
                         net (fo=2, routed)           0.283     6.092    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1_n_0
    SLICE_X3Y149         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.991     8.800    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X3Y149         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/C
                         clock pessimism             -0.477     8.324    
                         clock uncertainty           -0.204     8.119    
    SLICE_X3Y149         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046     8.165    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                          8.165    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.336ns (21.144%)  route 1.253ns (78.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 8.805 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.045ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         1.182     5.642    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg_2
    SLICE_X3Y147         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     5.865 r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1/O
                         net (fo=2, routed)           0.071     5.936    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1_n_0
    SLICE_X3Y147         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.996     8.805    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X3Y147         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
                         clock pessimism             -0.477     8.329    
                         clock uncertainty           -0.204     8.124    
    SLICE_X3Y147         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.168    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 1.030ns (61.187%)  route 0.653ns (38.813%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 8.873 - 5.000 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.888ns (routing 1.589ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.064ns (routing 1.045ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.888     4.279    kria_eth_top_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.669     4.948 r  kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=4, routed)           0.533     5.481    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X1Y187         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     5.616 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_2/O
                         net (fo=1, routed)           0.086     5.702    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_2_n_0
    SLICE_X1Y187         LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.226     5.928 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.034     5.962    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0_n_0
    SLICE_X1Y187         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.064     8.873    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X1Y187         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.477     8.397    
                         clock uncertainty           -0.204     8.192    
    SLICE_X1Y187         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     8.238    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.956ns (57.117%)  route 0.718ns (42.883%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 8.871 - 5.000 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.888ns (routing 1.589ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.045ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.888     4.279    kria_eth_top_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2AWVALID)
                                                      0.660     4.939 r  kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2AWVALID
                         net (fo=3, routed)           0.425     5.363    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X0Y193         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     5.522 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.223     5.745    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X3Y193         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137     5.882 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.070     5.952    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X3Y193         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.061     8.871    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X3Y193         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.477     8.394    
                         clock uncertainty           -0.204     8.190    
    SLICE_X3Y193         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.234    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.234    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.476ns (31.901%)  route 1.016ns (68.099%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 8.877 - 5.000 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.939ns (routing 1.589ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.067ns (routing 1.045ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.939     4.329    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_1
    SLICE_X4Y146         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.443 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/Q
                         net (fo=1, routed)           0.187     4.630    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_bresp[1]
    SLICE_X4Y146         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     4.767 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0/O
                         net (fo=2, routed)           0.629     5.396    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bresp[1]
    SLICE_X4Y190         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     5.621 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/s_bresp_acc[1]_i_2/O
                         net (fo=2, routed)           0.200     5.822    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc
    SLICE_X4Y190         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.067     8.877    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X4Y190         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism             -0.477     8.400    
                         clock uncertainty           -0.204     8.196    
    SLICE_X4Y190         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.080     8.116    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.476ns (31.880%)  route 1.017ns (68.120%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 8.877 - 5.000 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.939ns (routing 1.589ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.067ns (routing 1.045ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.939     4.329    kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_1
    SLICE_X4Y146         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.443 r  kria_eth_top_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/Q
                         net (fo=1, routed)           0.187     4.630    kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_bresp[1]
    SLICE_X4Y146         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     4.767 r  kria_eth_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0/O
                         net (fo=2, routed)           0.629     5.396    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bresp[1]
    SLICE_X4Y190         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     5.621 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/s_bresp_acc[1]_i_2/O
                         net (fo=2, routed)           0.201     5.823    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc
    SLICE_X4Y190         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.067     8.877    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X4Y190         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism             -0.477     8.400    
                         clock uncertainty           -0.204     8.196    
    SLICE_X4Y190         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.079     8.117    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@5.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.943ns (57.853%)  route 0.687ns (42.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 8.871 - 5.000 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.888ns (routing 1.589ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.045ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.888     4.279    kria_eth_top_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2ARVALID)
                                                      0.673     4.952 r  kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ARVALID
                         net (fo=3, routed)           0.350     5.301    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/s_axi_arvalid
    SLICE_X0Y193         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.434 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__0/O
                         net (fo=2, routed)           0.271     5.706    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X3Y193         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     5.843 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__1/O
                         net (fo=1, routed)           0.066     5.909    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X3Y193         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    C3                                                0.000     5.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     5.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     5.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     6.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.061     8.871    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X3Y193         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.477     8.394    
                         clock uncertainty           -0.204     8.190    
    SLICE_X3Y193         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.234    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.234    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  2.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.084ns (55.764%)  route 0.067ns (44.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.629ns (routing 0.886ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.681ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.629     2.787    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X2Y202         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y202         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     2.871 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[85]/Q
                         net (fo=2, routed)           0.067     2.938    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[0]
    SLICE_X2Y200         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.381     2.211    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y200         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
                         clock pessimism              0.350     2.561    
                         clock uncertainty            0.204     2.765    
    SLICE_X2Y200         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     2.810    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.083ns (53.147%)  route 0.073ns (46.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.629ns (routing 0.886ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.681ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.629     2.787    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X2Y202         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y202         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.870 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[88]/Q
                         net (fo=2, routed)           0.073     2.944    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[3]
    SLICE_X2Y200         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.381     2.211    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y200         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]/C
                         clock pessimism              0.350     2.561    
                         clock uncertainty            0.204     2.765    
    SLICE_X2Y200         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     2.810    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.083ns (57.509%)  route 0.061ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.630ns (routing 0.886ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.681ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.630     2.788    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X0Y199         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.871 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[71]/Q
                         net (fo=2, routed)           0.061     2.933    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[26]
    SLICE_X0Y198         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.368     2.199    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y198         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
                         clock pessimism              0.350     2.549    
                         clock uncertainty            0.204     2.753    
    SLICE_X0Y198         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.045     2.798    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.083ns (57.509%)  route 0.061ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.631ns (routing 0.886ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.681ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.631     2.789    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X0Y197         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y197         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.872 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[67]/Q
                         net (fo=2, routed)           0.061     2.934    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[22]
    SLICE_X0Y198         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.368     2.199    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y198         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/C
                         clock pessimism              0.350     2.549    
                         clock uncertainty            0.204     2.753    
    SLICE_X0Y198         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.045     2.798    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.082ns (54.188%)  route 0.069ns (45.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.640ns (routing 0.886ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.681ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.640     2.798    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X5Y194         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.880 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/Q
                         net (fo=2, routed)           0.069     2.950    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[7]
    SLICE_X5Y195         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.382     2.212    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y195         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
                         clock pessimism              0.350     2.562    
                         clock uncertainty            0.204     2.766    
    SLICE_X5Y195         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.045     2.811    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.082ns (49.948%)  route 0.082ns (50.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.629ns (routing 0.886ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.681ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.629     2.787    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X2Y202         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y202         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.869 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[86]/Q
                         net (fo=2, routed)           0.082     2.952    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[1]
    SLICE_X2Y200         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.381     2.211    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y200         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/C
                         clock pessimism              0.350     2.561    
                         clock uncertainty            0.204     2.765    
    SLICE_X2Y200         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.045     2.810    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.084ns (54.485%)  route 0.070ns (45.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.633ns (routing 0.886ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.681ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.633     2.791    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X2Y204         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y204         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.875 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[90]/Q
                         net (fo=2, routed)           0.070     2.945    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[5]
    SLICE_X2Y203         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.373     2.204    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y203         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[66]/C
                         clock pessimism              0.350     2.554    
                         clock uncertainty            0.204     2.758    
    SLICE_X2Y203         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.045     2.803    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[66]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.084ns (55.878%)  route 0.066ns (44.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.636ns (routing 0.886ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.681ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.636     2.794    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X1Y196         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.878 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[61]/Q
                         net (fo=2, routed)           0.066     2.944    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[16]
    SLICE_X1Y197         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.372     2.203    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y197         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/C
                         clock pessimism              0.350     2.553    
                         clock uncertainty            0.204     2.757    
    SLICE_X1Y197         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.045     2.802    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.085ns (55.801%)  route 0.067ns (44.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.636ns (routing 0.886ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.681ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.636     2.794    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X0Y193         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.879 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[98]/Q
                         net (fo=2, routed)           0.067     2.946    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arid[13]
    SLICE_X0Y192         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.370     2.201    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y192         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/C
                         clock pessimism              0.350     2.551    
                         clock uncertainty            0.204     2.755    
    SLICE_X0Y192         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.044     2.799    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_kria_eth_top_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_kria_eth_top_clk_wiz_2 rise@0.000ns - clk_100_kria_eth_top_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.083ns (51.875%)  route 0.077ns (48.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.641ns (routing 0.886ns, distribution 0.755ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.681ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.641     2.799    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X5Y193         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y193         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.882 r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[49]/Q
                         net (fo=2, routed)           0.077     2.959    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[4]
    SLICE_X5Y192         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.383     2.213    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y192         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/C
                         clock pessimism              0.350     2.563    
                         clock uncertainty            0.204     2.767    
    SLICE_X5Y192         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.044     2.811    kria_eth_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk
  To Clock:  som240_2_connector_pl_gem3_rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[3]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 1.433ns (95.918%)  route 0.061ns (4.082%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.794ns = ( 8.794 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.387ns (routing 0.001ns, distribution 0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    H4                                                0.000    -1.000 r  som240_2_connector_pl_gem3_rgmii_rd[3] (IN)
                         net (fo=0)                   0.000    -1.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/I
    H4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.357    -0.643 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -0.643    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/OUT
    H4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -0.643 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.061    -0.582    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_3
    BITSLICE_RX_TX_X0Y123
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.076     0.494 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.494    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_3
    BITSLICE_RX_TX_X0Y123
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.227     0.384    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.407 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.387     0.794    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y123
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     0.794    
                         clock uncertainty           -0.025     0.769    
    BITSLICE_RX_TX_X0Y123
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.047     0.816    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.816    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[0]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc fall@4.000ns - kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.485ns  (logic 1.436ns (96.700%)  route 0.049ns (3.300%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 12.795 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.388ns (routing 0.001ns, distribution 0.387ns)
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    H1                                                0.000     3.000 r  som240_2_connector_pl_gem3_rgmii_rd[0] (IN)
                         net (fo=0)                   0.000     3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/I
    H1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.359     3.359 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.359    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/OUT
    H1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     3.359 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.049     3.408    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_0
    BITSLICE_RX_TX_X0Y120
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.076     4.485 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.485    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_0
    BITSLICE_RX_TX_X0Y120
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K4                                                0.000     4.000 f  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     4.157 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.157 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.227     4.384    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.407 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.388     4.795    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y120
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.795    
                         clock uncertainty           -0.025     4.770    
    BITSLICE_RX_TX_X0Y120
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_D)
                                                      0.045     4.815    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.815    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 som240_2_connector_pl_gem3_rgmii_rx_ctl
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc fall@4.000ns - kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.481ns  (logic 1.431ns (96.624%)  route 0.050ns (3.376%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 12.795 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.388ns (routing 0.001ns, distribution 0.387ns)
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    H3                                                0.000     3.000 r  som240_2_connector_pl_gem3_rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/I
    H3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.356     3.356 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.356    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/OUT
    H3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     3.356 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     3.406    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    BITSLICE_RX_TX_X0Y124
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.075     4.481 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.481    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    BITSLICE_RX_TX_X0Y124
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K4                                                0.000     4.000 f  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     4.157 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.157 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.227     4.384    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.407 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.388     4.795    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y124
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.795    
                         clock uncertainty           -0.025     4.770    
    BITSLICE_RX_TX_X0Y124
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_D)
                                                      0.045     4.815    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.815    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[2]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc fall@4.000ns - kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.480ns  (logic 1.431ns (96.689%)  route 0.049ns (3.311%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.794ns = ( 12.794 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.387ns (routing 0.001ns, distribution 0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    J2                                                0.000     3.000 r  som240_2_connector_pl_gem3_rgmii_rd[2] (IN)
                         net (fo=0)                   0.000     3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/I
    J2                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.354     3.354 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.354    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/OUT
    J2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     3.354 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.049     3.403    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_2
    BITSLICE_RX_TX_X0Y122
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.076     4.480 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.480    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_2
    BITSLICE_RX_TX_X0Y122
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K4                                                0.000     4.000 f  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     4.157 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.157 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.227     4.384    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.407 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.387     4.794    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y122
                         IDDRE1                                       f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.794    
                         clock uncertainty           -0.025     4.769    
    BITSLICE_RX_TX_X0Y122
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.047     4.816    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[1]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc fall@4.000ns - kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.478ns  (logic 1.429ns (96.684%)  route 0.049ns (3.316%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        0.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.798ns = ( 12.798 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.391ns (routing 0.001ns, distribution 0.390ns)
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    K2                                                0.000     3.000 r  som240_2_connector_pl_gem3_rgmii_rd[1] (IN)
                         net (fo=0)                   0.000     3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/I
    K2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     3.352 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.352    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/OUT
    K2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.352 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.049     3.401    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_1
    BITSLICE_RX_TX_X0Y121
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.076     4.478 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.478    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_1
    BITSLICE_RX_TX_X0Y121
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K4                                                0.000     4.000 f  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     4.157 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.157 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.227     4.384    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.407 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.391     4.798    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y121
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.798    
                         clock uncertainty           -0.025     4.773    
    BITSLICE_RX_TX_X0Y121
                         IDDRE1 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_D)
                                                      0.045     4.818    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                  0.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.384ns  (arrival time - required time)
  Source:                 som240_2_connector_pl_gem3_rgmii_rx_ctl
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (som240_2_connector_pl_gem3_rgmii_rxc fall@-4.000ns - kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 1.292ns (97.656%)  route 0.031ns (2.344%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.000ns
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 5.773 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.729ns (routing 0.001ns, distribution 0.728ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.000    -2.000    
    H3                                                0.000    -2.000 r  som240_2_connector_pl_gem3_rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/I
    H3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.286    -1.714 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -1.714    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/OUT
    H3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    -1.714 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.031    -1.683    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    BITSLICE_RX_TX_X0Y124
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.006    -0.677 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -0.677    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    BITSLICE_RX_TX_X0Y124
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    K4                                                0.000    -4.000 f  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522    -3.478 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.478    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.478 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.478    -3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -2.956 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.729    -2.227    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y124
                         IDDRE1                                       f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -2.227    
                         clock uncertainty            0.025    -2.202    
    BITSLICE_RX_TX_X0Y124
                         IDDRE1 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.141    -2.061    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          2.061    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[1]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (som240_2_connector_pl_gem3_rgmii_rxc fall@-4.000ns - kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 1.288ns (97.799%)  route 0.029ns (2.201%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.000ns
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 5.771 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.000    -2.000    
    K2                                                0.000    -2.000 r  som240_2_connector_pl_gem3_rgmii_rd[1] (IN)
                         net (fo=0)                   0.000    -2.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/I
    K2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.282    -1.718 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -1.718    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/OUT
    K2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -1.718 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029    -1.689    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_1
    BITSLICE_RX_TX_X0Y121
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.006    -0.683 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.683    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_1
    BITSLICE_RX_TX_X0Y121
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    K4                                                0.000    -4.000 f  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522    -3.478 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.478    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.478 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.478    -3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -2.956 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.727    -2.229    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y121
                         IDDRE1                                       f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -2.229    
                         clock uncertainty            0.025    -2.204    
    BITSLICE_RX_TX_X0Y121
                         IDDRE1 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.128    -2.076    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          2.076    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[3]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (som240_2_connector_pl_gem3_rgmii_rxc fall@-4.000ns - kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 1.294ns (96.567%)  route 0.046ns (3.433%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.000ns
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 5.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.728ns (routing 0.001ns, distribution 0.727ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.000    -2.000    
    H4                                                0.000    -2.000 r  som240_2_connector_pl_gem3_rgmii_rd[3] (IN)
                         net (fo=0)                   0.000    -2.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/I
    H4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287    -1.713 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -1.713    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/OUT
    H4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -1.713 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.046    -1.667    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_3
    BITSLICE_RX_TX_X0Y123
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.007    -0.660 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.660    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_3
    BITSLICE_RX_TX_X0Y123
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    K4                                                0.000    -4.000 f  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522    -3.478 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.478    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.478 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.478    -3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -2.956 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.728    -2.228    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y123
                         IDDRE1                                       f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -2.228    
                         clock uncertainty            0.025    -2.203    
    BITSLICE_RX_TX_X0Y123
                         IDDRE1 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.147    -2.056    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          2.056    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[0]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (som240_2_connector_pl_gem3_rgmii_rxc fall@-4.000ns - kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 1.295ns (97.810%)  route 0.029ns (2.190%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.000ns
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 5.772 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.728ns (routing 0.001ns, distribution 0.727ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.000    -2.000    
    H1                                                0.000    -2.000 r  som240_2_connector_pl_gem3_rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -2.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/I
    H1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.289    -1.711 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -1.711    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/OUT
    H1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    -1.711 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029    -1.682    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_0
    BITSLICE_RX_TX_X0Y120
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.006    -0.676 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.676    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_0
    BITSLICE_RX_TX_X0Y120
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    K4                                                0.000    -4.000 f  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522    -3.478 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -3.478    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -3.478 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.478    -3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -2.956 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.728    -2.228    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y120
                         IDDRE1                                       f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -2.228    
                         clock uncertainty            0.025    -2.203    
    BITSLICE_RX_TX_X0Y120
                         IDDRE1 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.127    -2.076    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          2.076    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[2]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@-8.000ns - kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        1.320ns  (logic 1.290ns (97.728%)  route 0.030ns (2.272%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.000ns
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.728ns (routing 0.001ns, distribution 0.727ns)
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.000    -6.000    
    J2                                                0.000    -6.000 r  som240_2_connector_pl_gem3_rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -6.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/I
    J2                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.284    -5.716 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -5.716    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/OUT
    J2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    -5.716 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030    -5.686    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_2
    BITSLICE_RX_TX_X0Y122
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.006    -4.680 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.680    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_2
    BITSLICE_RX_TX_X0Y122
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    K4                                                0.000    -8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522    -7.478 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -7.478    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -7.478 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.478    -7.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -6.956 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.728    -6.228    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y122
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -6.228    
                         clock uncertainty            0.025    -6.203    
    BITSLICE_RX_TX_X0Y122
                         IDDRE1 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.123    -6.080    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  1.400    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_kria_eth_top_clk_wiz_2
  To Clock:  som240_2_connector_pl_gem3_rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.439ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.607ns  (logic 0.113ns (18.625%)  route 0.494ns (81.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X11Y145        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.494     0.607    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X16Y148        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y148        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.461ns  (logic 0.116ns (25.138%)  route 0.345ns (74.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X12Y150        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.345     0.461    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X14Y150        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y150        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.455ns  (logic 0.115ns (25.271%)  route 0.340ns (74.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X12Y150        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.340     0.455    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X13Y150        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X13Y150        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.451ns  (logic 0.116ns (25.725%)  route 0.335ns (74.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X12Y150        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.335     0.451    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X14Y149        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y149        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.428ns  (logic 0.114ns (26.607%)  route 0.314ns (73.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X12Y150        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.314     0.428    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X16Y150        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y150        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.382ns  (logic 0.113ns (29.546%)  route 0.269ns (70.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145                                     0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X11Y145        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.269     0.382    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0_0
    SLICE_X11Y146        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y146        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.046    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.882ns  (logic 0.113ns (12.808%)  route 0.769ns (87.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X6Y131         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           0.769     0.882    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[12]
    SLICE_X14Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y119        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.044    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.224ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.820ns  (logic 0.117ns (14.270%)  route 0.703ns (85.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y130                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X6Y130         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           0.703     0.820    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[0]
    SLICE_X14Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y119        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.044    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                  7.224    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             som240_2_connector_pl_gem3_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.751ns  (logic 0.114ns (15.181%)  route 0.637ns (84.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129                                      0.000     0.000 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X7Y129         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           0.637     0.751    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[1]
    SLICE_X14Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y119        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.044    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  7.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  som240_2_connector_pl_gem3_rgmii_rxc
  To Clock:  som240_2_connector_pl_gem3_rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@8.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.114ns (22.468%)  route 0.393ns (77.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 10.231 - 8.000 ) 
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.246ns, distribution 1.493ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.231ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.739     2.782    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X19Y144        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.896 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.393     3.289    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X20Y144        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     8.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.544    10.231    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X20Y144        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.437    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X20Y144        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    10.540    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.540    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                  7.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns - som240_2_connector_pl_gem3_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.084ns (38.572%)  route 0.134ns (61.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.924ns (routing 0.126ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.133ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.924     1.330    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X19Y144        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     1.414 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.134     1.548    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X20Y144        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.001     1.731    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X20Y144        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.361     1.370    
    SLICE_X20Y144        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     1.352    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.196    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_kria_eth_top_clk_wiz_2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_io
                            (input port)
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.045ns  (logic 0.492ns (24.055%)  route 1.553ns (75.945%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 2.732ns (routing 1.459ns, distribution 1.273ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/IO
    T8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.492     0.492 r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/OUT
    T8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.492 r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.553     2.045    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in
    SLICE_X16Y139        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.732     4.552    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X16Y139        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.136ns (8.782%)  route 1.413ns (91.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 2.673ns (routing 1.459ns, distribution 1.214ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           1.057     1.057    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y180         LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     1.193 r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.356     1.549    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y179         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.673     4.492    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y179         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.040ns (6.838%)  route 0.545ns (93.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.780ns (routing 0.969ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           0.428     0.428    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y180         LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.040     0.468 r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.117     0.585    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y179         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.780     2.617    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y179         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_io
                            (input port)
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.127ns (17.227%)  route 0.611ns (82.773%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.819ns (routing 0.969ns, distribution 0.850ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/IO
    T8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.127     0.127 r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/OUT
    T8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.127 r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.611     0.738    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in
    SLICE_X16Y139        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.819     2.656    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X16Y139        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_kria_eth_top_clk_wiz_2
  To Clock:  clk_100_kria_eth_top_clk_wiz_2

Max Delay           280 Endpoints
Min Delay           280 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR
                            (recovery check against rising-edge clock clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.562ns  (logic 0.265ns (7.439%)  route 3.297ns (92.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.459ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.297     7.909    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg_0
    SLICE_X18Y140        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.737     4.557    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/bus2ip_clk
    SLICE_X18Y140        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR
                            (recovery check against rising-edge clock clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.562ns  (logic 0.265ns (7.439%)  route 3.297ns (92.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.459ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.297     7.909    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg_0
    SLICE_X18Y140        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.737     4.557    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/bus2ip_clk
    SLICE_X18Y140        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR
                            (recovery check against rising-edge clock clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.562ns  (logic 0.265ns (7.439%)  route 3.297ns (92.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.459ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.297     7.909    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg_0
    SLICE_X18Y140        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.737     4.557    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/bus2ip_clk
    SLICE_X18Y140        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR
                            (recovery check against rising-edge clock clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.562ns  (logic 0.265ns (7.439%)  route 3.297ns (92.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.459ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.297     7.909    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg_0
    SLICE_X18Y140        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.737     4.557    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/bus2ip_clk
    SLICE_X18Y140        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR
                            (recovery check against rising-edge clock clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.559ns  (logic 0.265ns (7.445%)  route 3.294ns (92.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.459ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.294     7.906    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg_0
    SLICE_X18Y140        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.737     4.557    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/bus2ip_clk
    SLICE_X18Y140        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.272ns  (logic 0.341ns (10.421%)  route 2.931ns (89.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.695ns (routing 1.459ns, distribution 1.236ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 f  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.853     7.313    kria_eth_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X21Y82         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     7.541 r  kria_eth_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.078     7.619    kria_eth_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X21Y82         FDRE                                         r  kria_eth_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.695     4.515    kria_eth_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X21Y82         FDRE                                         r  kria_eth_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE
                            (recovery check against rising-edge clock clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 0.113ns (3.549%)  route 3.071ns (96.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.695ns (routing 1.459ns, distribution 1.236ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         3.071     7.530    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X22Y88         FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.695     4.514    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X22Y88         FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE
                            (recovery check against rising-edge clock clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 0.113ns (3.549%)  route 3.071ns (96.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.459ns, distribution 1.233ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         3.071     7.530    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X22Y88         FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.692     4.511    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X22Y88         FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE
                            (recovery check against rising-edge clock clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 0.113ns (3.549%)  route 3.071ns (96.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.459ns, distribution 1.233ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         3.071     7.530    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X22Y88         FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.692     4.511    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X22Y88         FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE
                            (recovery check against rising-edge clock clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 0.113ns (3.549%)  route 3.071ns (96.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.459ns, distribution 1.233ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         3.071     7.530    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X22Y88         FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.692     4.511    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X22Y88         FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.083ns (56.081%)  route 0.065ns (43.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.886ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.969ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.587     2.745    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X1Y119         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.828 r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/Q
                         net (fo=1, routed)           0.065     2.893    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[19]
    SLICE_X1Y119         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.740     2.577    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X1Y119         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.463%)  route 0.064ns (43.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.886ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.969ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.592     2.750    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X4Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.833 r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/Q
                         net (fo=1, routed)           0.064     2.897    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[23]
    SLICE_X3Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.747     2.583    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.083ns (68.033%)  route 0.039ns (31.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.622ns (routing 0.886ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.969ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.622     2.780    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y132         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.863 r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/Q
                         net (fo=1, routed)           0.039     2.902    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[18]
    SLICE_X1Y132         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.777     2.614    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X1Y132         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.083ns (68.033%)  route 0.039ns (31.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.886ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.969ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.623     2.781    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y127         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.864 r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/Q
                         net (fo=1, routed)           0.039     2.903    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[10]
    SLICE_X1Y127         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.779     2.616    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X1Y127         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.083ns (56.081%)  route 0.065ns (43.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.886ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.969ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.597     2.755    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X2Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.838 r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/Q
                         net (fo=1, routed)           0.065     2.903    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[16]
    SLICE_X2Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.753     2.589    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X2Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.083ns (68.033%)  route 0.039ns (31.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.624ns (routing 0.886ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.969ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.624     2.782    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y125         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.865 r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/Q
                         net (fo=1, routed)           0.039     2.904    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[14]
    SLICE_X1Y125         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.779     2.616    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X1Y125         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.082ns (48.235%)  route 0.088ns (51.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.886ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.969ns, distribution 0.815ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.592     2.750    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X4Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     2.832 r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/Q
                         net (fo=1, routed)           0.088     2.920    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[5]
    SLICE_X4Y121         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.784     2.621    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X4Y121         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.083ns (48.538%)  route 0.088ns (51.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.598ns (routing 0.886ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.969ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.598     2.756    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X2Y118         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.839 r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/Q
                         net (fo=1, routed)           0.088     2.927    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[18]
    SLICE_X3Y118         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.751     2.587    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y118         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.082ns (54.667%)  route 0.068ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.622ns (routing 0.886ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.969ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.622     2.780    kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y132         FDRE                                         r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.862 r  kria_eth_top_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.068     2.930    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[2]
    SLICE_X1Y132         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.777     2.614    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X1Y132         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.083ns (44.624%)  route 0.103ns (55.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.886ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.969ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.587     2.745    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X1Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.828 r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/Q
                         net (fo=1, routed)           0.103     2.931    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[22]
    SLICE_X0Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.738     2.575    kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X0Y117         FDRE                                         r  kria_eth_top_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125_kria_eth_top_clk_wiz_2
  To Clock:  clk_100_kria_eth_top_clk_wiz_2

Max Delay             2 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.115ns (14.164%)  route 0.697ns (85.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.452ns (routing 1.400ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.679ns (routing 1.459ns, distribution 1.220ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.452     3.838    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkA
    SLICE_X20Y98         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.953 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.697     4.650    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_in
    SLICE_X12Y117        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.679     4.498    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/ClkB
    SLICE_X12Y117        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.550ns  (logic 0.116ns (21.094%)  route 0.434ns (78.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.577ns (routing 1.400ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.694ns (routing 1.459ns, distribution 1.235ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.577     3.962    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkA
    SLICE_X8Y131         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.078 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.434     4.512    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_in
    SLICE_X7Y125         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.694     4.514    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/ClkB
    SLICE_X7Y125         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.106ns (60.168%)  route 0.070ns (39.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.400ns (routing 0.773ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.969ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.400     2.556    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X6Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     2.641 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[31]/Q
                         net (fo=2, routed)           0.051     2.693    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[31]
    SLICE_X6Y137         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.021     2.714 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[24]_i_1__1/O
                         net (fo=1, routed)           0.019     2.733    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[24]_i_1__1_n_0
    SLICE_X6Y137         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.776     2.613    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X6Y137         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.104ns (57.019%)  route 0.078ns (42.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.401ns (routing 0.773ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.969ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.401     2.557    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X6Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.640 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]/Q
                         net (fo=2, routed)           0.050     2.691    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[44]
    SLICE_X7Y136         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.021     2.712 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__1/O
                         net (fo=1, routed)           0.028     2.740    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__1_n_0
    SLICE_X7Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.783     2.620    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X7Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.104ns (56.522%)  route 0.080ns (43.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.403ns (routing 0.773ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.969ns, distribution 0.830ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.403     2.559    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X8Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     2.642 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/Q
                         net (fo=1, routed)           0.053     2.695    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[6]
    SLICE_X8Y136         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.021     2.716 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1/O
                         net (fo=1, routed)           0.027     2.743    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1_n_0
    SLICE_X8Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.799     2.636    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X8Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.120ns (64.059%)  route 0.067ns (35.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.400ns (routing 0.773ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.969ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.400     2.556    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X6Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.639 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/Q
                         net (fo=2, routed)           0.049     2.689    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[26]
    SLICE_X6Y137         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.037     2.726 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__1/O
                         net (fo=1, routed)           0.018     2.744    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__1_n_0
    SLICE_X6Y137         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.776     2.613    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X6Y137         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.106ns (55.152%)  route 0.086ns (44.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.400ns (routing 0.773ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.969ns, distribution 0.813ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.400     2.556    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X6Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.640 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]/Q
                         net (fo=2, routed)           0.069     2.710    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[10]
    SLICE_X6Y136         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.022     2.732 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__1/O
                         net (fo=1, routed)           0.017     2.749    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__1_n_0
    SLICE_X6Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.782     2.619    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X6Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.103ns (51.714%)  route 0.096ns (48.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.398ns (routing 0.773ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.969ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.398     2.554    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X7Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.636 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[12]/Q
                         net (fo=2, routed)           0.073     2.710    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[12]
    SLICE_X7Y136         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     2.731 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__1/O
                         net (fo=1, routed)           0.023     2.754    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__1_n_0
    SLICE_X7Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.783     2.620    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X7Y136         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.105ns (52.596%)  route 0.095ns (47.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.398ns (routing 0.773ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.969ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.398     2.554    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X7Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     2.638 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/Q
                         net (fo=2, routed)           0.068     2.706    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[32]
    SLICE_X7Y138         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.021     2.727 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[25]_i_1__1/O
                         net (fo=1, routed)           0.027     2.754    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[25]_i_1__1_n_0
    SLICE_X7Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.783     2.620    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X7Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[25]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.122ns (63.790%)  route 0.069ns (36.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.414ns (routing 0.773ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.969ns, distribution 0.812ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.414     2.570    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X6Y139         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.654 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[20]/Q
                         net (fo=2, routed)           0.052     2.706    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[20]
    SLICE_X6Y138         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038     2.744 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[20]_i_1__1/O
                         net (fo=1, routed)           0.017     2.761    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[20]_i_1__1_n_0
    SLICE_X6Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.781     2.618    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X6Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.121ns (62.200%)  route 0.074ns (37.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.413ns (routing 0.773ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.969ns, distribution 0.812ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.413     2.569    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X6Y140         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.653 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[11]/Q
                         net (fo=2, routed)           0.056     2.709    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[11]
    SLICE_X6Y138         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     2.746 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__1/O
                         net (fo=1, routed)           0.018     2.764    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__1_n_0
    SLICE_X6Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.781     2.618    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X6Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.105ns (53.030%)  route 0.093ns (46.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.411ns (routing 0.773ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.969ns, distribution 0.821ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.411     2.567    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X5Y142         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.651 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[66]/Q
                         net (fo=1, routed)           0.066     2.717    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rd_data_ref[66]
    SLICE_X5Y138         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.021     2.738 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__1/O
                         net (fo=1, routed)           0.027     2.765    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__1_n_0
    SLICE_X5Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.790     2.627    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X5Y138         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  som240_2_connector_pl_gem3_rgmii_rxc
  To Clock:  clk_100_kria_eth_top_clk_wiz_2

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.470ns  (logic 0.114ns (24.232%)  route 0.356ns (75.768%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.742ns (routing 0.246ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.679ns (routing 1.459ns, distribution 1.220ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.742     2.785    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkA
    SLICE_X14Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.899 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.356     3.255    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_in
    SLICE_X12Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.679     4.498    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/ClkB
    SLICE_X12Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.439ns  (logic 0.113ns (25.713%)  route 0.326ns (74.287%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.742ns (routing 0.246ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.688ns (routing 1.459ns, distribution 1.229ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.742     2.785    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkA
    SLICE_X14Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.898 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.326     3.224    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_in
    SLICE_X13Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.688     4.508    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/ClkB
    SLICE_X13Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.436ns  (logic 0.115ns (26.397%)  route 0.321ns (73.603%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.742ns (routing 0.246ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.674ns (routing 1.459ns, distribution 1.215ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.477     0.999    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.043 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.742     2.785    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkA
    SLICE_X14Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.900 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.321     3.221    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_in
    SLICE_X11Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.674     4.493    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/ClkB
    SLICE_X11Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.086ns (48.917%)  route 0.090ns (51.083%))
  Logic Levels:           0  
  Clock Path Skew:        1.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.924ns (routing 0.126ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.969ns, distribution 0.806ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.924     1.329    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkA
    SLICE_X14Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.415 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.090     1.505    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_in
    SLICE_X11Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.775     2.612    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/ClkB
    SLICE_X11Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.084ns (44.412%)  route 0.105ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        1.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.924ns (routing 0.126ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.969ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.924     1.329    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkA
    SLICE_X14Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.413 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.105     1.519    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_in
    SLICE_X13Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.783     2.620    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/ClkB
    SLICE_X13Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.084ns (42.182%)  route 0.115ns (57.818%))
  Logic Levels:           0  
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.924ns (routing 0.126ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.969ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.924     1.329    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkA
    SLICE_X14Y118        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.413 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.115     1.529    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_in
    SLICE_X12Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.777     2.614    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/ClkB
    SLICE_X12Y119        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_kria_eth_top_clk_wiz_2
  To Clock:  clk_125_kria_eth_top_clk_wiz_2

Max Delay           181 Endpoints
Min Delay           278 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tlast_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 0.432ns (12.422%)  route 3.046ns (87.578%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.010ns (routing 1.589ns, distribution 1.421ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.286ns, distribution 0.988ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       3.010     4.401    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/bus2ip_clk
    SLICE_X19Y130        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y130        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.515 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          1.814     6.329    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y90         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     6.462 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_cmplt_i_1/O
                         net (fo=9, routed)           1.165     7.626    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld
    SLICE_X22Y121        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     7.811 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tlast_int_i_1/O
                         net (fo=1, routed)           0.067     7.878    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tlast_int_i_1_n_0
    SLICE_X22Y121        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tlast_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.274     4.088    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X22Y121        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tlast_int_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 0.432ns (12.897%)  route 2.918ns (87.103%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.010ns (routing 1.589ns, distribution 1.421ns)
  Clock Net Delay (Destination): 2.351ns (routing 1.286ns, distribution 1.065ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       3.010     4.401    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/bus2ip_clk
    SLICE_X19Y130        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y130        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.515 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          1.814     6.329    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y90         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     6.462 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_cmplt_i_1/O
                         net (fo=9, routed)           0.829     7.290    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld
    SLICE_X26Y117        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     7.475 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs[0]_i_1/O
                         net (fo=1, routed)           0.275     7.750    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs[0]_i_1_n_0
    SLICE_X26Y117        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.351     4.165    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y117        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_onehot_txd_rd_cs_reg[0]/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE
                            (recovery check against rising-edge clock clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 0.265ns (7.880%)  route 3.098ns (92.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.246ns (routing 1.286ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         1.097     7.709    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkARst
    SLICE_X14Y116        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.246     4.060    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X14Y116        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE
                            (recovery check against rising-edge clock clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 0.265ns (7.880%)  route 3.098ns (92.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.286ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         1.097     7.709    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkARst
    SLICE_X14Y116        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.243     4.057    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X14Y116        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE
                            (recovery check against rising-edge clock clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 0.265ns (7.880%)  route 3.098ns (92.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.286ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         1.097     7.709    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkARst
    SLICE_X14Y116        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.243     4.057    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X14Y116        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE
                            (recovery check against rising-edge clock clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 0.265ns (7.880%)  route 3.098ns (92.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.286ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         1.097     7.709    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkARst
    SLICE_X14Y116        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.243     4.057    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X14Y116        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE
                            (recovery check against rising-edge clock clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 0.265ns (7.880%)  route 3.098ns (92.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.286ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0/O
                         net (fo=551, routed)         1.097     7.709    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkARst
    SLICE_X14Y116        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.243     4.057    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X14Y116        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst0_reg/PRE
                            (recovery check against rising-edge clock clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 0.265ns (8.074%)  route 3.017ns (91.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.286ns (routing 1.286ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.016     7.628    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/glbl_rstn_0
    SLICE_X18Y120        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.286     4.100    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/tx_axi_clk
    SLICE_X18Y120        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst0_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst1_reg/PRE
                            (recovery check against rising-edge clock clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 0.265ns (8.074%)  route 3.017ns (91.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.286ns (routing 1.286ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.016     7.628    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/glbl_rstn_0
    SLICE_X18Y120        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.286     4.100    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/tx_axi_clk
    SLICE_X18Y120        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst1_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst2_reg/PRE
                            (recovery check against rising-edge clock clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 0.265ns (8.074%)  route 3.017ns (91.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.286ns (routing 1.286ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.016     7.628    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/glbl_rstn_0
    SLICE_X18Y120        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.775    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.814 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.286     4.100    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/tx_axi_clk
    SLICE_X18Y120        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/request_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/sync_request/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.567%)  route 0.063ns (43.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.626ns (routing 0.886ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.842ns, distribution 0.688ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.626     2.784    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X7Y145         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/request_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.866 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/request_toggle_reg/Q
                         net (fo=2, routed)           0.063     2.929    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/sync_request/data_in
    SLICE_X7Y144         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/sync_request/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.530     2.365    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/sync_request/tx_axi_clk
    SLICE_X7Y144         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/sync_request/data_sync_reg0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.082ns (52.564%)  route 0.074ns (47.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.632ns (routing 0.886ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.842ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.632     2.790    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X8Y133         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.872 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/Q
                         net (fo=1, routed)           0.074     2.946    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[3]
    SLICE_X10Y133        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.535     2.370    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X10Y133        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.083ns (48.538%)  route 0.088ns (51.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.632ns (routing 0.886ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.842ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.632     2.790    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X8Y131         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.873 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/Q
                         net (fo=1, routed)           0.088     2.961    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[11]
    SLICE_X8Y131         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.544     2.379    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X8Y131         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.082ns (46.591%)  route 0.094ns (53.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.632ns (routing 0.886ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.842ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.632     2.790    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X8Y132         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.872 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[7]/Q
                         net (fo=1, routed)           0.094     2.966    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[7]
    SLICE_X8Y132         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.543     2.378    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X8Y132         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[7]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.083ns (46.893%)  route 0.094ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.632ns (routing 0.886ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.842ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.632     2.790    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X8Y132         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.873 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[1]/Q
                         net (fo=1, routed)           0.094     2.967    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[1]
    SLICE_X8Y132         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.543     2.378    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X8Y132         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[1]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.082ns (46.328%)  route 0.095ns (53.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.645ns (routing 0.886ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.842ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.645     2.803    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X8Y134         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.885 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[4]/Q
                         net (fo=1, routed)           0.095     2.980    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[4]
    SLICE_X10Y133        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.535     2.370    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X10Y133        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[4]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.083ns (43.872%)  route 0.106ns (56.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.633ns (routing 0.886ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.842ns, distribution 0.694ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.633     2.791    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/Clk
    SLICE_X7Y131         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.874 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[24]/Q
                         net (fo=2, routed)           0.106     2.980    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/D[7]
    SLICE_X10Y131        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.536     2.371    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/tx_mac_aclk
    SLICE_X10Y131        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7]/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/tx_init_in_prog_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/PRE
                            (removal check against rising-edge clock clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.084ns (41.860%)  route 0.117ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.622ns (routing 0.886ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.842ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.622     2.780    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXC_ACLK
    SLICE_X22Y91         FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/tx_init_in_prog_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.864 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/tx_init_in_prog_int_reg/Q
                         net (fo=6, routed)           0.117     2.981    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkARst
    SLICE_X22Y92         FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.467     2.302    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X22Y92         FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/tx_init_in_prog_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/PRE
                            (removal check against rising-edge clock clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.084ns (41.860%)  route 0.117ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.622ns (routing 0.886ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.842ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.622     2.780    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXC_ACLK
    SLICE_X22Y91         FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/tx_init_in_prog_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.864 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/tx_init_in_prog_int_reg/Q
                         net (fo=6, routed)           0.117     2.981    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkARst
    SLICE_X22Y92         FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.463     2.298    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X22Y92         FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/tx_init_in_prog_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst2_reg/PRE
                            (removal check against rising-edge clock clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.084ns (41.860%)  route 0.117ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.622ns (routing 0.886ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.842ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.622     2.780    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXC_ACLK
    SLICE_X22Y91         FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/tx_init_in_prog_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.864 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/tx_init_in_prog_int_reg/Q
                         net (fo=6, routed)           0.117     2.981    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkARst
    SLICE_X22Y92         FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.463     2.298    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X22Y92         FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  som240_2_connector_pl_gem3_rgmii_rxc
  To Clock:  clk_125_kria_eth_top_clk_wiz_2

Max Delay             0 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.084ns (58.684%)  route 0.059ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.928ns (routing 0.126ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.842ns, distribution 0.686ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.928     1.333    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X19Y127        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.417 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.059     1.477    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X19Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.528     2.362    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X19Y128        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.409%)  route 0.064ns (43.591%))
  Logic Levels:           0  
  Clock Path Skew:        1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.927ns (routing 0.126ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.842ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.927     1.333    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X17Y125        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.416 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/Q
                         net (fo=2, routed)           0.064     1.480    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/increment_vector
    SLICE_X15Y125        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.534     2.368    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/ref_clk
    SLICE_X15Y125        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.083ns (56.028%)  route 0.065ns (43.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.932ns (routing 0.126ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.842ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.932     1.337    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X17Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.420 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/Q
                         net (fo=2, routed)           0.065     1.486    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/increment_vector
    SLICE_X17Y121        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.521     2.356    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/ref_clk
    SLICE_X17Y121        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.084ns (59.155%)  route 0.058ns (40.845%))
  Logic Levels:           0  
  Clock Path Skew:        1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.953ns (routing 0.126ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.842ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.953     1.358    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/stat_clk
    SLICE_X6Y123         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.442 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.058     1.500    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/Q[0]
    SLICE_X6Y122         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.552     2.386    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/ref_clk
    SLICE_X6Y122         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.083ns (56.849%)  route 0.063ns (43.151%))
  Logic Levels:           0  
  Clock Path Skew:        1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.951ns (routing 0.126ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.842ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.951     1.356    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/stat_clk
    SLICE_X8Y130         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.439 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[0]/Q
                         net (fo=1, routed)           0.063     1.502    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/Q[0]
    SLICE_X8Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.548     2.382    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/ref_clk
    SLICE_X8Y129         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.084ns (57.143%)  route 0.063ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.953ns (routing 0.126ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.842ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.953     1.358    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/stat_clk
    SLICE_X6Y123         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.442 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.063     1.505    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/Q[0]
    SLICE_X6Y124         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.552     2.386    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/ref_clk
    SLICE_X6Y124         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.083ns (49.364%)  route 0.085ns (50.636%))
  Logic Levels:           0  
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.932ns (routing 0.126ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.842ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.932     1.337    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X17Y122        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.420 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/Q
                         net (fo=2, routed)           0.085     1.506    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/increment_vector
    SLICE_X15Y121        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.535     2.369    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/ref_clk
    SLICE_X15Y121        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.938%)  route 0.090ns (52.062%))
  Logic Levels:           0  
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.927ns (routing 0.126ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.842ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.927     1.333    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X17Y125        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.416 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/Q
                         net (fo=2, routed)           0.090     1.506    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/increment_vector
    SLICE_X17Y126        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.520     2.355    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/ref_clk
    SLICE_X17Y126        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.083ns (56.849%)  route 0.063ns (43.151%))
  Logic Levels:           0  
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.955ns (routing 0.126ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.842ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.955     1.361    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/stat_clk
    SLICE_X8Y127         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.444 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.063     1.507    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/Q[0]
    SLICE_X8Y128         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.549     2.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/ref_clk
    SLICE_X8Y128         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.086ns (58.108%)  route 0.062ns (41.892%))
  Logic Levels:           0  
  Clock Path Skew:        1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      0.954ns (routing 0.126ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.842ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.157     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.157    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.157 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.226     0.383    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.406 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.954     1.359    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/stat_clk
    SLICE_X7Y123         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.445 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.062     1.507    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/Q[0]
    SLICE_X7Y124         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.809    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.835 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.540     2.375    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/ref_clk
    SLICE_X7Y124         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200_kria_eth_top_clk_wiz_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.135ns (8.757%)  route 1.407ns (91.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 2.063ns (routing 1.045ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           1.057     1.057    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y180         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     1.192 r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.350     1.542    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y180         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.063     3.872    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y180         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.067ns (11.493%)  route 0.516ns (88.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.371ns (routing 0.681ns, distribution 0.690ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  kria_eth_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           0.428     0.428    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y180         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     0.495 r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.088     0.583    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y180         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.371     2.202    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y180         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_kria_eth_top_clk_wiz_2
  To Clock:  clk_300_kria_eth_top_clk_wiz_2

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.863ns  (logic 0.265ns (9.255%)  route 2.598ns (90.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.890ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          0.598     7.210    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X24Y128        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     1.771    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.810 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.833     3.643    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.863ns  (logic 0.265ns (9.255%)  route 2.598ns (90.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.890ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          0.598     7.210    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X24Y128        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     1.771    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.810 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.833     3.643    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.863ns  (logic 0.265ns (9.255%)  route 2.598ns (90.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.890ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          0.598     7.210    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X24Y128        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     1.771    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.810 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.833     3.643    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.863ns  (logic 0.265ns (9.255%)  route 2.598ns (90.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.890ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          0.598     7.210    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X24Y128        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     1.771    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.810 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.833     3.643    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.860ns  (logic 0.265ns (9.265%)  route 2.595ns (90.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.890ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          0.595     7.207    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X24Y128        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     1.771    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.810 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.833     3.643    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.152ns (35.540%)  route 0.276ns (64.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.687ns (routing 0.886ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.571ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.687     2.845    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X23Y113        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.930 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/Q
                         net (fo=2, routed)           0.048     2.978    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/axiStrTxcResetSaxiDomain
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.067     3.045 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          0.228     3.273    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X24Y128        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.208     2.039    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.152ns (35.457%)  route 0.277ns (64.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.687ns (routing 0.886ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.571ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.687     2.845    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X23Y113        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.930 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/Q
                         net (fo=2, routed)           0.048     2.978    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/axiStrTxcResetSaxiDomain
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.067     3.045 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          0.229     3.274    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X24Y128        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.210     2.041    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.152ns (35.457%)  route 0.277ns (64.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.687ns (routing 0.886ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.571ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.687     2.845    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X23Y113        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.930 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/Q
                         net (fo=2, routed)           0.048     2.978    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/axiStrTxcResetSaxiDomain
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.067     3.045 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          0.229     3.274    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X24Y128        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.210     2.041    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.152ns (35.457%)  route 0.277ns (64.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.687ns (routing 0.886ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.571ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.687     2.845    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X23Y113        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.930 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/Q
                         net (fo=2, routed)           0.048     2.978    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/axiStrTxcResetSaxiDomain
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.067     3.045 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          0.229     3.274    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X24Y128        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.210     2.041    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.152ns (35.457%)  route 0.277ns (64.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.687ns (routing 0.886ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.571ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.687     2.845    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X23Y113        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.930 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/Q
                         net (fo=2, routed)           0.048     2.978    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/axiStrTxcResetSaxiDomain
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.067     3.045 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          0.229     3.274    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X24Y128        FDPE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.210     2.041    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X24Y128        FDPE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_300_kria_eth_top_clk_wiz_2
  To Clock:  clk_300_kria_eth_top_clk_wiz_2

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RST
                            (recovery check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.162ns  (logic 0.113ns (9.726%)  route 1.049ns (90.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.965ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.890ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.531 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/Q
                         net (fo=3, routed)           1.049     4.580    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/idelayctrl_reset
    BITSLICE_CONTROL_X0Y19
                         IDELAYCTRL                                   f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     1.771    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.810 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.824     3.634    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/refclk
    BITSLICE_CONTROL_X0Y19
                         IDELAYCTRL                                   r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/RST
                            (recovery check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.007ns  (logic 0.113ns (11.223%)  route 0.894ns (88.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.965ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.890ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.531 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/Q
                         net (fo=3, routed)           0.894     4.425    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/idelayctrl_reset
    BITSLICE_CONTROL_X0Y18
                         IDELAYCTRL                                   f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     1.771    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.810 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.833     3.643    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/refclk
    BITSLICE_CONTROL_X0Y18
                         IDELAYCTRL                                   r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/RST
                            (recovery check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.113ns (15.405%)  route 0.621ns (84.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.965ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.890ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.351     1.337    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.381 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          2.038     3.418    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.531 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/Q
                         net (fo=3, routed)           0.621     4.152    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/idelayctrl_reset
    BITSLICE_CONTROL_X0Y16
                         IDELAYCTRL                                   f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.309     1.771    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.810 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.841     3.651    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/refclk
    BITSLICE_CONTROL_X0Y16
                         IDELAYCTRL                                   r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/RST
                            (removal check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.084ns (28.507%)  route 0.211ns (71.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.105ns (routing 0.524ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.571ns, distribution 0.690ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.105     2.258    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.342 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/Q
                         net (fo=3, routed)           0.211     2.553    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/idelayctrl_reset
    BITSLICE_CONTROL_X0Y16
                         IDELAYCTRL                                   f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.261     2.092    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/refclk
    BITSLICE_CONTROL_X0Y16
                         IDELAYCTRL                                   r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0_1/REFCLK

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/RST
                            (removal check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.084ns (21.229%)  route 0.312ns (78.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.105ns (routing 0.524ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.571ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.105     2.258    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.342 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/Q
                         net (fo=3, routed)           0.312     2.654    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/idelayctrl_reset
    BITSLICE_CONTROL_X0Y18
                         IDELAYCTRL                                   f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.256     2.087    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/refclk
    BITSLICE_CONTROL_X0Y18
                         IDELAYCTRL                                   r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RST
                            (removal check against rising-edge clock clk_300_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.084ns (18.234%)  route 0.377ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.105ns (routing 0.524ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.571ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.180     1.130    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.153 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.105     2.258    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X23Y128        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.342 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/Q
                         net (fo=3, routed)           0.377     2.719    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/idelayctrl_reset
    BITSLICE_CONTROL_X0Y19
                         IDELAYCTRL                                   f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.249     2.080    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/refclk
    BITSLICE_CONTROL_X0Y19
                         IDELAYCTRL                                   r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125_kria_eth_top_clk_wiz_2
  To Clock:  kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[0]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.585ns  (logic 1.372ns (86.560%)  route 0.213ns (13.440%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        -3.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.536ns (routing 1.400ns, distribution 1.136ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.536     3.922    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3                                    r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.522     4.444 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.058     4.502    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_0
    BITSLICE_RX_TX_X0Y106
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.204     4.705 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.155     4.860    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_0
    U9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.646     5.506 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.506    som240_2_connector_pl_gem3_rgmii_td[0]
    U9                                                                r  som240_2_connector_pl_gem3_rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[2]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.572ns  (logic 1.356ns (86.260%)  route 0.216ns (13.740%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        -3.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.536ns (routing 1.400ns, distribution 1.136ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.536     3.922    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3                                    r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.511     4.433 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.058     4.491    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_2
    BITSLICE_RX_TX_X0Y108
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.200     4.690 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.158     4.848    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_2
    U8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.645     5.494 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.494    som240_2_connector_pl_gem3_rgmii_td[2]
    U8                                                                r  som240_2_connector_pl_gem3_rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[1]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.555ns  (logic 1.341ns (86.242%)  route 0.214ns (13.758%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        -3.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.400ns, distribution 1.137ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.537     3.923    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3                                    r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.492     4.415 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.058     4.473    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_1
    BITSLICE_RX_TX_X0Y107
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.200     4.672 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.156     4.828    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_1
    V9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.650     5.478 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.478    som240_2_connector_pl_gem3_rgmii_td[1]
    V9                                                                r  som240_2_connector_pl_gem3_rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[3]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.548ns  (logic 1.330ns (85.913%)  route 0.218ns (14.087%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        -3.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.522ns (routing 1.400ns, distribution 1.122ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.522     3.908    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3                                    r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.483     4.391 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.058     4.449    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_3
    BITSLICE_RX_TX_X0Y109
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.199     4.647 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.160     4.807    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_3
    V8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.648     5.455 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.455    som240_2_connector_pl_gem3_rgmii_td[3]
    V8                                                                r  som240_2_connector_pl_gem3_rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_tx_ctl
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.521ns  (logic 1.309ns (86.064%)  route 0.212ns (13.936%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           0.550ns
  Clock Path Skew:        -3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.523ns (routing 1.400ns, distribution 1.123ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.386 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.523     3.909    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3                                    r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.455     4.364 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/OQ
                         net (fo=1, routed)           0.058     4.422    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_odelay
    BITSLICE_RX_TX_X0Y105
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.201     4.622 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_ctl/DATAOUT
                         net (fo=1, routed)           0.154     4.776    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    Y8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.654     5.430 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     5.430    som240_2_connector_pl_gem3_rgmii_tx_ctl
    Y8                                                                r  som240_2_connector_pl_gem3_rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_tx_ctl
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.647ns (87.198%)  route 0.095ns (12.802%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -2.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.534ns = ( 6.534 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.378ns (routing 0.773ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     4.172 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.172 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     4.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     4.950 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     5.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     5.156 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.378     6.534    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3                                    f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.224     6.758 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/OQ
                         net (fo=1, routed)           0.016     6.774    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_odelay
    BITSLICE_RX_TX_X0Y105
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.104     6.879 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_ctl/DATAOUT
                         net (fo=1, routed)           0.079     6.958    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    Y8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.319     7.276 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     7.276    som240_2_connector_pl_gem3_rgmii_tx_ctl
    Y8                                                                r  som240_2_connector_pl_gem3_rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[3]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.749ns  (logic 0.651ns (86.922%)  route 0.098ns (13.078%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -2.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.533ns = ( 6.533 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.377ns (routing 0.773ns, distribution 0.604ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     4.172 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.172 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     4.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     4.950 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     5.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     5.156 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.377     6.533    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3                                    f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.235     6.768 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.016     6.784    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_3
    BITSLICE_RX_TX_X0Y109
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.103     6.888 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.082     6.970    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_3
    V8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.313     7.283 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.283    som240_2_connector_pl_gem3_rgmii_td[3]
    V8                                                                r  som240_2_connector_pl_gem3_rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[1]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.650ns (87.020%)  route 0.097ns (12.980%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.542ns = ( 6.542 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.773ns, distribution 0.613ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     4.172 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.172 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     4.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     4.950 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     5.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     5.156 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.386     6.542    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3                                    f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.231     6.773 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.016     6.789    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_1
    BITSLICE_RX_TX_X0Y107
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.104     6.894 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.081     6.975    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_1
    V9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.315     7.290 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.290    som240_2_connector_pl_gem3_rgmii_td[1]
    V9                                                                r  som240_2_connector_pl_gem3_rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[2]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.763ns  (logic 0.665ns (87.154%)  route 0.098ns (12.846%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.542ns = ( 6.542 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.773ns, distribution 0.613ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     4.172 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.172 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     4.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     4.950 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     5.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     5.156 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.386     6.542    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3                                    f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.250     6.792 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.016     6.808    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_2
    BITSLICE_RX_TX_X0Y108
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.104     6.913 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.082     6.995    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_2
    U8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.311     7.305 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.305    som240_2_connector_pl_gem3_rgmii_td[2]
    U8                                                                r  som240_2_connector_pl_gem3_rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_td[0]
                            (output port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.766ns  (logic 0.670ns (87.462%)  route 0.096ns (12.538%))
  Logic Levels:           2  (OBUF=1 ODELAYE3=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns = ( 6.541 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.385ns (routing 0.773ns, distribution 0.612ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     4.172 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.172 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     4.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     4.950 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     5.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     5.156 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.385     6.541    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3                                    f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.251     6.792 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/OQ
                         net (fo=1, routed)           0.016     6.808    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_odelay_0
    BITSLICE_RX_TX_X0Y106
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_DATAOUT)
                                                      0.107     6.916 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].delay_rgmii_txd/DATAOUT
                         net (fo=1, routed)           0.080     6.996    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_0
    U9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.311     7.307 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.307    som240_2_connector_pl_gem3_rgmii_td[0]
    U9                                                                r  som240_2_connector_pl_gem3_rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_kria_eth_top_clk_wiz_2
  To Clock:  som240_2_connector_pl_gem3_rgmii_rxc

Max Delay           536 Endpoints
Min Delay           545 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR
                            (recovery check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.719ns  (logic 0.265ns (7.125%)  route 3.454ns (92.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.231ns, distribution 1.332ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.454     8.066    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg_0
    SLICE_X18Y137        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.563     2.250    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/rx_axi_clk
    SLICE_X18Y137        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR
                            (recovery check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.719ns  (logic 0.265ns (7.125%)  route 3.454ns (92.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.231ns, distribution 1.332ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.454     8.066    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg_0
    SLICE_X18Y137        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.563     2.250    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/rx_axi_clk
    SLICE_X18Y137        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR
                            (recovery check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.719ns  (logic 0.265ns (7.125%)  route 3.454ns (92.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.231ns, distribution 1.332ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.454     8.066    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg_0
    SLICE_X18Y137        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.563     2.250    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/rx_axi_clk
    SLICE_X18Y137        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR
                            (recovery check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.719ns  (logic 0.265ns (7.125%)  route 3.454ns (92.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.231ns, distribution 1.332ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.454     8.066    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg_0
    SLICE_X18Y137        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.563     2.250    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/rx_axi_clk
    SLICE_X18Y137        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR
                            (recovery check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 0.265ns (7.131%)  route 3.451ns (92.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.231ns, distribution 1.332ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.451     8.063    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg_0
    SLICE_X18Y137        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.563     2.250    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/rx_axi_clk
    SLICE_X18Y137        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_reg/CLR
                            (recovery check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.702ns  (logic 0.265ns (7.158%)  route 3.437ns (92.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.231ns, distribution 1.327ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.437     8.049    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0_n_0
    SLICE_X19Y138        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.558     2.245    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/rx_axi_clk
    SLICE_X19Y138        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst1_reg/CLR
                            (recovery check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.702ns  (logic 0.265ns (7.158%)  route 3.437ns (92.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.231ns, distribution 1.327ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.437     8.049    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0_n_0
    SLICE_X19Y138        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.558     2.245    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/rx_axi_clk
    SLICE_X19Y138        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst1_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst2_reg/CLR
                            (recovery check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.702ns  (logic 0.265ns (7.158%)  route 3.437ns (92.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.231ns, distribution 1.327ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.437     8.049    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0_n_0
    SLICE_X19Y138        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.558     2.245    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/rx_axi_clk
    SLICE_X19Y138        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst2_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst3_reg/CLR
                            (recovery check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.702ns  (logic 0.265ns (7.158%)  route 3.437ns (92.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.231ns, distribution 1.327ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.437     8.049    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0_n_0
    SLICE_X19Y138        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.558     2.245    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/rx_axi_clk
    SLICE_X19Y138        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst3_reg/C

Slack:                    inf
  Source:                 kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg/CLR
                            (recovery check against rising-edge clock som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.702ns  (logic 0.265ns (7.158%)  route 3.437ns (92.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.956ns (routing 1.589ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.231ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.956     4.346    kria_eth_top_i/proc_sys_reset_100/U0/slowest_sync_clk
    SLICE_X5Y166         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.459 r  kria_eth_top_i/proc_sys_reset_100/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=114, routed)         2.000     6.460    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X23Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.612 f  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=35, routed)          1.437     8.049    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0_n_0
    SLICE_X19Y138        FDCE                                         f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.376     0.648    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.687 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.561     2.248    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/rx_axi_clk
    SLICE_X19Y138        FDCE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.083ns (54.967%)  route 0.068ns (45.033%))
  Logic Levels:           0  
  Clock Path Skew:        -1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.635ns (routing 0.886ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.133ns, distribution 0.858ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.635     2.793    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_ACLK
    SLICE_X18Y110        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.876 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[3]/Q
                         net (fo=1, routed)           0.068     2.944    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY/data_sync0_i_0[0]
    SLICE_X18Y109        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.991     1.721    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X18Y109        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.082ns (55.405%)  route 0.066ns (44.595%))
  Logic Levels:           0  
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.643ns (routing 0.886ns, distribution 0.757ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.133ns, distribution 0.858ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.643     2.801    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_ACLK
    SLICE_X21Y106        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y106        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.883 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[1]/Q
                         net (fo=1, routed)           0.066     2.949    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY/data_sync0_i_0[0]
    SLICE_X21Y104        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.991     1.721    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X21Y104        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.299%)  route 0.083ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        -1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.635ns (routing 0.886ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.133ns, distribution 0.862ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.635     2.793    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_ACLK
    SLICE_X18Y110        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.877 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[7]/Q
                         net (fo=1, routed)           0.083     2.960    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY/data_sync0_i_0[0]
    SLICE_X17Y109        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.995     1.725    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X17Y109        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.083ns (49.405%)  route 0.085ns (50.595%))
  Logic Levels:           0  
  Clock Path Skew:        -1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.636ns (routing 0.886ns, distribution 0.750ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.133ns, distribution 0.860ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.636     2.794    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_ACLK
    SLICE_X22Y107        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.877 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[8]/Q
                         net (fo=1, routed)           0.085     2.962    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY/data_sync0_i_0[0]
    SLICE_X22Y109        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.993     1.723    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X22Y109        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_rx_mac_config/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_rx_mac_config/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.083ns (48.499%)  route 0.088ns (51.501%))
  Logic Levels:           0  
  Clock Path Skew:        -1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.634ns (routing 0.886ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.133ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.634     2.792    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_rx_mac_config/ClkA
    SLICE_X5Y121         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_rx_mac_config/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.875 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_rx_mac_config/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.088     2.963    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_rx_mac_config/data_sync/data_in
    SLICE_X5Y119         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_rx_mac_config/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.021     1.751    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_rx_mac_config/data_sync/ClkB
    SLICE_X5Y119         FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_rx_mac_config/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.674%)  route 0.090ns (52.326%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.635ns (routing 0.886ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.133ns, distribution 0.870ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.635     2.793    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_ACLK
    SLICE_X18Y110        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.875 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[6]/Q
                         net (fo=1, routed)           0.090     2.965    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY/data_sync0_i_0[0]
    SLICE_X18Y112        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.003     1.733    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X18Y112        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.083ns (46.369%)  route 0.096ns (53.631%))
  Logic Levels:           0  
  Clock Path Skew:        -1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.634ns (routing 0.886ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.133ns, distribution 0.863ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.634     2.792    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_ACLK
    SLICE_X18Y110        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.875 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[0]/Q
                         net (fo=1, routed)           0.096     2.971    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync0_i_0[0]
    SLICE_X17Y111        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.996     1.726    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X17Y111        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.083ns (49.364%)  route 0.085ns (50.636%))
  Logic Levels:           0  
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.646ns (routing 0.886ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.133ns, distribution 0.882ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.646     2.804    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X11Y145        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.887 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.085     2.972    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0_0
    SLICE_X11Y146        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        1.015     1.745    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/rx_axi_clk
    SLICE_X11Y146        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.977%)  route 0.090ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.644ns (routing 0.886ns, distribution 0.758ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.133ns, distribution 0.853ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.644     2.802    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_ACLK
    SLICE_X21Y106        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y106        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.885 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[0]/Q
                         net (fo=1, routed)           0.090     2.975    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY/data_sync0_i_0[0]
    SLICE_X20Y105        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.986     1.716    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X20Y105        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.083ns (44.865%)  route 0.102ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.634ns (routing 0.886ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.133ns, distribution 0.865ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.634     2.792    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_ACLK
    SLICE_X18Y110        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.875 r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[8]/Q
                         net (fo=1, routed)           0.102     2.977    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY/data_sync0_i_0[0]
    SLICE_X16Y108        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=1538, routed)        0.998     1.728    kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X16Y108        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk
  To Clock:  som240_2_connector_pl_gem3_rgmii_rxc

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[3]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.651ns (95.269%)  route 0.082ns (4.731%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.631ns (routing 0.001ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    H4                                                0.000     3.000 r  som240_2_connector_pl_gem3_rgmii_rd[3] (IN)
                         net (fo=0)                   0.000     3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/I
    H4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     3.537 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.537    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/OUT
    H4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.537 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.082     3.619    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_3
    BITSLICE_RX_TX_X0Y123
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.114     4.733 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.733    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_3
    BITSLICE_RX_TX_X0Y123
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.377     0.649    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.688 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.631     1.319    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y123
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[0]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.705ns  (logic 1.652ns (96.892%)  route 0.053ns (3.108%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.632ns (routing 0.001ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    H1                                                0.000     3.000 r  som240_2_connector_pl_gem3_rgmii_rd[0] (IN)
                         net (fo=0)                   0.000     3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/I
    H1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.539     3.539 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.539    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/OUT
    H1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     3.539 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     3.592    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_0
    BITSLICE_RX_TX_X0Y120
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.113     4.705 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.705    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_0
    BITSLICE_RX_TX_X0Y120
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.377     0.649    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.688 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.632     1.320    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y120
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_rx_ctl
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.702ns  (logic 1.649ns (96.886%)  route 0.053ns (3.114%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.632ns (routing 0.001ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    H3                                                0.000     3.000 r  som240_2_connector_pl_gem3_rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/I
    H3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.536     3.536 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.536    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/OUT
    H3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     3.536 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     3.589    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    BITSLICE_RX_TX_X0Y124
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.113     4.702 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.702    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    BITSLICE_RX_TX_X0Y124
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.377     0.649    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.688 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.632     1.320    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y124
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C

Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[2]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.701ns  (logic 1.649ns (96.942%)  route 0.052ns (3.058%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.631ns (routing 0.001ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    J2                                                0.000     3.000 r  som240_2_connector_pl_gem3_rgmii_rd[2] (IN)
                         net (fo=0)                   0.000     3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/I
    J2                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.534     3.534 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.534    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/OUT
    J2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     3.534 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.052     3.586    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_2
    BITSLICE_RX_TX_X0Y122
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.114     4.701 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.701    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_2
    BITSLICE_RX_TX_X0Y122
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.377     0.649    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.688 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.631     1.319    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y122
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[1]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.646ns (96.880%)  route 0.053ns (3.120%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.631ns (routing 0.001ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.000     3.000    
    K2                                                0.000     3.000 r  som240_2_connector_pl_gem3_rgmii_rd[1] (IN)
                         net (fo=0)                   0.000     3.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/I
    K2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.532     3.532 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.532    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/OUT
    K2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.532 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     3.585    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_1
    BITSLICE_RX_TX_X0Y121
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.113     4.699 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.699    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_1
    BITSLICE_RX_TX_X0Y121
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.272     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.272    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.272 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.377     0.649    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.688 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.631     1.319    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y121
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[1]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 1.153ns (97.629%)  route 0.028ns (2.371%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.000ns
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.443ns (routing 0.001ns, distribution 0.442ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.000    -2.000    
    K2                                                0.000    -2.000 r  som240_2_connector_pl_gem3_rgmii_rd[1] (IN)
                         net (fo=0)                   0.000    -2.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/I
    K2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.167    -1.833 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -1.833    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/OUT
    K2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -1.833 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028    -1.805    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_1
    BITSLICE_RX_TX_X0Y121
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.986    -0.819 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.819    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_1
    BITSLICE_RX_TX_X0Y121
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.443     1.173    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y121
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[2]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 1.156ns (97.635%)  route 0.028ns (2.365%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.000ns
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.444ns (routing 0.001ns, distribution 0.443ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.000    -2.000    
    J2                                                0.000    -2.000 r  som240_2_connector_pl_gem3_rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -2.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/I
    J2                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.169    -1.831 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -1.831    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/OUT
    J2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    -1.831 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028    -1.803    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_2
    BITSLICE_RX_TX_X0Y122
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.987    -0.816 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.816    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_2
    BITSLICE_RX_TX_X0Y122
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.444     1.174    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y122
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_rx_ctl
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 1.156ns (97.554%)  route 0.029ns (2.446%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.000ns
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.444ns (routing 0.001ns, distribution 0.443ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.000    -2.000    
    H3                                                0.000    -2.000 r  som240_2_connector_pl_gem3_rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/I
    H3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.171    -1.829 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -1.829    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/OUT
    H3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    -1.829 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029    -1.800    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    BITSLICE_RX_TX_X0Y124
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.986    -0.815 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -0.815    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    BITSLICE_RX_TX_X0Y124
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.444     1.174    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y124
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C

Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[0]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 1.160ns (97.643%)  route 0.028ns (2.357%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.000ns
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.445ns (routing 0.001ns, distribution 0.444ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.000    -2.000    
    H1                                                0.000    -2.000 r  som240_2_connector_pl_gem3_rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -2.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/I
    H1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.174    -1.826 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -1.826    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/OUT
    H1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    -1.826 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028    -1.798    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_0
    BITSLICE_RX_TX_X0Y120
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.986    -0.812 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.812    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_0
    BITSLICE_RX_TX_X0Y120
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.445     1.175    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y120
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 som240_2_connector_pl_gem3_rgmii_rd[3]
                            (input port clocked by kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDRE1 clocked by som240_2_connector_pl_gem3_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 1.159ns (96.824%)  route 0.038ns (3.176%))
  Logic Levels:           3  (IBUFCTRL=1 IDELAYE3=1 INBUF=1)
  Input Delay:            -2.000ns
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.444ns (routing 0.001ns, distribution 0.443ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.000    -2.000    
    H4                                                0.000    -2.000 r  som240_2_connector_pl_gem3_rgmii_rd[3] (IN)
                         net (fo=0)                   0.000    -2.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/I
    H4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172    -1.828 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000    -1.828    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/OUT
    H4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    -1.828 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.038    -1.790    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_3
    BITSLICE_RX_TX_X0Y123
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.987    -0.803 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.803    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_3
    BITSLICE_RX_TX_X0Y123
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock som240_2_connector_pl_gem3_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  som240_2_connector_pl_gem3_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.342     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.342    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.342 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.362     0.704    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.730 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufg_rgmii_rx_clk_iddr/O
    X1Y2 (CLOCK_ROOT)    net (fo=10, routed)          0.444     1.174    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk_iddr
    BITSLICE_RX_TX_X0Y123
                         IDDRE1                                       r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_kria_eth_top_clk_wiz_2
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.570ns  (logic 2.977ns (65.135%)  route 1.593ns (34.865%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      3.004ns (routing 1.589ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       3.004     4.395    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X15Y145        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.509 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg/Q
                         net (fo=3, routed)           1.593     6.102    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/T
    T8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.863     8.965 r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     8.965    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_io
    T8                                                                r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.miim_clk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.104ns  (logic 1.170ns (37.698%)  route 1.934ns (62.302%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      3.026ns (routing 1.589ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       3.026     4.417    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/bus2ip_clk
    SLICE_X15Y139        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.miim_clk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.532 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.miim_clk_int_reg/Q
                         net (fo=7, routed)           0.268     4.800    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/miim_clk_int
    SLICE_X15Y139        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.187     4.987 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdc_inferred_i_1/O
                         net (fo=1, routed)           1.666     6.653    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdc_OBUF
    R8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.868     7.521 r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdc_OBUF_inst/O
                         net (fo=0)                   0.000     7.521    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdc
    R8                                                                r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            som240_2_connector_pl_gem3_reset[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.171ns  (logic 1.025ns (47.221%)  route 1.146ns (52.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      3.110ns (routing 1.589ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     1.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103     0.986 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.361     1.347    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.391 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       3.110     4.501    kria_eth_top_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X23Y137        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y137        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.616 r  kria_eth_top_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           1.146     5.761    som240_2_connector_pl_gem3_reset_OBUF[0]
    K1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.910     6.671 r  som240_2_connector_pl_gem3_reset_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.671    som240_2_connector_pl_gem3_reset[0]
    K1                                                                r  som240_2_connector_pl_gem3_reset[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.167ns  (logic 0.457ns (39.164%)  route 0.710ns (60.836%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.653ns (routing 0.886ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.653     2.811    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X15Y145        FDSE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.895 f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg/Q
                         net (fo=3, routed)           0.710     3.605    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/T
    T8                   OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.373     3.978 r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.978    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_io
    T8                                                                r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.miim_clk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.328ns  (logic 0.535ns (40.266%)  route 0.793ns (59.734%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.662ns (routing 0.886ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.662     2.820    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/bus2ip_clk
    SLICE_X15Y139        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.miim_clk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.904 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.miim_clk_int_reg/Q
                         net (fo=7, routed)           0.087     2.991    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/miim_clk_int
    SLICE_X15Y139        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     3.081 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/man_block.managen/mdio_enabled.phy/mdc_inferred_i_1/O
                         net (fo=1, routed)           0.706     3.787    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdc_OBUF
    R8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.361     4.148 r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdc_OBUF_inst/O
                         net (fo=0)                   0.000     4.148    som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdc
    R8                                                                r  som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            som240_2_connector_pl_gem3_reset[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.960ns  (logic 0.487ns (50.712%)  route 0.473ns (49.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.719ns (routing 0.886ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.185     1.135    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.158 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.719     2.877    kria_eth_top_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X23Y137        FDRE                                         r  kria_eth_top_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y137        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     2.962 r  kria_eth_top_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.473     3.436    som240_2_connector_pl_gem3_reset_OBUF[0]
    K1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.402     3.838 r  som240_2_connector_pl_gem3_reset_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.838    som240_2_connector_pl_gem3_reset[0]
    K1                                                                r  som240_2_connector_pl_gem3_reset[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125_kria_eth_top_clk_wiz_2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.195ns  (logic 2.579ns (80.718%)  route 0.616ns (19.282%))
  Logic Levels:           4  (IDELAYE3=1 OBUF=1 ODELAYE3=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.535ns (routing 1.400ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    C3                                                0.000     4.000 f  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     4.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.538     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.538    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.538 f  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     5.089    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     4.986 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     5.342    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.386 f  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        2.535     7.921    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3                                    f  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.492     8.413 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.058     8.471    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.062     8.533 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.062     8.595    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.237     8.831 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.341     9.172    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      1.097    10.269 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.155    10.424    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.691    11.115 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.115    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                r  som240_2_connector_pl_gem3_rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_125_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            som240_2_connector_pl_gem3_rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.762ns (90.357%)  route 0.188ns (9.643%))
  Logic Levels:           4  (IDELAYE3=1 OBUF=1 ODELAYE3=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.385ns (routing 0.773ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.172     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.172    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.172 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.212     0.384    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     0.950 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.133    kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.156 r  kria_eth_top_i/clk_wiz/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1932, routed)        1.385     2.541    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/gtx_clk
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3                                    r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y119
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.261     2.802 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/OQ
                         net (fo=1, routed)           0.016     2.818    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_odelay
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_ODATAIN_CASC_OUT)
                                                      0.041     2.859 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/CASC_OUT
                         net (fo=1, routed)           0.012     2.871    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_out
    BITSLICE_RX_TX_X0Y118
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_CASC_IN_DATAOUT)
                                                      0.135     3.007 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc/DATAOUT
                         net (fo=1, routed)           0.080     3.087    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk_casc_return
    BITSLICE_RX_TX_X0Y119
                         ODELAYE3 (Prop_ODELAY_BITSLICE_COMPONENT_RX_TX_CASC_RETURN_DATAOUT)
                                                      0.968     4.055 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_tx_clk/DATAOUT
                         net (fo=1, routed)           0.080     4.135    kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.356     4.491 r  kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     4.491    som240_2_connector_pl_gem3_rgmii_txc
    J1                                                                r  som240_2_connector_pl_gem3_rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_kria_eth_top_clk_wiz_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.676ns  (logic 0.185ns (11.039%)  route 1.491ns (88.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 2.673ns (routing 1.459ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           1.395     1.395    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/dcm_locked
    SLICE_X5Y178         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     1.580 r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.096     1.676    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/lpf_int0__0
    SLICE_X5Y178         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.318     1.780    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.819 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       2.673     4.492    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y178         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.090ns (13.343%)  route 0.584ns (86.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.780ns (routing 0.969ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.555     0.555    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/dcm_locked
    SLICE_X5Y178         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.090     0.645 r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.029     0.674    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/lpf_int0__0
    SLICE_X5Y178         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.210     0.811    kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.837 r  kria_eth_top_i/clk_wiz/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14349, routed)       1.780     2.617    kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y178         FDRE                                         r  kria_eth_top_i/proc_sys_reset_100/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200_kria_eth_top_clk_wiz_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.620ns  (logic 0.134ns (8.272%)  route 1.486ns (91.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 2.063ns (routing 1.045ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           1.390     1.390    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/dcm_locked
    SLICE_X5Y180         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     1.524 r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.096     1.620    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/lpf_int0__0
    SLICE_X5Y180         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.723    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.462 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.770    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.809 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         2.063     3.872    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y180         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_kria_eth_top_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.067ns (10.316%)  route 0.582ns (89.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.371ns (routing 0.681ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.553     0.553    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/dcm_locked
    SLICE_X5Y180         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.067     0.620 r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.029     0.649    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/lpf_int0__0
    SLICE_X5Y180         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_kria_eth_top_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    C3                                                0.000     0.000 r  som240_1_connector_hpa_clk0p_clk (IN)
                         net (fo=0)                   0.000     0.000    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/I
    C3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.358     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.358    kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.358 r  kria_eth_top_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     0.680    kria_eth_top_i/clk_wiz/inst/clk_in1_kria_eth_top_clk_wiz_2
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.601 r  kria_eth_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.805    kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.831 r  kria_eth_top_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=927, routed)         1.371     2.202    kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y180         FDRE                                         r  kria_eth_top_i/rst_ps8_0_200M/U0/EXT_LPF/lpf_int_reg/C





