TimeQuest Timing Analyzer report for vgacontroller
Sat Oct 21 15:04:42 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; vgacontroller                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.729 ; 25.17 MHz ; 0.000  ; 19.864 ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 39.729 ; 25.17 MHz ; 19.864 ; 39.728 ; 50.00      ; 147       ; 74          ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 155.28 MHz ; 155.28 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 33.289 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.819  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.574 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+--------+-------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 33.289 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 6.339      ;
; 33.289 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 6.339      ;
; 33.289 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 6.339      ;
; 33.324 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:10:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.305      ;
; 33.324 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:11:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.305      ;
; 33.324 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:13:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.305      ;
; 33.324 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:15:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.305      ;
; 33.324 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:14:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.305      ;
; 33.324 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:12:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.305      ;
; 33.324 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:1:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.305      ;
; 33.324 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:0:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.305      ;
; 33.324 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:3:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.305      ;
; 33.324 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:2:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.305      ;
; 33.332 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 6.296      ;
; 33.332 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 6.296      ;
; 33.332 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 6.296      ;
; 33.367 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:10:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.262      ;
; 33.367 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:11:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.262      ;
; 33.367 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:13:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.262      ;
; 33.367 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:15:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.262      ;
; 33.367 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:14:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.262      ;
; 33.367 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:12:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.262      ;
; 33.367 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:1:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.262      ;
; 33.367 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:0:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.262      ;
; 33.367 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:3:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.262      ;
; 33.367 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:2:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 6.262      ;
; 33.384 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:9:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.289      ;
; 33.384 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:8:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.289      ;
; 33.384 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:7:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.289      ;
; 33.384 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:6:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.289      ;
; 33.384 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:5:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.289      ;
; 33.384 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:4:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.289      ;
; 33.427 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:9:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.246      ;
; 33.427 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:8:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.246      ;
; 33.427 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:7:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.246      ;
; 33.427 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:6:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.246      ;
; 33.427 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:5:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.246      ;
; 33.427 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:4:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 6.246      ;
; 33.621 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 6.007      ;
; 33.621 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 6.007      ;
; 33.621 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 6.007      ;
; 33.656 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:10:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.973      ;
; 33.656 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:11:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.973      ;
; 33.656 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:13:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.973      ;
; 33.656 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:15:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.973      ;
; 33.656 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:14:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.973      ;
; 33.656 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:12:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.973      ;
; 33.656 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:1:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.973      ;
; 33.656 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:0:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.973      ;
; 33.656 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:3:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.973      ;
; 33.656 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:2:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.973      ;
; 33.714 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.914      ;
; 33.714 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.914      ;
; 33.714 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.914      ;
; 33.716 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:9:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.957      ;
; 33.716 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:8:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.957      ;
; 33.716 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:7:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.957      ;
; 33.716 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:6:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.957      ;
; 33.716 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:5:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.957      ;
; 33.716 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:4:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.957      ;
; 33.749 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:10:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.880      ;
; 33.749 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:11:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.880      ;
; 33.749 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:13:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.880      ;
; 33.749 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:15:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.880      ;
; 33.749 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:14:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.880      ;
; 33.749 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:12:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.880      ;
; 33.749 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:1:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.880      ;
; 33.749 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:0:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.880      ;
; 33.749 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:3:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.880      ;
; 33.749 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:2:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.880      ;
; 33.809 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:9:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.864      ;
; 33.809 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:8:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.864      ;
; 33.809 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:7:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.864      ;
; 33.809 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:6:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.864      ;
; 33.809 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:5:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.864      ;
; 33.809 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:4:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 5.864      ;
; 34.306 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.321      ;
; 34.306 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.321      ;
; 34.306 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.321      ;
; 34.341 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:10:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.287      ;
; 34.341 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:11:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.287      ;
; 34.341 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:13:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.287      ;
; 34.341 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:15:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.287      ;
; 34.341 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:14:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.287      ;
; 34.341 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:12:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.287      ;
; 34.341 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:1:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.287      ;
; 34.341 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:0:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.287      ;
; 34.341 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:3:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.287      ;
; 34.341 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:2:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.287      ;
; 34.401 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:9:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 5.271      ;
; 34.401 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:8:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 5.271      ;
; 34.401 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:7:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 5.271      ;
; 34.401 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:6:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 5.271      ;
; 34.401 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:5:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 5.271      ;
; 34.401 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:4:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 5.271      ;
; 34.481 ; myvga:myvga0|\FSM2:1:FSM_dff2 ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.146      ;
; 34.481 ; myvga:myvga0|\FSM2:1:FSM_dff2 ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.146      ;
; 34.481 ; myvga:myvga0|\FSM2:1:FSM_dff2 ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.146      ;
; 34.505 ; myvga:myvga0|\FSM2:2:FSM_dff2 ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.122      ;
; 34.505 ; myvga:myvga0|\FSM2:2:FSM_dff2 ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.122      ;
+--------+-------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM4:8:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:8:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM4:7:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:7:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM4:2:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:2:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM4:1:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:1:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM4:3:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:3:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM4:6:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:6:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM4:5:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:5:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM3:5:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:5:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM3:6:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:6:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM3:7:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:7:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM3:4:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:4:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; myvga:myvga0|\FSM4:0:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:0:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.429 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[1] ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|out_address_reg_a[1]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.446 ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.713      ;
; 0.457 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.724      ;
; 0.465 ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.731      ;
; 0.472 ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.738      ;
; 0.475 ; myvga:myvga0|\FSM5:18:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.742      ;
; 0.601 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[0] ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|out_address_reg_a[0]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.618 ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.885      ;
; 0.619 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.318      ;
; 0.636 ; myvga:myvga0|\FSM5:15:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.335      ;
; 0.644 ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.911      ;
; 0.647 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.302      ;
; 0.654 ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.663 ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.930      ;
; 0.673 ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.328      ;
; 0.673 ; myvga:myvga0|\FSM4:0:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:1:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.679 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.946      ;
; 0.684 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.694 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.393      ;
; 0.694 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.348      ;
; 0.701 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.968      ;
; 0.703 ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.402      ;
; 0.706 ; myvga:myvga0|\FSM3:4:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:5:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.972      ;
; 0.712 ; myvga:myvga0|\FSM5:9:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.367      ;
; 0.713 ; myvga:myvga0|\FSM5:6:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.371      ;
; 0.719 ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.985      ;
; 0.722 ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.988      ;
; 0.724 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.382      ;
; 0.729 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.384      ;
; 0.733 ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.388      ;
; 0.744 ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.402      ;
; 0.749 ; myvga:myvga0|\FSM3:6:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:7:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.015      ;
; 0.757 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:7:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.023      ;
; 0.808 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[2] ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|out_address_reg_a[2]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.847 ; myvga:myvga0|\FSM5:12:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.546      ;
; 0.852 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.118      ;
; 0.852 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:5:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.118      ;
; 0.862 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.561      ;
; 0.870 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.569      ;
; 0.879 ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.145      ;
; 0.883 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:8:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.149      ;
; 0.885 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:6:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.151      ;
; 0.907 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.568      ;
; 0.934 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:15:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.201      ;
; 0.936 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.638      ;
; 0.961 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.642      ;
; 0.967 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.651      ;
; 0.973 ; myvga:myvga0|\FSM5:6:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.623      ;
; 0.983 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.250      ;
; 0.985 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.677      ;
; 0.986 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.623      ;
; 0.986 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.988 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.684      ;
; 0.994 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.675      ;
; 0.997 ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.264      ;
; 1.004 ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.644      ;
; 1.005 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.676      ;
; 1.006 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.682      ;
; 1.007 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.668      ;
; 1.012 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.683      ;
; 1.012 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:12:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.279      ;
; 1.016 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.710      ;
; 1.021 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:3:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.286      ;
; 1.022 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.680      ;
; 1.024 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.683      ;
; 1.025 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.701      ;
; 1.026 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:2:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.291      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 165.18 MHz ; 165.18 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 33.675 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.799  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.576 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+-------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 33.675 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.966      ;
; 33.675 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.966      ;
; 33.675 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.966      ;
; 33.693 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.948      ;
; 33.693 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.948      ;
; 33.693 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.948      ;
; 33.712 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:10:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.930      ;
; 33.712 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:11:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.930      ;
; 33.712 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:13:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.930      ;
; 33.712 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:15:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.930      ;
; 33.712 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:14:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.930      ;
; 33.712 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:12:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.930      ;
; 33.712 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:1:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.930      ;
; 33.712 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:0:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.930      ;
; 33.712 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:3:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.930      ;
; 33.712 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:2:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.930      ;
; 33.730 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:10:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.912      ;
; 33.730 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:11:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.912      ;
; 33.730 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:13:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.912      ;
; 33.730 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:15:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.912      ;
; 33.730 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:14:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.912      ;
; 33.730 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:12:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.912      ;
; 33.730 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:1:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.912      ;
; 33.730 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:0:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.912      ;
; 33.730 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:3:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.912      ;
; 33.730 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:2:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.912      ;
; 33.768 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:9:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.914      ;
; 33.768 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:8:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.914      ;
; 33.768 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:7:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.914      ;
; 33.768 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:6:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.914      ;
; 33.768 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:5:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.914      ;
; 33.768 ; myvga:myvga0|\FSM:0:FSM_dff   ; myvga:myvga0|\FSM5:4:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.914      ;
; 33.786 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:9:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.896      ;
; 33.786 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:8:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.896      ;
; 33.786 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:7:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.896      ;
; 33.786 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:6:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.896      ;
; 33.786 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:5:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.896      ;
; 33.786 ; myvga:myvga0|\FSM:2:FSM_dff   ; myvga:myvga0|\FSM5:4:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.896      ;
; 33.986 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.655      ;
; 33.986 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.655      ;
; 33.986 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.655      ;
; 34.023 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:10:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.619      ;
; 34.023 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:11:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.619      ;
; 34.023 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:13:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.619      ;
; 34.023 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:15:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.619      ;
; 34.023 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:14:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.619      ;
; 34.023 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:12:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.619      ;
; 34.023 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:1:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.619      ;
; 34.023 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:0:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.619      ;
; 34.023 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:3:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.619      ;
; 34.023 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:2:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.619      ;
; 34.063 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.578      ;
; 34.063 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.578      ;
; 34.063 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 5.578      ;
; 34.079 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:9:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.603      ;
; 34.079 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:8:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.603      ;
; 34.079 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:7:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.603      ;
; 34.079 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:6:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.603      ;
; 34.079 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:5:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.603      ;
; 34.079 ; myvga:myvga0|\FSM:3:FSM_dff   ; myvga:myvga0|\FSM5:4:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.603      ;
; 34.100 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:10:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.542      ;
; 34.100 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:11:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.542      ;
; 34.100 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:13:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.542      ;
; 34.100 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:15:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.542      ;
; 34.100 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:14:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.542      ;
; 34.100 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:12:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.542      ;
; 34.100 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:1:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.542      ;
; 34.100 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:0:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.542      ;
; 34.100 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:3:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.542      ;
; 34.100 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:2:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.542      ;
; 34.156 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:9:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.526      ;
; 34.156 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:8:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.526      ;
; 34.156 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:7:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.526      ;
; 34.156 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:6:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.526      ;
; 34.156 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:5:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.526      ;
; 34.156 ; myvga:myvga0|\FSM:1:FSM_dff   ; myvga:myvga0|\FSM5:4:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 5.526      ;
; 34.683 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 4.958      ;
; 34.683 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 4.958      ;
; 34.683 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 4.958      ;
; 34.738 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:10:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 4.904      ;
; 34.738 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:11:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 4.904      ;
; 34.738 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:13:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 4.904      ;
; 34.738 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:15:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 4.904      ;
; 34.738 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:14:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 4.904      ;
; 34.738 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:12:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 4.904      ;
; 34.738 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:1:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 4.904      ;
; 34.738 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:0:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 4.904      ;
; 34.738 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:3:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 4.904      ;
; 34.738 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:2:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 4.904      ;
; 34.799 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:9:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 4.883      ;
; 34.799 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:8:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 4.883      ;
; 34.799 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:7:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 4.883      ;
; 34.799 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:6:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 4.883      ;
; 34.799 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:5:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 4.883      ;
; 34.799 ; myvga:myvga0|\FSM2:0:FSM_dff2 ; myvga:myvga0|\FSM5:4:FSM_dff5  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 4.883      ;
; 34.879 ; myvga:myvga0|\FSM2:1:FSM_dff2 ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 4.762      ;
; 34.879 ; myvga:myvga0|\FSM2:1:FSM_dff2 ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 4.762      ;
; 34.879 ; myvga:myvga0|\FSM2:1:FSM_dff2 ; myvga:myvga0|\FSM5:17:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 4.762      ;
; 34.895 ; myvga:myvga0|\FSM2:2:FSM_dff2 ; myvga:myvga0|\FSM5:16:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 4.746      ;
; 34.895 ; myvga:myvga0|\FSM2:2:FSM_dff2 ; myvga:myvga0|\FSM5:18:FSM_dff5 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.087     ; 4.746      ;
+--------+-------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.353 ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM4:8:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:8:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM4:7:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:7:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM4:2:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:2:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM4:1:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:1:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM4:3:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:3:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM4:6:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:6:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM4:5:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:5:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM3:5:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:5:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM3:6:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:6:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM3:7:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:7:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM3:4:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:4:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; myvga:myvga0|\FSM4:0:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:0:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.397 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[1] ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|out_address_reg_a[1]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.404 ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.414 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.657      ;
; 0.420 ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.663      ;
; 0.426 ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.439 ; myvga:myvga0|\FSM5:18:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.682      ;
; 0.549 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[0] ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|out_address_reg_a[0]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.575 ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.818      ;
; 0.587 ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.597 ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.226      ;
; 0.606 ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.610 ; myvga:myvga0|\FSM5:15:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.237      ;
; 0.610 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.197      ;
; 0.612 ; myvga:myvga0|\FSM4:0:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:1:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.855      ;
; 0.621 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.624 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.639 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.645 ; myvga:myvga0|\FSM3:4:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:5:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.888      ;
; 0.648 ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.235      ;
; 0.655 ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.898      ;
; 0.657 ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
; 0.663 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.290      ;
; 0.673 ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.300      ;
; 0.679 ; myvga:myvga0|\FSM5:9:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.266      ;
; 0.681 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.267      ;
; 0.682 ; myvga:myvga0|\FSM3:6:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:7:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.925      ;
; 0.691 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:7:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.701 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.288      ;
; 0.701 ; myvga:myvga0|\FSM5:6:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.289      ;
; 0.702 ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.289      ;
; 0.705 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.293      ;
; 0.728 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[2] ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|out_address_reg_a[2]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.968      ;
; 0.728 ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.316      ;
; 0.778 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.021      ;
; 0.778 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:5:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.021      ;
; 0.785 ; myvga:myvga0|\FSM5:12:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.412      ;
; 0.794 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:8:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.037      ;
; 0.796 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:6:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.039      ;
; 0.800 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.427      ;
; 0.807 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.434      ;
; 0.813 ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.056      ;
; 0.858 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.452      ;
; 0.860 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:15:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.103      ;
; 0.879 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.508      ;
; 0.904 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.513      ;
; 0.905 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.148      ;
; 0.907 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.520      ;
; 0.908 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.151      ;
; 0.912 ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.155      ;
; 0.917 ; myvga:myvga0|\FSM5:6:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.500      ;
; 0.919 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:12:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.162      ;
; 0.921 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:1:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.163      ;
; 0.921 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:0:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.163      ;
; 0.925 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.495      ;
; 0.925 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.547      ;
; 0.930 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.555      ;
; 0.938 ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:6:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.181      ;
; 0.942 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:9:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.186      ;
; 0.943 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:3:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.185      ;
; 0.946 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.546      ;
; 0.947 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.556      ;
; 0.947 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:2:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.189      ;
; 0.949 ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:7:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.192      ;
; 0.952 ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.525      ;
; 0.956 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.579      ;
; 0.957 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.546      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 36.442 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.400  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.616 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 36.442 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 3.225      ;
; 36.442 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:18:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 3.225      ;
; 36.442 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 3.225      ;
; 36.478 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.190      ;
; 36.478 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.190      ;
; 36.478 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.190      ;
; 36.478 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:15:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.190      ;
; 36.478 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.190      ;
; 36.478 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:12:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.190      ;
; 36.478 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.190      ;
; 36.478 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.190      ;
; 36.478 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.190      ;
; 36.478 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.190      ;
; 36.494 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 3.173      ;
; 36.494 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:18:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 3.173      ;
; 36.494 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 3.173      ;
; 36.527 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:9:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.168      ;
; 36.527 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.168      ;
; 36.527 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.168      ;
; 36.527 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:6:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.168      ;
; 36.527 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.168      ;
; 36.527 ; myvga:myvga0|\FSM:0:FSM_dff    ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.168      ;
; 36.530 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.138      ;
; 36.530 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.138      ;
; 36.530 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.138      ;
; 36.530 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:15:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.138      ;
; 36.530 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.138      ;
; 36.530 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:12:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.138      ;
; 36.530 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.138      ;
; 36.530 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.138      ;
; 36.530 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.138      ;
; 36.530 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 3.138      ;
; 36.579 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:9:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.116      ;
; 36.579 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.116      ;
; 36.579 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.116      ;
; 36.579 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:6:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.116      ;
; 36.579 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.116      ;
; 36.579 ; myvga:myvga0|\FSM:2:FSM_dff    ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 3.116      ;
; 36.652 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 3.015      ;
; 36.652 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:18:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 3.015      ;
; 36.652 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 3.015      ;
; 36.688 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.980      ;
; 36.688 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.980      ;
; 36.688 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.980      ;
; 36.688 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:15:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.980      ;
; 36.688 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.980      ;
; 36.688 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:12:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.980      ;
; 36.688 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.980      ;
; 36.688 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.980      ;
; 36.688 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.980      ;
; 36.688 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.980      ;
; 36.695 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.972      ;
; 36.695 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:18:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.972      ;
; 36.695 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.972      ;
; 36.731 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.937      ;
; 36.731 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.937      ;
; 36.731 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.937      ;
; 36.731 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:15:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.937      ;
; 36.731 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.937      ;
; 36.731 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:12:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.937      ;
; 36.731 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.937      ;
; 36.731 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.937      ;
; 36.731 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.937      ;
; 36.731 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.937      ;
; 36.737 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:9:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.958      ;
; 36.737 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.958      ;
; 36.737 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.958      ;
; 36.737 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:6:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.958      ;
; 36.737 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.958      ;
; 36.737 ; myvga:myvga0|\FSM:3:FSM_dff    ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.958      ;
; 36.780 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:9:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.915      ;
; 36.780 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.915      ;
; 36.780 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.915      ;
; 36.780 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:6:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.915      ;
; 36.780 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.915      ;
; 36.780 ; myvga:myvga0|\FSM:1:FSM_dff    ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.915      ;
; 36.977 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.690      ;
; 36.977 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:18:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.690      ;
; 36.977 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.690      ;
; 36.995 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.673      ;
; 36.995 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.673      ;
; 36.995 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.673      ;
; 36.995 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:15:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.673      ;
; 36.995 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.673      ;
; 36.995 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:12:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.673      ;
; 36.995 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.673      ;
; 36.995 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.673      ;
; 36.995 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.673      ;
; 36.995 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.048     ; 2.673      ;
; 37.041 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:9:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.654      ;
; 37.041 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.654      ;
; 37.041 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.654      ;
; 37.041 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:6:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.654      ;
; 37.041 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.654      ;
; 37.041 ; myvga:myvga0|\FSM2:0:FSM_dff2  ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.021     ; 2.654      ;
; 37.052 ; myvga:myvga0|\FSM5:16:FSM_dff5 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.111      ; 2.797      ;
; 37.054 ; myvga:myvga0|\FSM5:16:FSM_dff5 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.114      ; 2.798      ;
; 37.089 ; myvga:myvga0|\FSM5:17:FSM_dff5 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.111      ; 2.760      ;
; 37.091 ; myvga:myvga0|\FSM5:17:FSM_dff5 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.114      ; 2.761      ;
; 37.106 ; myvga:myvga0|\FSM5:3:FSM_dff5  ; myvga:myvga0|\FSM5:18:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.042     ; 2.568      ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.181 ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM4:8:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:8:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM4:7:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:7:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM4:2:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:2:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM4:1:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:1:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM4:3:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:3:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM4:6:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:6:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM4:5:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:5:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM3:5:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:5:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM3:6:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:6:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM3:7:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:7:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM3:4:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:4:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[1] ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|out_address_reg_a[1]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; myvga:myvga0|\FSM4:0:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:0:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.206 ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
; 0.210 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.335      ;
; 0.215 ; myvga:myvga0|\FSM5:18:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.341      ;
; 0.216 ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.341      ;
; 0.218 ; myvga:myvga0|\FSM3:9:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:8:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.343      ;
; 0.263 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[0] ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|out_address_reg_a[0]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.274 ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.400      ;
; 0.278 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.632      ;
; 0.285 ; myvga:myvga0|\FSM5:15:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.639      ;
; 0.286 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.613      ;
; 0.287 ; myvga:myvga0|\FSM5:17:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.413      ;
; 0.292 ; myvga:myvga0|\FSM5:16:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.299 ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:2:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
; 0.306 ; myvga:myvga0|\FSM5:0:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.308 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.662      ;
; 0.308 ; myvga:myvga0|\FSM4:0:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:1:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.433      ;
; 0.312 ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.639      ;
; 0.313 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.438      ;
; 0.315 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.441      ;
; 0.320 ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.674      ;
; 0.324 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.450      ;
; 0.327 ; myvga:myvga0|\FSM3:4:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:5:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.452      ;
; 0.328 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.654      ;
; 0.331 ; myvga:myvga0|\FSM5:9:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.658      ;
; 0.332 ; myvga:myvga0|\FSM5:6:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.661      ;
; 0.333 ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.458      ;
; 0.334 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.663      ;
; 0.335 ; myvga:myvga0|\FSM3:0:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.460      ;
; 0.339 ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.666      ;
; 0.341 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.668      ;
; 0.347 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:7:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.472      ;
; 0.352 ; myvga:myvga0|\FSM5:8:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.681      ;
; 0.352 ; myvga:myvga0|\FSM3:6:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:7:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.477      ;
; 0.356 ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_a[2] ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|out_address_reg_a[2]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.481      ;
; 0.374 ; myvga:myvga0|\FSM5:12:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.728      ;
; 0.382 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.736      ;
; 0.383 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.737      ;
; 0.392 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.517      ;
; 0.392 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:5:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.517      ;
; 0.397 ; myvga:myvga0|\FSM3:1:FSM_dff3                                                                           ; myvga:myvga0|\FSM3:2:FSM_dff3                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.522      ;
; 0.403 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:8:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.528      ;
; 0.416 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 0.773      ;
; 0.419 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.753      ;
; 0.420 ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:15:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.545      ;
; 0.421 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:6:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.546      ;
; 0.436 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.780      ;
; 0.440 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:14:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.565      ;
; 0.442 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.795      ;
; 0.443 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:13:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.568      ;
; 0.444 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.784      ;
; 0.447 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.803      ;
; 0.451 ; myvga:myvga0|\FSM5:1:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; myvga:myvga0|\FSM5:6:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.779      ;
; 0.458 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 0.813      ;
; 0.458 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|\FSM5:12:FSM_dff5                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; myvga:myvga0|\FSM5:5:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.776      ;
; 0.461 ; myvga:myvga0|\FSM5:10:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 0.771      ;
; 0.463 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:3:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.587      ;
; 0.468 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.798      ;
; 0.468 ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:6:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.593      ;
; 0.468 ; myvga:myvga0|\FSM4:9:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:2:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.592      ;
; 0.470 ; myvga:myvga0|\FSM4:4:FSM_dff4                                                                           ; myvga:myvga0|\FSM4:7:FSM_dff4                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.803      ;
; 0.473 ; myvga:myvga0|\FSM5:7:FSM_dff5                                                                           ; myvga:myvga0|\FSM5:9:FSM_dff5                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.599      ;
; 0.475 ; myvga:myvga0|\FSM5:11:FSM_dff5                                                                          ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.815      ;
; 0.478 ; myvga:myvga0|\FSM5:3:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.813      ;
; 0.478 ; myvga:myvga0|\FSM5:4:FSM_dff5                                                                           ; myvga:myvga0|vmem:vmem0|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.795      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 33.289 ; 0.181 ; N/A      ; N/A     ; 9.400               ;
;  CLOCK_50                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 33.289 ; 0.181 ; N/A      ; N/A     ; 19.574              ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1676     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1676     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 55    ; 55   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 89    ; 89   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; CLOCK_50                                         ; CLOCK_50                                         ; Base      ; Constrained ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sat Oct 21 15:04:38 2017
Info: Command: quartus_sta vgacontroller -c vgacontroller
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgacontroller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 33.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    33.289               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    19.574               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 33.675
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    33.675               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    19.576               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.442               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    19.616               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 968 megabytes
    Info: Processing ended: Sat Oct 21 15:04:42 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


