$comment
	File created using the following command:
		vcd file LogicalStep_Lab2.msim.vcd -direction
$end
$date
	Wed Feb 05 18:11:59 2020
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab2_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 4 " pb [3:0] $end
$var reg 8 # sw [7:0] $end
$var wire 1 $ leds [7] $end
$var wire 1 % leds [6] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [3] $end
$var wire 1 ) leds [2] $end
$var wire 1 * leds [1] $end
$var wire 1 + leds [0] $end
$var wire 1 , seg7_char1 $end
$var wire 1 - seg7_char2 $end
$var wire 1 . seg7_data [6] $end
$var wire 1 / seg7_data [5] $end
$var wire 1 0 seg7_data [4] $end
$var wire 1 1 seg7_data [3] $end
$var wire 1 2 seg7_data [2] $end
$var wire 1 3 seg7_data [1] $end
$var wire 1 4 seg7_data [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 < ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 = ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 > seg7_data[1]~output_o $end
$var wire 1 ? seg7_data[5]~output_o $end
$var wire 1 @ seg7_data[6]~output_o $end
$var wire 1 A leds[0]~output_o $end
$var wire 1 B leds[1]~output_o $end
$var wire 1 C leds[2]~output_o $end
$var wire 1 D leds[3]~output_o $end
$var wire 1 E leds[4]~output_o $end
$var wire 1 F leds[5]~output_o $end
$var wire 1 G leds[6]~output_o $end
$var wire 1 H leds[7]~output_o $end
$var wire 1 I seg7_data[0]~output_o $end
$var wire 1 J seg7_data[2]~output_o $end
$var wire 1 K seg7_data[3]~output_o $end
$var wire 1 L seg7_data[4]~output_o $end
$var wire 1 M seg7_char1~output_o $end
$var wire 1 N seg7_char2~output_o $end
$var wire 1 O pb[0]~input_o $end
$var wire 1 P pb[1]~input_o $end
$var wire 1 Q pb[2]~input_o $end
$var wire 1 R INST2|Mux0~1_combout $end
$var wire 1 S pb[3]~input_o $end
$var wire 1 T sw[7]~input_o $end
$var wire 1 U INST2|Mux7~0_combout $end
$var wire 1 V INST2|Mux0~2_combout $end
$var wire 1 W sw[5]~input_o $end
$var wire 1 X INST2|Mux2~0_combout $end
$var wire 1 Y INST2|Mux0~0_combout $end
$var wire 1 Z sw[3]~input_o $end
$var wire 1 [ sw[2]~input_o $end
$var wire 1 \ sw[6]~input_o $end
$var wire 1 ] sw[1]~input_o $end
$var wire 1 ^ sw[4]~input_o $end
$var wire 1 _ sw[0]~input_o $end
$var wire 1 ` INST1|sum[0]~1 $end
$var wire 1 a INST1|sum[1]~3 $end
$var wire 1 b INST1|sum[2]~5 $end
$var wire 1 c INST1|sum[3]~7 $end
$var wire 1 d INST1|sum[4]~8_combout $end
$var wire 1 e INST2|Mux3~0_combout $end
$var wire 1 f INST2|Mux1~0_combout $end
$var wire 1 g INST4|Mux5~0_combout $end
$var wire 1 h INST1|sum[2]~4_combout $end
$var wire 1 i INST2|Mux5~0_combout $end
$var wire 1 j INST1|sum[1]~2_combout $end
$var wire 1 k INST2|Mux6~0_combout $end
$var wire 1 l INST6|Mux6~4_combout $end
$var wire 1 m INST1|sum[3]~6_combout $end
$var wire 1 n INST6|Mux4~0_combout $end
$var wire 1 o INST2|Mux4~0_combout $end
$var wire 1 p INST1|sum[0]~0_combout $end
$var wire 1 q INST2|Mux7~1_combout $end
$var wire 1 r INST3|Mux5~0_combout $end
$var wire 1 s clkin_50~input_o $end
$var wire 1 t clkin_50~inputclkctrl_outclk $end
$var wire 1 u INST5|clk_proc:COUNT[0]~0_combout $end
$var wire 1 v INST5|clk_proc:COUNT[0]~q $end
$var wire 1 w INST5|clk_proc:COUNT[1]~1_combout $end
$var wire 1 x INST5|clk_proc:COUNT[1]~q $end
$var wire 1 y INST5|clk_proc:COUNT[1]~2 $end
$var wire 1 z INST5|clk_proc:COUNT[2]~1_combout $end
$var wire 1 { INST5|clk_proc:COUNT[2]~q $end
$var wire 1 | INST5|clk_proc:COUNT[2]~2 $end
$var wire 1 } INST5|clk_proc:COUNT[3]~1_combout $end
$var wire 1 ~ INST5|clk_proc:COUNT[3]~q $end
$var wire 1 !! INST5|clk_proc:COUNT[3]~2 $end
$var wire 1 "! INST5|clk_proc:COUNT[4]~1_combout $end
$var wire 1 #! INST5|clk_proc:COUNT[4]~q $end
$var wire 1 $! INST5|clk_proc:COUNT[4]~2 $end
$var wire 1 %! INST5|clk_proc:COUNT[5]~1_combout $end
$var wire 1 &! INST5|clk_proc:COUNT[5]~q $end
$var wire 1 '! INST5|clk_proc:COUNT[5]~2 $end
$var wire 1 (! INST5|clk_proc:COUNT[6]~1_combout $end
$var wire 1 )! INST5|clk_proc:COUNT[6]~q $end
$var wire 1 *! INST5|clk_proc:COUNT[6]~2 $end
$var wire 1 +! INST5|clk_proc:COUNT[7]~1_combout $end
$var wire 1 ,! INST5|clk_proc:COUNT[7]~q $end
$var wire 1 -! INST5|clk_proc:COUNT[7]~2 $end
$var wire 1 .! INST5|clk_proc:COUNT[8]~1_combout $end
$var wire 1 /! INST5|clk_proc:COUNT[8]~q $end
$var wire 1 0! INST5|clk_proc:COUNT[8]~2 $end
$var wire 1 1! INST5|clk_proc:COUNT[9]~1_combout $end
$var wire 1 2! INST5|clk_proc:COUNT[9]~q $end
$var wire 1 3! INST5|clk_proc:COUNT[9]~2 $end
$var wire 1 4! INST5|clk_proc:COUNT[10]~1_combout $end
$var wire 1 5! INST5|clk_proc:COUNT[10]~q $end
$var wire 1 6! INST5|DOUT_TEMP[1]~0_combout $end
$var wire 1 7! INST4|Mux1~0_combout $end
$var wire 1 8! INST3|Mux1~0_combout $end
$var wire 1 9! INST5|DOUT_TEMP[5]~1_combout $end
$var wire 1 :! INST3|Mux0~0_combout $end
$var wire 1 ;! INST4|Mux0~0_combout $end
$var wire 1 <! INST5|DOUT_TEMP[6]~2_combout $end
$var wire 1 =! INST6|Mux7~0_combout $end
$var wire 1 >! INST6|Mux7~1_combout $end
$var wire 1 ?! INST6|Mux7~2_combout $end
$var wire 1 @! INST6|Mux6~5_combout $end
$var wire 1 A! INST6|Mux6~6_combout $end
$var wire 1 B! INST6|Mux6~8_combout $end
$var wire 1 C! INST6|Mux6~10_combout $end
$var wire 1 D! INST6|Mux6~7_combout $end
$var wire 1 E! INST6|Mux6~11_combout $end
$var wire 1 F! INST6|Mux6~9_combout $end
$var wire 1 G! INST6|Mux5~7_combout $end
$var wire 1 H! INST6|Mux5~5_combout $end
$var wire 1 I! INST6|Mux5~4_combout $end
$var wire 1 J! INST6|Mux5~6_combout $end
$var wire 1 K! INST6|Mux4~2_combout $end
$var wire 1 L! INST6|Mux4~3_combout $end
$var wire 1 M! INST6|Mux4~1_combout $end
$var wire 1 N! INST6|Mux3~0_combout $end
$var wire 1 O! INST6|Mux3~1_combout $end
$var wire 1 P! INST6|Mux2~0_combout $end
$var wire 1 Q! INST4|Mux6~0_combout $end
$var wire 1 R! INST3|Mux6~0_combout $end
$var wire 1 S! INST5|DOUT[0]~0_combout $end
$var wire 1 T! INST3|Mux4~0_combout $end
$var wire 1 U! INST4|Mux4~0_combout $end
$var wire 1 V! INST5|DOUT[2]~2_combout $end
$var wire 1 W! INST3|Mux3~0_combout $end
$var wire 1 X! INST4|Mux3~0_combout $end
$var wire 1 Y! INST5|DOUT[3]~3_combout $end
$var wire 1 Z! INST3|Mux2~0_combout $end
$var wire 1 [! INST4|Mux2~0_combout $end
$var wire 1 \! INST5|DOUT[4]~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1100 "
b10111101 #
1+
1*
1)
1(
1'
1&
1%
1$
1,
0-
14
z3
12
11
10
z/
z.
05
16
x7
18
19
1:
0;
z<
z=
z>
z?
z@
1A
1B
1C
1D
1E
1F
1G
1H
1I
1J
1K
1L
1M
0N
0O
0P
1Q
0R
1S
1T
0U
1V
1W
0X
0Y
1Z
1[
0\
0]
1^
1_
1`
0a
1b
0c
1d
0e
0f
0g
0h
0i
0j
0k
0l
1m
0n
1o
0p
0q
0r
0s
0t
1u
0v
0w
0x
0y
0z
0{
1|
0}
0~
0!!
0"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
1*!
0+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
05!
16!
07!
08!
19!
1:!
1;!
1<!
1=!
1>!
1?!
1@!
1A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
1J!
0K!
0L!
1M!
1N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
$end
#20000
b10111001 #
b111001 #
b11001 #
0T
0W
0[
0m
1D!
1B!
1a
1j
1I!
1H!
0b
1h
0h
1c
1m
0d
#40000
b11011 #
b1011011 #
b1011111 #
b11011111 #
b11111111 #
1T
1\
1W
1[
1]
0c
0m
0H!
1b
0B!
0a
1d
1m
1h
#60000
b11110111 #
b11110101 #
b11110001 #
b1110001 #
0T
0Z
0[
0]
1c
0I!
0h
0D!
0j
0d
#80000
