\hypertarget{_g_p_i_o__interface_8h}{}\doxysection{COTS/\+MCAL/\+GPIO/\+GPIO\+\_\+interface.h File Reference}
\label{_g_p_i_o__interface_8h}\index{COTS/MCAL/GPIO/GPIO\_interface.h@{COTS/MCAL/GPIO/GPIO\_interface.h}}


This file contains the interfacing information for the GPIO module.  


\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_m_g_p_i_ox___config_type}{MGPIOx\+\_\+\+Config\+Type}}
\begin{DoxyCompactList}\small\item\em MDIO Configuration structure for a speific PIN initialization. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__gpio__modes_gad653959c0619374559a3ef878315a87d}{GPIOx\+\_\+\+MODE\+\_\+\+INPUT}}~(0b00)
\begin{DoxyCompactList}\small\item\em Control input mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__modes_ga4972d73d7eb99665462f063f0264138f}{GPIOx\+\_\+\+MODE\+\_\+\+OUTPUT}}~(0b01)
\begin{DoxyCompactList}\small\item\em Control output mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__modes_ga68830dfd5f7c4ce1bc4993e6dc409dda}{GPIOx\+\_\+\+MODE\+\_\+\+AF}}~(0b10)
\begin{DoxyCompactList}\small\item\em Control alternate function mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__modes_gaa234a69e2b2cf024a771929e7f1cb54e}{GPIOx\+\_\+\+MODE\+\_\+\+ANALOG}}~(0b11)
\begin{DoxyCompactList}\small\item\em Control analog mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__ports_gace1f2998664b32913e0c7f9a76699060}{GPIO\+\_\+\+PORTA}}~(0)
\begin{DoxyCompactList}\small\item\em GPIO Port A. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__ports_gaf197726bc9dc7e610c663cf62d196923}{GPIO\+\_\+\+PORTB}}~(1)
\begin{DoxyCompactList}\small\item\em GPIO Port B. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__ports_ga1f67e53aff58af920fc394ec5d86faeb}{GPIO\+\_\+\+PORTC}}~(2)
\begin{DoxyCompactList}\small\item\em GPIO Port C. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__types_gae72919755d4c0875acfed6f678486329}{GPIOx\+\_\+\+OPENDRAIN}}~(1)
\begin{DoxyCompactList}\small\item\em GPIO open-\/drain. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__types_ga5343b590d444a2b8a37f7507366869ea}{GPIOx\+\_\+\+PUSHPULL}}~(2)
\begin{DoxyCompactList}\small\item\em GPIO push-\/pull. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__pin__speed_ga0c2f1d04e61f1ea65a8e68751013e2b2}{GPIOx\+\_\+\+Low\+Speed}}~(0b00)
\begin{DoxyCompactList}\small\item\em GPIO low speed. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__pin__speed_ga8dbc220db50dd66e8bde537a1fa5c539}{GPIOx\+\_\+\+Medium\+Speed}}~(0b01)
\begin{DoxyCompactList}\small\item\em GPIO medium speed. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__pin__speed_ga74ec6384b34245c8e97ce6e028872b44}{GPIOx\+\_\+\+High\+Speed}}~(0b10)
\begin{DoxyCompactList}\small\item\em GPIO high speed. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__pin__speed_gaaeeee0e7cc243a81f32af45e30ce4447}{GPIOx\+\_\+\+Very\+High\+Speed}}~(0b11)
\begin{DoxyCompactList}\small\item\em GPIO very high speed. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__pull__types_gaf4cf4bb06c94c525f63f7c84377d48f8}{GPIOx\+\_\+\+No\+Pull}}~(0b00)
\begin{DoxyCompactList}\small\item\em GPIO No PULL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__pull__types_ga76fd5ecbcc083cc92f448ff4bab5f9ce}{GPIOx\+\_\+\+Pull\+Up}}~(0b01)
\begin{DoxyCompactList}\small\item\em GPIO Pull UP. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__pull__types_gacc24f327614c0148d3f0af59d8bad2f8}{GPIOx\+\_\+\+Pull\+Down}}~(0b10)
\begin{DoxyCompactList}\small\item\em GPIO Pull Down. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__values_gad4850c5b570986c1a0b8111114fbbfdc}{GPIOx\+\_\+\+HIGH}}~(1)
\begin{DoxyCompactList}\small\item\em GPIO output high. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__values_ga024aaae1f1031a1886437ac9089ddab9}{GPIOx\+\_\+\+LOW}}~(2)
\begin{DoxyCompactList}\small\item\em GPIO output low. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga0555a2d75b515e59c007ea1981dbdabc}{GPIOx\+\_\+\+PIN0}}~(0)
\begin{DoxyCompactList}\small\item\em GPIO PIN 0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga4396ba448ed90c7fb9db8218574c2cb9}{GPIOx\+\_\+\+PIN1}}~(1)
\begin{DoxyCompactList}\small\item\em GPIO PIN 1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga761496d60fa0d24fad0ba2bd677b6b1e}{GPIOx\+\_\+\+PIN2}}~(2)
\begin{DoxyCompactList}\small\item\em GPIO PIN 2. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga673960489ce24947429db3f907a3fe73}{GPIOx\+\_\+\+PIN3}}~(3)
\begin{DoxyCompactList}\small\item\em GPIO PIN 3. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_gae89fddd9995edc54ead9f44f21d348ec}{GPIOx\+\_\+\+PIN4}}~(4)
\begin{DoxyCompactList}\small\item\em GPIO PIN 4. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_gac8ab9dabe136553fbb48c7fe06862934}{GPIOx\+\_\+\+PIN5}}~(5)
\begin{DoxyCompactList}\small\item\em GPIO PIN 5. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga2d0996a4344c4825922db05b6bf34b3b}{GPIOx\+\_\+\+PIN6}}~(6)
\begin{DoxyCompactList}\small\item\em GPIO PIN 6. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_gab441403d46ced3f1577194a14069a2d0}{GPIOx\+\_\+\+PIN7}}~(7)
\begin{DoxyCompactList}\small\item\em GPIO PIN 7. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga5baac9180cecd3947f641f5464b7fb91}{GPIOx\+\_\+\+PIN8}}~(8)
\begin{DoxyCompactList}\small\item\em GPIO PIN 8. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga5f7c3f8fbd957501ef6e6799909b7474}{GPIOx\+\_\+\+PIN9}}~(9)
\begin{DoxyCompactList}\small\item\em brief GPIO PIN 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga05197bf08ff254157acaf1fa16260873}{GPIOx\+\_\+\+PIN10}}~(10)
\begin{DoxyCompactList}\small\item\em GPIO PIN 10. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga7d19430f2fca4df12e35f7d8c81b2341}{GPIOx\+\_\+\+PIN11}}~(11)
\begin{DoxyCompactList}\small\item\em GPIO PIN 11. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga177981236c6aa829d1e60226a401290d}{GPIOx\+\_\+\+PIN12}}~(12)
\begin{DoxyCompactList}\small\item\em GPIO PIN 12. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_gaf0d7d102f365587c63616c62e84fd42f}{GPIOx\+\_\+\+PIN13}}~(13)
\begin{DoxyCompactList}\small\item\em GPIO PIN 13. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga994ef956212316de9161da30623eac07}{GPIOx\+\_\+\+PIN14}}~(14)
\begin{DoxyCompactList}\small\item\em GPIO PIN 14. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__output__pins_ga8762d4d63fea54051d3765143d0a75fc}{GPIOx\+\_\+\+PIN15}}~(15)
\begin{DoxyCompactList}\small\item\em GPIO PIN 15. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_gab51bc32bfd8375fcc33c347c945654ab}{GPIOx\+\_\+\+AF0}}~(0)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_gae7a091c8afd3bcfbcd05980b22be4cfb}{GPIOx\+\_\+\+AF1}}~(1)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_ga2e5bc5321250c96b720ca25bdc50fb2c}{GPIOx\+\_\+\+AF2}}~(2)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 2. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_ga70805e6ffce753a9c2845334a97ece79}{GPIOx\+\_\+\+AF3}}~(3)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 3. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_ga518a9cdab14db515469a3b79a3bcb498}{GPIOx\+\_\+\+AF4}}~(4)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 4. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_ga9e21769f3bb32137699ab10d8128c485}{GPIOx\+\_\+\+AF5}}~(5)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 5. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_ga1915c7d75ae6917d870928ca0cce7e5f}{GPIOx\+\_\+\+AF6}}~(6)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 6. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_gab6c3d03c1a4962f7505dab5ebf294968}{GPIOx\+\_\+\+AF7}}~(7)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 7. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_ga8c11bf59cac7dda3ac8da73e70eac000}{GPIOx\+\_\+\+AF8}}~(8)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 8. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_ga9dd9d5c2ad3695c2194485165be529a2}{GPIOx\+\_\+\+AF9}}~(9)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 9. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_gaec9a524f2894a9872038bef534bf94ee}{GPIOx\+\_\+\+AF10}}~(10)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 10. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_gaa2f3651491f1ee2845fba7447ef57a3d}{GPIOx\+\_\+\+AF11}}~(11)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 11. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_gac8cbc080fe90d1b4a2068bab138d5e4d}{GPIOx\+\_\+\+AF12}}~(12)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 12. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_ga1e51edfdec77cafecce4114106492c92}{GPIOx\+\_\+\+AF13}}~(13)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 13. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_ga5f30c724dc478433a443b52b3ad2a6db}{GPIOx\+\_\+\+AF14}}~(14)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 14. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__gpio__alternate__functions_ga2af2f39b86aad620e5a7b1fce2620a52}{GPIOx\+\_\+\+AF15}}~(15)
\begin{DoxyCompactList}\small\item\em GPIO Alternate function 15. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{_g_p_i_o__interface_8h_a9691f4861ec6e00ce72839a3d72c376f}{MGPIOx\+\_\+v\+Locked\+Pins}} (void)
\item 
void \mbox{\hyperlink{_g_p_i_o__interface_8h_afc362fef8b827f868df511979deeabe7}{MGPIOx\+\_\+v\+Set\+Pin\+Mode}} (\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Port\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Pin\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Mode)
\begin{DoxyCompactList}\small\item\em Sets a certain pin\textquotesingle{}s mode on a speific port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_g_p_i_o__interface_8h_aa257a3acb91828ecf11477c882cc8a47}{MGPIOx\+\_\+v\+Set\+Pin\+Output\+Type}} (\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Port\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Pin\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Output\+Type)
\begin{DoxyCompactList}\small\item\em Sets a certain pin\textquotesingle{}s output type on a speific port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_g_p_i_o__interface_8h_a9770a5328d104bcf99fad16945e91a3c}{MGPIOx\+\_\+v\+Set\+Pin\+Output\+Speed}} (\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Port\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Pin\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Output\+Speed)
\begin{DoxyCompactList}\small\item\em Sets a certain pin\textquotesingle{}s output speed on a speific port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_g_p_i_o__interface_8h_ad6b97a96185619d9985ec6b4324acca9}{MGPIOx\+\_\+v\+Set\+Pin\+Input\+Pull\+Type}} (\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Port\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Pin\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Input\+Pull\+Type)
\begin{DoxyCompactList}\small\item\em Sets a certain pin\textquotesingle{}s input pull type on a speific port. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{_g_p_i_o__interface_8h_ae2e4c57235f249b9c191b620de7cb72f}{MGPIOx\+\_\+u8\+Get\+Pin\+Value}} (\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Port\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Pin\+ID)
\begin{DoxyCompactList}\small\item\em Gets the value currently on a certain pin. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_g_p_i_o__interface_8h_af20c7fe5cc6f8343c15c804adb2bb064}{MGPIOx\+\_\+v\+Set\+Pin\+Value}} (\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Port\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Pin\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Pin\+Value)
\begin{DoxyCompactList}\small\item\em Sets a certain pin\textquotesingle{}s output value on a speific port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_g_p_i_o__interface_8h_a8372b7233448858c9b80d9ef73555a55}{MGPIOx\+\_\+v\+Set\+Reset\+Atomic}} (\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Port\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Pin\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Set\+Reset\+Pin\+Value)
\begin{DoxyCompactList}\small\item\em Resets a certain pin\textquotesingle{}s output value on a speific port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_g_p_i_o__interface_8h_a7e88babca6499dd8eb11315215bac806}{MGPIOx\+\_\+v\+Set\+Alternate\+Function\+ON}} (\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Port\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Pin\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+AFID)
\begin{DoxyCompactList}\small\item\em Applys an alternative function on a certain pin. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_g_p_i_o__interface_8h_aa08db93858812ffc7e233d590dd049eb}{MGPIOx\+\_\+v\+Set\+Port\+Config\+Lock}} (\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Port\+ID)
\begin{DoxyCompactList}\small\item\em Updates a port\textquotesingle{}s configuration lock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_g_p_i_o__interface_8h_a6903496555fd7b13cc21ad6465c2c8b8}{MGPIOx\+\_\+v\+Init}} (\mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_m_g_p_i_ox___config_type}{MGPIOx\+\_\+\+Config\+Type}}) A\+\_\+x\+Pin\+Config)
\begin{DoxyCompactList}\small\item\em Initialize the GPIO with a certain configuration. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_g_p_i_o__interface_8h_aeb229c6e980c1ffe03123a18f1242a0c}{MGPIOx\+\_\+v\+Toggle\+Pin\+Value}} (\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Port\+ID, \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}}) A\+\_\+u8\+Pin\+ID)
\begin{DoxyCompactList}\small\item\em Toggles a certain\textquotesingle{}s pin\textquotesingle{}s value on a certain port. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains the interfacing information for the GPIO module. 

\begin{DoxyAuthor}{Author}
Ali El Bana \& Mo Alaa 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
2.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11/9/2022 
\end{DoxyDate}


Definition in file \mbox{\hyperlink{_g_p_i_o__interface_8h_source}{GPIO\+\_\+interface.\+h}}.



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_g_p_i_o__interface_8h_a9691f4861ec6e00ce72839a3d72c376f}\label{_g_p_i_o__interface_8h_a9691f4861ec6e00ce72839a3d72c376f}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_vLockedPins@{MGPIOx\_vLockedPins}}
\index{MGPIOx\_vLockedPins@{MGPIOx\_vLockedPins}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_vLockedPins()}{MGPIOx\_vLockedPins()}}
{\footnotesize\ttfamily void MGPIOx\+\_\+v\+Locked\+Pins (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Locks the prohibited GPIO PINs. 

Definition at line \mbox{\hyperlink{_g_p_i_o__program_8c_source_l00024}{24}} of file \mbox{\hyperlink{_g_p_i_o__program_8c_source}{GPIO\+\_\+program.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00025 \{}
\DoxyCodeLine{00026 }
\DoxyCodeLine{00027     \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\textcolor{keyword}{volatile} \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\_t}}) L\_u32LockGPIOA = \mbox{\hyperlink{group__standardvalues_ga4d11bc62f87fecb66ddb08bbe922e468}{INITIAL\_ZERO}} ;}
\DoxyCodeLine{00028 }
\DoxyCodeLine{00029     \textcolor{comment}{/* Lock key write sequence */}}
\DoxyCodeLine{00030 }
\DoxyCodeLine{00031     \textcolor{comment}{/* WR LCKR[16] = {\ucr}1{\ucr} + LCKR[13,14,15] = {\ucr}1{\ucr} */}}
\DoxyCodeLine{00032     L\_u32LockGPIOA = ( (1UL << \mbox{\hyperlink{_g_p_i_o__config_8h_aec9764fb7c7a18a92444892a6333e614}{LCKK\_BIT\_POS}}) | (\mbox{\hyperlink{_g_p_i_o__config_8h_a13e84566d603a1923361df965110c94d}{GPIOA\_PIN\_POS}}) ) ;}
\DoxyCodeLine{00033 }
\DoxyCodeLine{00034     \mbox{\hyperlink{group__gpio__registers_gac485358099728ddae050db37924dd6b7}{GPIOA}}-\/>LCKRx = L\_u32LockGPIOA ;}
\DoxyCodeLine{00035 }
\DoxyCodeLine{00036     \textcolor{comment}{/* WR LCKR[16] = {\ucr}0{\ucr} + LCKR[13,14,15] should not change*/}}
\DoxyCodeLine{00037     \mbox{\hyperlink{group__gpio__registers_gac485358099728ddae050db37924dd6b7}{GPIOA}}-\/>LCKRx = (\mbox{\hyperlink{_g_p_i_o__config_8h_a13e84566d603a1923361df965110c94d}{GPIOA\_PIN\_POS}}) ;}
\DoxyCodeLine{00038 }
\DoxyCodeLine{00039     \textcolor{comment}{/* WR LCKR[16] = {\ucr}1{\ucr} + LCKR[13,14,15] should not change*/}}
\DoxyCodeLine{00040     \mbox{\hyperlink{group__gpio__registers_gac485358099728ddae050db37924dd6b7}{GPIOA}}-\/>LCKRx = L\_u32LockGPIOA ;}
\DoxyCodeLine{00041 }
\DoxyCodeLine{00042     \textcolor{comment}{/* RD LCKR */}}
\DoxyCodeLine{00043     L\_u32LockGPIOA = \mbox{\hyperlink{group__gpio__registers_gac485358099728ddae050db37924dd6b7}{GPIOA}}-\/>LCKRx ;}
\DoxyCodeLine{00044 }
\DoxyCodeLine{00046 }
\DoxyCodeLine{00047     \mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\textcolor{keyword}{volatile} \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\_t}}) L\_u32LockGPIOB = \mbox{\hyperlink{group__standardvalues_ga4d11bc62f87fecb66ddb08bbe922e468}{INITIAL\_ZERO}} ;}
\DoxyCodeLine{00048 }
\DoxyCodeLine{00049     \textcolor{comment}{/* Lock key write sequence */}}
\DoxyCodeLine{00050 }
\DoxyCodeLine{00051     \textcolor{comment}{/* WR LCKR[16] = {\ucr}1{\ucr} + LCKR[2,3,4] = {\ucr}1{\ucr} */}}
\DoxyCodeLine{00052     L\_u32LockGPIOB = ( (1UL << \mbox{\hyperlink{_g_p_i_o__config_8h_aec9764fb7c7a18a92444892a6333e614}{LCKK\_BIT\_POS}}) | (\mbox{\hyperlink{_g_p_i_o__config_8h_ab3758da87052ce9d2988dc84b5c9d1eb}{GPIOB\_PIN\_POS}}) ) ;}
\DoxyCodeLine{00053 }
\DoxyCodeLine{00054     \mbox{\hyperlink{group__gpio__registers_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}-\/>LCKRx = L\_u32LockGPIOB ;}
\DoxyCodeLine{00055 }
\DoxyCodeLine{00056     \textcolor{comment}{/* WR LCKR[16] = {\ucr}0{\ucr} + LCKR[2,3,4] should not change*/}}
\DoxyCodeLine{00057     \mbox{\hyperlink{group__gpio__registers_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}-\/>LCKRx = (\mbox{\hyperlink{_g_p_i_o__config_8h_ab3758da87052ce9d2988dc84b5c9d1eb}{GPIOB\_PIN\_POS}}) ;}
\DoxyCodeLine{00058 }
\DoxyCodeLine{00059     \textcolor{comment}{/* WR LCKR[16] = {\ucr}1{\ucr} + LCKR[2,3,4] should not change*/}}
\DoxyCodeLine{00060     \mbox{\hyperlink{group__gpio__registers_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}-\/>LCKRx = L\_u32LockGPIOB ;}
\DoxyCodeLine{00061 }
\DoxyCodeLine{00062     \textcolor{comment}{/* RD LCKR */}}
\DoxyCodeLine{00063     L\_u32LockGPIOB = \mbox{\hyperlink{group__gpio__registers_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}-\/>LCKRx ;}
\DoxyCodeLine{00064 }
\DoxyCodeLine{00065 \}}

\end{DoxyCode}


References \mbox{\hyperlink{_g_p_i_o__private_8h_source_l00112}{GPIOA}}, \mbox{\hyperlink{_g_p_i_o__config_8h_source_l00017}{GPIOA\+\_\+\+PIN\+\_\+\+POS}}, \mbox{\hyperlink{_g_p_i_o__private_8h_source_l00119}{GPIOB}}, \mbox{\hyperlink{_g_p_i_o__config_8h_source_l00018}{GPIOB\+\_\+\+PIN\+\_\+\+POS}}, \mbox{\hyperlink{_l_s_t_d___v_a_l_u_e_s_8h_source_l00051}{INITIAL\+\_\+\+ZERO}}, \mbox{\hyperlink{_g_p_i_o__config_8h_source_l00019}{LCKK\+\_\+\+BIT\+\_\+\+POS}}, and \mbox{\hyperlink{_l_s_t_d___c_o_m_p_i_l_e_r_8h_source_l00023}{VAR}}.

\mbox{\Hypertarget{_g_p_i_o__interface_8h_afc362fef8b827f868df511979deeabe7}\label{_g_p_i_o__interface_8h_afc362fef8b827f868df511979deeabe7}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_vSetPinMode@{MGPIOx\_vSetPinMode}}
\index{MGPIOx\_vSetPinMode@{MGPIOx\_vSetPinMode}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_vSetPinMode()}{MGPIOx\_vSetPinMode()}}
{\footnotesize\ttfamily void MGPIOx\+\_\+v\+Set\+Pin\+Mode (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Port\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Pin\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Mode }\end{DoxyParamCaption})}



Sets a certain pin\textquotesingle{}s mode on a speific port. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Port\+ID} & The port that the pin belongs to \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Pin\+ID} & The pin to update its mode \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Mode} & The mode to apply the pin \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_g_p_i_o__interface_8h_aa257a3acb91828ecf11477c882cc8a47}\label{_g_p_i_o__interface_8h_aa257a3acb91828ecf11477c882cc8a47}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_vSetPinOutputType@{MGPIOx\_vSetPinOutputType}}
\index{MGPIOx\_vSetPinOutputType@{MGPIOx\_vSetPinOutputType}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_vSetPinOutputType()}{MGPIOx\_vSetPinOutputType()}}
{\footnotesize\ttfamily void MGPIOx\+\_\+v\+Set\+Pin\+Output\+Type (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Port\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Pin\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Output\+Type }\end{DoxyParamCaption})}



Sets a certain pin\textquotesingle{}s output type on a speific port. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Port\+ID} & The port that the pin belongs to \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Pin\+ID} & The pin to update its mode \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Output\+Type} & The output type to apply on the pin \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_g_p_i_o__interface_8h_a9770a5328d104bcf99fad16945e91a3c}\label{_g_p_i_o__interface_8h_a9770a5328d104bcf99fad16945e91a3c}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_vSetPinOutputSpeed@{MGPIOx\_vSetPinOutputSpeed}}
\index{MGPIOx\_vSetPinOutputSpeed@{MGPIOx\_vSetPinOutputSpeed}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_vSetPinOutputSpeed()}{MGPIOx\_vSetPinOutputSpeed()}}
{\footnotesize\ttfamily void MGPIOx\+\_\+v\+Set\+Pin\+Output\+Speed (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Port\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Pin\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Output\+Speed }\end{DoxyParamCaption})}



Sets a certain pin\textquotesingle{}s output speed on a speific port. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Port\+ID} & The port that the pin belongs to \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Pin\+ID} & The pin to update its mode \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Output\+Speed} & The output speed to apply on the pin \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_g_p_i_o__interface_8h_ad6b97a96185619d9985ec6b4324acca9}\label{_g_p_i_o__interface_8h_ad6b97a96185619d9985ec6b4324acca9}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_vSetPinInputPullType@{MGPIOx\_vSetPinInputPullType}}
\index{MGPIOx\_vSetPinInputPullType@{MGPIOx\_vSetPinInputPullType}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_vSetPinInputPullType()}{MGPIOx\_vSetPinInputPullType()}}
{\footnotesize\ttfamily void MGPIOx\+\_\+v\+Set\+Pin\+Input\+Pull\+Type (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Port\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Pin\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Input\+Pull\+Type }\end{DoxyParamCaption})}



Sets a certain pin\textquotesingle{}s input pull type on a speific port. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Port\+ID} & The port that the pin belongs to \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Pin\+ID} & The pin to update its mode \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Input\+Pull\+Type} & The input pull type to apply on the pin \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_g_p_i_o__interface_8h_ae2e4c57235f249b9c191b620de7cb72f}\label{_g_p_i_o__interface_8h_ae2e4c57235f249b9c191b620de7cb72f}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_u8GetPinValue@{MGPIOx\_u8GetPinValue}}
\index{MGPIOx\_u8GetPinValue@{MGPIOx\_u8GetPinValue}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_u8GetPinValue()}{MGPIOx\_u8GetPinValue()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} MGPIOx\+\_\+u8\+Get\+Pin\+Value (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Port\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Pin\+ID }\end{DoxyParamCaption})}



Gets the value currently on a certain pin. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Port\+ID} & The port that the pin belongs to \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Pin\+ID} & The pin to update its mode \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The current value on the pin 
\end{DoxyReturn}
\mbox{\Hypertarget{_g_p_i_o__interface_8h_af20c7fe5cc6f8343c15c804adb2bb064}\label{_g_p_i_o__interface_8h_af20c7fe5cc6f8343c15c804adb2bb064}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_vSetPinValue@{MGPIOx\_vSetPinValue}}
\index{MGPIOx\_vSetPinValue@{MGPIOx\_vSetPinValue}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_vSetPinValue()}{MGPIOx\_vSetPinValue()}}
{\footnotesize\ttfamily void MGPIOx\+\_\+v\+Set\+Pin\+Value (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Port\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Pin\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Pin\+Value }\end{DoxyParamCaption})}



Sets a certain pin\textquotesingle{}s output value on a speific port. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Port\+ID} & The port that the pin belongs to \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Pin\+ID} & The pin to update its mode \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Pin\+Value} & The set value to set on the pin \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_g_p_i_o__interface_8h_a8372b7233448858c9b80d9ef73555a55}\label{_g_p_i_o__interface_8h_a8372b7233448858c9b80d9ef73555a55}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_vSetResetAtomic@{MGPIOx\_vSetResetAtomic}}
\index{MGPIOx\_vSetResetAtomic@{MGPIOx\_vSetResetAtomic}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_vSetResetAtomic()}{MGPIOx\_vSetResetAtomic()}}
{\footnotesize\ttfamily void MGPIOx\+\_\+v\+Set\+Reset\+Atomic (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Port\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Pin\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Set\+Reset\+Pin\+Value }\end{DoxyParamCaption})}



Resets a certain pin\textquotesingle{}s output value on a speific port. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Port\+ID} & The port that the pin belongs to \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Pin\+ID} & The pin to update its mode \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Set\+Reset\+Pin\+Value} & The reset value to set on the pin \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_g_p_i_o__interface_8h_a7e88babca6499dd8eb11315215bac806}\label{_g_p_i_o__interface_8h_a7e88babca6499dd8eb11315215bac806}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_vSetAlternateFunctionON@{MGPIOx\_vSetAlternateFunctionON}}
\index{MGPIOx\_vSetAlternateFunctionON@{MGPIOx\_vSetAlternateFunctionON}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_vSetAlternateFunctionON()}{MGPIOx\_vSetAlternateFunctionON()}}
{\footnotesize\ttfamily void MGPIOx\+\_\+v\+Set\+Alternate\+Function\+ON (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Port\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Pin\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+AFID }\end{DoxyParamCaption})}



Applys an alternative function on a certain pin. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Port\+ID} & The port that the pin belongs to \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Pin\+ID} & The pin to update its mode \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+AFID} & The alternative function to apply on the pin \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_g_p_i_o__interface_8h_aa08db93858812ffc7e233d590dd049eb}\label{_g_p_i_o__interface_8h_aa08db93858812ffc7e233d590dd049eb}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_vSetPortConfigLock@{MGPIOx\_vSetPortConfigLock}}
\index{MGPIOx\_vSetPortConfigLock@{MGPIOx\_vSetPortConfigLock}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_vSetPortConfigLock()}{MGPIOx\_vSetPortConfigLock()}}
{\footnotesize\ttfamily void MGPIOx\+\_\+v\+Set\+Port\+Config\+Lock (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Port\+ID }\end{DoxyParamCaption})}



Updates a port\textquotesingle{}s configuration lock. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Port\+ID} & The port to update the pin\textquotesingle{}s mode \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_g_p_i_o__interface_8h_a6903496555fd7b13cc21ad6465c2c8b8}\label{_g_p_i_o__interface_8h_a6903496555fd7b13cc21ad6465c2c8b8}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_vInit@{MGPIOx\_vInit}}
\index{MGPIOx\_vInit@{MGPIOx\_vInit}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_vInit()}{MGPIOx\_vInit()}}
{\footnotesize\ttfamily void MGPIOx\+\_\+v\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_m_g_p_i_ox___config_type}{MGPIOx\+\_\+\+Config\+Type}})}]{A\+\_\+x\+Pin\+Config }\end{DoxyParamCaption})}



Initialize the GPIO with a certain configuration. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+x\+Pin\+Config} & The initialization configuration for the GPIO \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_g_p_i_o__interface_8h_aeb229c6e980c1ffe03123a18f1242a0c}\label{_g_p_i_o__interface_8h_aeb229c6e980c1ffe03123a18f1242a0c}} 
\index{GPIO\_interface.h@{GPIO\_interface.h}!MGPIOx\_vTogglePinValue@{MGPIOx\_vTogglePinValue}}
\index{MGPIOx\_vTogglePinValue@{MGPIOx\_vTogglePinValue}!GPIO\_interface.h@{GPIO\_interface.h}}
\doxysubsubsection{\texorpdfstring{MGPIOx\_vTogglePinValue()}{MGPIOx\_vTogglePinValue()}}
{\footnotesize\ttfamily void MGPIOx\+\_\+v\+Toggle\+Pin\+Value (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Port\+ID,  }\item[{\mbox{\hyperlink{group__compiler_gaf36fbf9b72d48ddc34a627487ef0bba9}{VAR}}(\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}})}]{A\+\_\+u8\+Pin\+ID }\end{DoxyParamCaption})}



Toggles a certain\textquotesingle{}s pin\textquotesingle{}s value on a certain port. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Port\+ID} & The port that the pin belongs to \\
\hline
\mbox{\texttt{ in}}  & {\em A\+\_\+u8\+Pin\+ID} & The pin to toggle its value \\
\hline
\end{DoxyParams}
