QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 16:01:19 on Oct 29,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/mux4t1_N.vhd proj/src/TopLevel/addiSubi_N.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/barrelShifter.vhd proj/src/TopLevel/org2_N.vhd proj/src/TopLevel/slt_N.vhd proj/src/TopLevel/decoder5t32.vhd proj/src/TopLevel/extender.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/adder.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/shiftBinary.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/mux4t1.vhd proj/src/TopLevel/onesComp_N.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/andg2_N.vhd proj/src/TopLevel/mux32t1_N.vhd proj/src/TopLevel/reg_N.vhd proj/src/TopLevel/mux2t1.vhd proj/src/TopLevel/Control.vhd proj/src/TopLevel/pcLogic.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/Decode.vhd proj/src/TopLevel/xorg2.vhd proj/src/TopLevel/invg_N.vhd proj/src/TopLevel/xorg2_N.vhd proj/src/TopLevel/adder_N.vhd proj/src/TopLevel/regFile.vhd proj/src/TopLevel/alu.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(29): (vcom-1615) Existing package body 'RISCV_types(body)' at line 29 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Compiling entity mux4t1_N
-- Compiling architecture structural of mux4t1_N
-- Compiling entity addiSubi_N
-- Compiling architecture structural of addiSubi_N
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Loading package NUMERIC_STD
-- Compiling entity barrelShifter
-- Compiling architecture structure of barrelShifter
-- Compiling entity org2_N
-- Compiling architecture structure of org2_N
-- Compiling entity slt_N
-- Compiling architecture dataflow of slt_N
-- Compiling entity decoder5t32
-- Compiling architecture dataflow of decoder5t32
-- Compiling entity extender
-- Compiling architecture dataflow of extender
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity adder
-- Compiling architecture structure of adder
-- Loading package RISCV_types
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity shiftBinary
-- Compiling architecture structure of shiftBinary
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity mux4t1
-- Compiling architecture dataflow of mux4t1
-- Compiling entity onesComp_N
-- Compiling architecture structural of onesComp_N
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity andg2_N
-- Compiling architecture structure of andg2_N
-- Compiling entity mux32t1_N
-- Compiling architecture dataflow of mux32t1_N
-- Compiling entity reg_N
-- Compiling architecture structural of reg_N
-- Compiling entity mux2t1
-- Compiling architecture structure of mux2t1
-- Compiling entity Control
-- Compiling architecture dataflow of Control
-- Compiling entity pcLogic
-- Compiling architecture structural of pcLogic
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity Decode
-- Compiling architecture Dataflow of Decode
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Compiling entity invg_N
-- Compiling architecture structure of invg_N
-- Compiling entity xorg2_N
-- Compiling architecture structure of xorg2_N
-- Compiling entity adder_N
-- Compiling architecture structural of adder_N
-- Compiling entity regFile
-- Compiling architecture structural of regFile
-- Compiling entity alu
-- Compiling architecture structural of alu
End time: 16:01:19 on Oct 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
