{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1399308587132 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoCKit_Top 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"SoCKit_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1399308587256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1399308587631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1399308587631 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1399308588427 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1399308589863 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1399308590051 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "73 289 " "No exact pin location assignment(s) for 73 pins of 289 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[0\] " "Pin memory_mem_a\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[1\] " "Pin memory_mem_a\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[2\] " "Pin memory_mem_a\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[3\] " "Pin memory_mem_a\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[4\] " "Pin memory_mem_a\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[5\] " "Pin memory_mem_a\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[6\] " "Pin memory_mem_a\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[7\] " "Pin memory_mem_a\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[8\] " "Pin memory_mem_a\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[9\] " "Pin memory_mem_a\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[10\] " "Pin memory_mem_a\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 302 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[11\] " "Pin memory_mem_a\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[12\] " "Pin memory_mem_a\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 304 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[13\] " "Pin memory_mem_a\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[14\] " "Pin memory_mem_a\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_a[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 478 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[0\] " "Pin memory_mem_ba\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ba[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 479 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[1\] " "Pin memory_mem_ba\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ba[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 479 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[2\] " "Pin memory_mem_ba\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ba[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 479 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ck " "Pin memory_mem_ck not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ck } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ck" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 480 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 396 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ck_n " "Pin memory_mem_ck_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ck_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ck_n" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 481 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ck_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 397 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cke " "Pin memory_mem_cke not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_cke } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_cke" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 482 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_cke } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 398 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cs_n " "Pin memory_mem_cs_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_cs_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_cs_n" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 483 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 399 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ras_n " "Pin memory_mem_ras_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_ras_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ras_n" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 484 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ras_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 400 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cas_n " "Pin memory_mem_cas_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_cas_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_cas_n" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 485 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 401 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_we_n " "Pin memory_mem_we_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_we_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_we_n" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 486 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_we_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 402 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_reset_n " "Pin memory_mem_reset_n not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_reset_n } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_reset_n" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 487 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 403 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_odt " "Pin memory_mem_odt not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_odt } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_odt" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 491 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_odt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 404 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[0\] " "Pin memory_mem_dm\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dm[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 492 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 350 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[1\] " "Pin memory_mem_dm\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dm[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 492 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 351 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[2\] " "Pin memory_mem_dm\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dm[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 492 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 352 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[3\] " "Pin memory_mem_dm\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dm[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 492 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 353 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hps_io_hps_io_gpio_inst_GPIO00 " "Pin hps_io_hps_io_gpio_inst_GPIO00 not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { hps_io_hps_io_gpio_inst_GPIO00 } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 544 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_io_hps_io_gpio_inst_GPIO00 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 456 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[0\] " "Pin memory_mem_dq\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[1\] " "Pin memory_mem_dq\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[2\] " "Pin memory_mem_dq\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[3\] " "Pin memory_mem_dq\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[4\] " "Pin memory_mem_dq\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[5\] " "Pin memory_mem_dq\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[6\] " "Pin memory_mem_dq\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 316 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[7\] " "Pin memory_mem_dq\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 317 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[8\] " "Pin memory_mem_dq\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 318 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[9\] " "Pin memory_mem_dq\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[10\] " "Pin memory_mem_dq\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 320 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[11\] " "Pin memory_mem_dq\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 321 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[12\] " "Pin memory_mem_dq\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[13\] " "Pin memory_mem_dq\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 323 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[14\] " "Pin memory_mem_dq\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[15\] " "Pin memory_mem_dq\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 325 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[16\] " "Pin memory_mem_dq\[16\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[17\] " "Pin memory_mem_dq\[17\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[17] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[18\] " "Pin memory_mem_dq\[18\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[18] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[19\] " "Pin memory_mem_dq\[19\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[19] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 329 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[20\] " "Pin memory_mem_dq\[20\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[20] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[21\] " "Pin memory_mem_dq\[21\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[21] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 331 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[22\] " "Pin memory_mem_dq\[22\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[22] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[23\] " "Pin memory_mem_dq\[23\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[23] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 333 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[24\] " "Pin memory_mem_dq\[24\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[24] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 334 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[25\] " "Pin memory_mem_dq\[25\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[25] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[26\] " "Pin memory_mem_dq\[26\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[26] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 336 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[27\] " "Pin memory_mem_dq\[27\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[27] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 337 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[28\] " "Pin memory_mem_dq\[28\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[28] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 338 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[29\] " "Pin memory_mem_dq\[29\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[29] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 339 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[30\] " "Pin memory_mem_dq\[30\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[30] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 340 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[31\] " "Pin memory_mem_dq\[31\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[31] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 341 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[0\] " "Pin memory_mem_dqs\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[1\] " "Pin memory_mem_dqs\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 343 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[2\] " "Pin memory_mem_dqs\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 344 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[3\] " "Pin memory_mem_dqs\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[0\] " "Pin memory_mem_dqs_n\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[1\] " "Pin memory_mem_dqs_n\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 347 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[2\] " "Pin memory_mem_dqs_n\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 348 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[3\] " "Pin memory_mem_dqs_n\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 349 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "Pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_oct_rzqin } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 493 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_oct_rzqin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 405 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597782 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1399308597782 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_oct_rzqin } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 493 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_oct_rzqin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 405 9662 10382 0}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1399308597858 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1399308597858 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1399308634569 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1399308634618 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1399308652413 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "5 s (5 global) " "Automatically promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G13 " "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1399308652431 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "OSC_50_B4A~inputCLKENA0 426 global CLKCTRL_G4 " "OSC_50_B4A~inputCLKENA0 with 426 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1399308652431 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 296 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 296 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1399308652431 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1399308652431 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ik_swift:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 172 global CLKCTRL_G2 " "ik_swift:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 172 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1399308652431 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1399308652431 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ik_swift:u0\|ik_swift_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 169 global CLKCTRL_G0 " "ik_swift:u0\|ik_swift_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 169 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1399308652431 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1399308652431 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1399308652431 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1399308654458 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:19 " "Fitter periphery placement operations ending: elapsed time is 00:00:19" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399308654483 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1399308668768 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1399308668768 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1399308668884 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1399308668898 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1399308668919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1399308668928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 527 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(527): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1399308670509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 527 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670510 ""}  } { { "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1399308670510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 528 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(528): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1399308670518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 528 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(528): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670518 ""}  } { { "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/db/ip/ik_swift/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1399308670518 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_B4A " "Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1399308670560 "|SoCKit_Top|OSC_50_B4A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_usb1_inst_CLK " "Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1399308670561 "|SoCKit_Top|hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c1_inst_SCL " "Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1399308670561 "|SoCKit_Top|hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670569 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1399308670569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1399308670652 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1399308670652 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1399308670720 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1399308670720 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1399308670727 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399308670728 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1399308670728 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1399308670902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1399308670903 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1399308670905 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1399308670916 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1399308670934 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1399308670945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1399308670945 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1399308670956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1399308671111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1399308671123 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1399308671123 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[0\] " "Node \"DDR3_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[10\] " "Node \"DDR3_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[11\] " "Node \"DDR3_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[12\] " "Node \"DDR3_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[13\] " "Node \"DDR3_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[14\] " "Node \"DDR3_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[1\] " "Node \"DDR3_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[2\] " "Node \"DDR3_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[3\] " "Node \"DDR3_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[4\] " "Node \"DDR3_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[5\] " "Node \"DDR3_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[6\] " "Node \"DDR3_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[7\] " "Node \"DDR3_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[8\] " "Node \"DDR3_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[9\] " "Node \"DDR3_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[0\] " "Node \"DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[1\] " "Node \"DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[2\] " "Node \"DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CAS_n " "Node \"DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE " "Node \"DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n " "Node \"DDR3_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_p " "Node \"DDR3_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n " "Node \"DDR3_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[0\] " "Node \"DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[1\] " "Node \"DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[2\] " "Node \"DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[3\] " "Node \"DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[0\] " "Node \"DDR3_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[1\] " "Node \"DDR3_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[2\] " "Node \"DDR3_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[3\] " "Node \"DDR3_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[0\] " "Node \"DDR3_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[1\] " "Node \"DDR3_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[2\] " "Node \"DDR3_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[3\] " "Node \"DDR3_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[0\] " "Node \"DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[10\] " "Node \"DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[11\] " "Node \"DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[12\] " "Node \"DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[13\] " "Node \"DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[14\] " "Node \"DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[15\] " "Node \"DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[16\] " "Node \"DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[17\] " "Node \"DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[18\] " "Node \"DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[19\] " "Node \"DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[1\] " "Node \"DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[20\] " "Node \"DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[21\] " "Node \"DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[22\] " "Node \"DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[23\] " "Node \"DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[24\] " "Node \"DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[25\] " "Node \"DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[26\] " "Node \"DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[27\] " "Node \"DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[28\] " "Node \"DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[29\] " "Node \"DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[2\] " "Node \"DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[30\] " "Node \"DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[31\] " "Node \"DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[3\] " "Node \"DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[4\] " "Node \"DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[5\] " "Node \"DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[6\] " "Node \"DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[7\] " "Node \"DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[8\] " "Node \"DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[9\] " "Node \"DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT " "Node \"DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RAS_n " "Node \"DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RESET_n " "Node \"DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RZQ " "Node \"DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_WE_n " "Node \"DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[0\] " "Node \"HSMC_GXB_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[1\] " "Node \"HSMC_GXB_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[2\] " "Node \"HSMC_GXB_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[3\] " "Node \"HSMC_GXB_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[4\] " "Node \"HSMC_GXB_RX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[5\] " "Node \"HSMC_GXB_RX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[6\] " "Node \"HSMC_GXB_RX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[7\] " "Node \"HSMC_GXB_RX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[0\] " "Node \"HSMC_GXB_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[1\] " "Node \"HSMC_GXB_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[2\] " "Node \"HSMC_GXB_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[3\] " "Node \"HSMC_GXB_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[4\] " "Node \"HSMC_GXB_TX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[5\] " "Node \"HSMC_GXB_TX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[6\] " "Node \"HSMC_GXB_TX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[7\] " "Node \"HSMC_GXB_TX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_REF_CLK_p " "Node \"HSMC_REF_CLK_p\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_REF_CLK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1399308673492 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1399308673492 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:24 " "Fitter preparation operations ending: elapsed time is 00:01:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399308673502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1399308699867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399308703409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1399308703496 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1399308713160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399308713160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1399308730304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1399308767289 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1399308767289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399308774199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1399308774202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1399308774202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.47 " "Total time spent on timing analysis during the Fitter is 9.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1399308783484 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1399308784054 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1399308784054 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1399308794527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1399308794786 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1399308794787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1399308815421 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:23 " "Fitter post-fit operations ending: elapsed time is 00:01:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399308866154 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1399308874667 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "90 " "Following 90 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 302 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 355 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 303 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 356 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 305 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 358 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_I2C_SDAT a permanently disabled " "Pin AUD_I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { AUD_I2C_SDAT } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDAT" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 307 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 360 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 407 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 407 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 407 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_D[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 407 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[0\] a permanently disabled " "Pin HSMC_RX_n\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[1\] a permanently disabled " "Pin HSMC_RX_n\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[2\] a permanently disabled " "Pin HSMC_RX_n\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[3\] a permanently disabled " "Pin HSMC_RX_n\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[4\] a permanently disabled " "Pin HSMC_RX_n\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[5\] a permanently disabled " "Pin HSMC_RX_n\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[6\] a permanently disabled " "Pin HSMC_RX_n\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[7\] a permanently disabled " "Pin HSMC_RX_n\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[8\] a permanently disabled " "Pin HSMC_RX_n\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[9\] a permanently disabled " "Pin HSMC_RX_n\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[10\] a permanently disabled " "Pin HSMC_RX_n\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[11\] a permanently disabled " "Pin HSMC_RX_n\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[12\] a permanently disabled " "Pin HSMC_RX_n\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[13\] a permanently disabled " "Pin HSMC_RX_n\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[14\] a permanently disabled " "Pin HSMC_RX_n\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[15\] a permanently disabled " "Pin HSMC_RX_n\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[16\] a permanently disabled " "Pin HSMC_RX_n\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_n[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 413 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[0\] a permanently disabled " "Pin HSMC_RX_p\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[1\] a permanently disabled " "Pin HSMC_RX_p\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[2\] a permanently disabled " "Pin HSMC_RX_p\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[3\] a permanently disabled " "Pin HSMC_RX_p\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[4\] a permanently disabled " "Pin HSMC_RX_p\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[5\] a permanently disabled " "Pin HSMC_RX_p\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[6\] a permanently disabled " "Pin HSMC_RX_p\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[7\] a permanently disabled " "Pin HSMC_RX_p\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[8\] a permanently disabled " "Pin HSMC_RX_p\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[9\] a permanently disabled " "Pin HSMC_RX_p\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[10\] a permanently disabled " "Pin HSMC_RX_p\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[11\] a permanently disabled " "Pin HSMC_RX_p\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[12\] a permanently disabled " "Pin HSMC_RX_p\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[13\] a permanently disabled " "Pin HSMC_RX_p\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[14\] a permanently disabled " "Pin HSMC_RX_p\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[15\] a permanently disabled " "Pin HSMC_RX_p\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[16\] a permanently disabled " "Pin HSMC_RX_p\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_RX_p[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 414 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_SDA a permanently disabled " "Pin HSMC_SDA has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_SDA } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 416 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 367 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[0\] a permanently disabled " "Pin HSMC_TX_n\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[1\] a permanently disabled " "Pin HSMC_TX_n\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[2\] a permanently disabled " "Pin HSMC_TX_n\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[3\] a permanently disabled " "Pin HSMC_TX_n\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[4\] a permanently disabled " "Pin HSMC_TX_n\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[5\] a permanently disabled " "Pin HSMC_TX_n\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[6\] a permanently disabled " "Pin HSMC_TX_n\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[7\] a permanently disabled " "Pin HSMC_TX_n\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[8\] a permanently disabled " "Pin HSMC_TX_n\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[9\] a permanently disabled " "Pin HSMC_TX_n\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[10\] a permanently disabled " "Pin HSMC_TX_n\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[11\] a permanently disabled " "Pin HSMC_TX_n\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[12\] a permanently disabled " "Pin HSMC_TX_n\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[13\] a permanently disabled " "Pin HSMC_TX_n\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[14\] a permanently disabled " "Pin HSMC_TX_n\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[15\] a permanently disabled " "Pin HSMC_TX_n\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[16\] a permanently disabled " "Pin HSMC_TX_n\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_n[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 417 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[0\] a permanently disabled " "Pin HSMC_TX_p\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[1\] a permanently disabled " "Pin HSMC_TX_p\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[2\] a permanently disabled " "Pin HSMC_TX_p\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[3\] a permanently disabled " "Pin HSMC_TX_p\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[4\] a permanently disabled " "Pin HSMC_TX_p\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[5\] a permanently disabled " "Pin HSMC_TX_p\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[6\] a permanently disabled " "Pin HSMC_TX_p\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[7\] a permanently disabled " "Pin HSMC_TX_p\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[8\] a permanently disabled " "Pin HSMC_TX_p\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[9\] a permanently disabled " "Pin HSMC_TX_p\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[10\] a permanently disabled " "Pin HSMC_TX_p\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[11\] a permanently disabled " "Pin HSMC_TX_p\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[12\] a permanently disabled " "Pin HSMC_TX_p\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[13\] a permanently disabled " "Pin HSMC_TX_p\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[14\] a permanently disabled " "Pin HSMC_TX_p\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[15\] a permanently disabled " "Pin HSMC_TX_p\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[16\] a permanently disabled " "Pin HSMC_TX_p\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { HSMC_TX_p[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 418 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SI5338_SCL a permanently disabled " "Pin SI5338_SCL has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { SI5338_SCL } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SI5338_SCL" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 443 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SI5338_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 376 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SI5338_SDA a permanently disabled " "Pin SI5338_SDA has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { SI5338_SDA } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SI5338_SDA" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 444 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SI5338_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 377 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[0\] a permanently disabled " "Pin USB_B2_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[1\] a permanently disabled " "Pin USB_B2_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[2\] a permanently disabled " "Pin USB_B2_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[3\] a permanently disabled " "Pin USB_B2_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[4\] a permanently disabled " "Pin USB_B2_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[5\] a permanently disabled " "Pin USB_B2_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[6\] a permanently disabled " "Pin USB_B2_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[7\] a permanently disabled " "Pin USB_B2_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_B2_DATA[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 457 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_B2_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SCL a permanently disabled " "Pin USB_SCL has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_SCL } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 463 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 388 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SDA a permanently disabled " "Pin USB_SDA has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { USB_SDA } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 464 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { USB_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 389 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_io_hps_io_gpio_inst_GPIO00 a permanently disabled " "Pin hps_io_hps_io_gpio_inst_GPIO00 has a permanently disabled output enable" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { hps_io_hps_io_gpio_inst_GPIO00 } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 544 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_io_hps_io_gpio_inst_GPIO00 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 456 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1399308874757 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1399308874757 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[17] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 343 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[8] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 318 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[24] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 334 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 317 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[15] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 325 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[23] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 333 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[31] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 341 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 349 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 316 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[14] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[22] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[30] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 340 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 348 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[13] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 323 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[21] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 331 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[29] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 339 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 347 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[12] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[20] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[28] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 338 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 490 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[11] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 321 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[19] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 329 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[27] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 337 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[10] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 320 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[18] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[26] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 336 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 344 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[9] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[25] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dq[16] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 488 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ik_swift:u0\|ik_swift_hps_0:hps_0\|ik_swift_hps_0_hps_io:hps_io\|ik_swift_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus-13.1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus-13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "SoCKit_top.v" "" { Text "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/SoCKit_top.v" 489 0 0 } } { "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus-13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user5/spring14/rt2515/emb_sys/csee4840_14/software/peripheral/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1399308874773 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1399308874773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 108 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1757 " "Peak virtual memory: 1757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399308879381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  5 12:54:39 2014 " "Processing ended: Mon May  5 12:54:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399308879381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:55 " "Elapsed time: 00:04:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399308879381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:48 " "Total CPU time (on all processors): 00:04:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399308879381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1399308879381 ""}
