# Copyright 2024 Tampere University 
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51
#
# Abdesattar Kalache <abdesattar.kalache@tuni.fi>
# Abdelkadir Chantar <abdelkadir.chantar@tuni.fi>


#############
# Sys Clock #
#############

# 100 MHz input clock
set SYS_TCK 10
create_clock -period $SYS_TCK -name sys_clk [get_ports sys_clk_p]

# SoC clock is generated by clock wizard and its constraints
set SOC_TCK 20.0
set soc_clk [get_clocks -of_objects [get_pins i_clkwiz/clk_50]]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets soc_clk]

#######
# MIG #
#######

# Dram axi clock : 333 MHz (defined by MIG constraints)
set MIG_TCK 3

# False-path incoming reset
set MIG_RST_I [get_pin i_dram_wrapper/i_dram/c0_ddr4_aresetn]
set_false_path -hold -setup -through $MIG_RST_I

# Constrain outgoing reset
set MIG_RST_O [get_pins i_dram_wrapper/i_dram/c0_ddr4_ui_clk_sync_rst]
set_false_path -hold -through $MIG_RST_O
set_max_delay -through $MIG_RST_O $MIG_TCK

# Limit delay across DRAM CDC (hold already false-pathed)
# tclint-disable line-length
set_max_delay -datapath_only \
    -from [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/*reg*/C] \
    -to [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/*i_sync/reg*/D] $MIG_TCK
set_max_delay -datapath_only \
    -from [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/*reg*/C] \
    -to [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/i_spill_register/spill_register_flushable_i/*reg*/D] $MIG_TCK
# tclint-enable line-length


# DRC Failure occurs when placer attempts to place BUFG and BUFGCTRL in same CR. 
# the following constraint provides permission to use global routing resources to cross CRs.
set_property CLOCK_DEDICATED_ROUTE ANY_CMT_COLUMN [get_nets -of [get_ports jtag_tck_i]];


## CLK -------------------------------------------------------------------------
set_property -dict {PACKAGE_PIN G31 IOSTANDARD DIFF_SSTL12} [get_ports sys_clk_p]; # "SYSCLK1_300_P"
set_property -dict {PACKAGE_PIN F31 IOSTANDARD DIFF_SSTL12} [get_ports sys_clk_n]; # "SYSCLK1_300_N"

## RESET -----------------------------------------------------------------------
set_property -dict {PACKAGE_PIN L19 IOSTANDARD LVCMOS12} [get_ports sys_resetn]; # "SYSTEM_RESET"

## JTAG ------------------------------------------------------------------------
set_property -dict {PACKAGE_PIN AU16 IOSTANDARD LVCMOS18} [get_ports jtag_tck_i  ]; # "PMOD0 - PIN4" / "BD0" / "CN3-26"
set_property -dict {PACKAGE_PIN AV16 IOSTANDARD LVCMOS18} [get_ports jtag_tdi_i  ]; # "PMOD0 - PIN2" / "BD1" / "CN3-25"
set_property -dict {PACKAGE_PIN AT15 IOSTANDARD LVCMOS18} [get_ports jtag_tdo_o  ]; # "PMOD0 - PIN6" / "BD2" / "CN3-24"
set_property -dict {PACKAGE_PIN AT16 IOSTANDARD LVCMOS18} [get_ports jtag_tms_i  ]; # "PMOD0 - PIN8" / "BD3" / "CN3-23"
set_property -dict {PACKAGE_PIN BB24 IOSTANDARD LVCMOS18} [get_ports jtag_trst_ni ]; # "PUSH_BTN SW10 - NORTH"


## UART ------------------------------------------------------------------------
set_property -dict { PACKAGE_PIN AW25   IOSTANDARD LVCMOS18 } [get_ports uart_rx_i ]; # "USB UART Rx"
set_property -dict { PACKAGE_PIN BB21   IOSTANDARD LVCMOS18 } [get_ports uart_tx_o ]; # "USB UART Tx"

## SCALAR SIGNALS
set_property -dict {PACKAGE_PIN AY14 IOSTANDARD LVCMOS18} [get_ports pmod_o ]; # "PMOD0 - PIN1"



#DDR4
#set_property -dict {PACKAGE_PIN N20 IOSTANDARD LVCMOS12} [get_ports c0_ddr4_reset_n];
#set_property -dict {PACKAGE_PIN F14 IOSTANDARD DIFF_SSTL12_DCI} [get_ports c0_ddr4_ck_t];
#set_property -dict {PACKAGE_PIN E14 IOSTANDARD DIFF_SSTL12_DCI} [get_ports c0_ddr4_ck_c];
#set_property -dict {PACKAGE_PIN E13 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_act_n];
#
#set_property -dict {PACKAGE_PIN D14 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[0]];
#set_property -dict {PACKAGE_PIN B15 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[1]];
#set_property -dict {PACKAGE_PIN B16 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[2]];
#set_property -dict {PACKAGE_PIN C14 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[3]];
#set_property -dict {PACKAGE_PIN C15 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[4]];
#set_property -dict {PACKAGE_PIN A13 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[5]];
#set_property -dict {PACKAGE_PIN A14 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[6]];
#set_property -dict {PACKAGE_PIN A15 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[7]];
#set_property -dict {PACKAGE_PIN A16 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[8]];
#set_property -dict {PACKAGE_PIN B12 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[9]];
#set_property -dict {PACKAGE_PIN C12 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[10]];
#set_property -dict {PACKAGE_PIN B13 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[11]];
#set_property -dict {PACKAGE_PIN C13 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[12]];
#set_property -dict {PACKAGE_PIN D15 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[13]];
#set_property -dict {PACKAGE_PIN H14 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[14]];
#set_property -dict {PACKAGE_PIN H15 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[15]];
#set_property -dict {PACKAGE_PIN F15 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_adr[16]];
#
#set_property -dict {PACKAGE_PIN G15 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_ba[0]];
#set_property -dict {PACKAGE_PIN G13 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_ba[1]];
#set_property -dict {PACKAGE_PIN H13 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_bg];
#set_property -dict {PACKAGE_PIN A10 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_cke];
#set_property -dict {PACKAGE_PIN C8 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_odt];
#set_property -dict {PACKAGE_PIN F13 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_cs_n[0]];
#set_property -dict {PACKAGE_PIN AK32 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_cs_n[1]]; #(probabely optional)
#
#set_property -dict {PACKAGE_PIN G11 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dm_dbi_n[0]];
#set_property -dict {PACKAGE_PIN R18 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dm_dbi_n[1]];
#set_property -dict {PACKAGE_PIN K17 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dm_dbi_n[2]];
#set_property -dict {PACKAGE_PIN G18 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dm_dbi_n[3]];
#set_property -dict {PACKAGE_PIN B18 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dm_dbi_n[4]];
#set_property -dict {PACKAGE_PIN P20 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dm_dbi_n[5]];
#set_property -dict {PACKAGE_PIN L23 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dm_dbi_n[6]];
#set_property -dict {PACKAGE_PIN G22 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dm_dbi_n[7]];
#set_property -dict {PACKAGE_PIN E24 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dm_dbi_n[8]];
#
#set_property -dict {PACKAGE_PIN F11 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[0]];
#set_property -dict {PACKAGE_PIN E11 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[1]];
#set_property -dict {PACKAGE_PIN F10 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[2]];
#set_property -dict {PACKAGE_PIN F9 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[3]];
#set_property -dict {PACKAGE_PIN H12 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[4]];
#set_property -dict {PACKAGE_PIN G12 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[5]];
#set_property -dict {PACKAGE_PIN E9 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[6]];
#set_property -dict {PACKAGE_PIN D9 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[7]];
#set_property -dict {PACKAGE_PIN R19 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[8]];
#set_property -dict {PACKAGE_PIN P19 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[9]];

#set_property -dict {PACKAGE_PIN M18 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[10]];
#set_property -dict {PACKAGE_PIN M17 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[11]];
#set_property -dict {PACKAGE_PIN N19 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[12]];
#set_property -dict {PACKAGE_PIN N18 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[13]];
#set_property -dict {PACKAGE_PIN N17 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[14]];
#set_property -dict {PACKAGE_PIN M16 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[15]];
#set_property -dict {PACKAGE_PIN L16 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[16]];
#set_property -dict {PACKAGE_PIN K16 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[17]];
#set_property -dict {PACKAGE_PIN L18 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[18]];
#set_property -dict {PACKAGE_PIN K18 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[19]];

#set_property -dict {PACKAGE_PIN J17 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[20]];
#set_property -dict {PACKAGE_PIN H17 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[21]];
#set_property -dict {PACKAGE_PIN H19 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[22]];
#set_property -dict {PACKAGE_PIN H18 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[23]];
#set_property -dict {PACKAGE_PIN F19 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[24]];
#set_property -dict {PACKAGE_PIN F18 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[25]];
#set_property -dict {PACKAGE_PIN E19 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[26]];
#set_property -dict {PACKAGE_PIN E18 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[27]];
#set_property -dict {PACKAGE_PIN G20 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[28]];
#set_property -dict {PACKAGE_PIN F20 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[29]];

#set_property -dict {PACKAGE_PIN E17 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[30]];
#set_property -dict {PACKAGE_PIN D16 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[31]];
#set_property -dict {PACKAGE_PIN D17 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[32]];
#set_property -dict {PACKAGE_PIN C17 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[33]];
#set_property -dict {PACKAGE_PIN C19 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[34]];
#set_property -dict {PACKAGE_PIN C18 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[35]];
#set_property -dict {PACKAGE_PIN D20 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[36]];
#set_property -dict {PACKAGE_PIN D19 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[37]];
#set_property -dict {PACKAGE_PIN C20 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[38]];
#set_property -dict {PACKAGE_PIN B20 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[39]];

#set_property -dict {PACKAGE_PIN N23 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[40]];
#set_property -dict {PACKAGE_PIN M23 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[41]];
#set_property -dict {PACKAGE_PIN R21 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[42]];
#set_property -dict {PACKAGE_PIN P21 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[43]];
#set_property -dict {PACKAGE_PIN R22 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[44]];
#set_property -dict {PACKAGE_PIN P22 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[45]];
#set_property -dict {PACKAGE_PIN T23 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[46]];
#set_property -dict {PACKAGE_PIN R23 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[47]];
#set_property -dict {PACKAGE_PIN K24 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[48]];
#set_property -dict {PACKAGE_PIN J24 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[49]];

#set_property -dict {PACKAGE_PIN M21 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[50]];
#set_property -dict {PACKAGE_PIN L21 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[51]];
#set_property -dict {PACKAGE_PIN K21 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[52]];
#set_property -dict {PACKAGE_PIN J21 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[53]];
#set_property -dict {PACKAGE_PIN K22 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[54]];
#set_property -dict {PACKAGE_PIN J22 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[55]];
#set_property -dict {PACKAGE_PIN H23 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[56]];
#set_property -dict {PACKAGE_PIN H22 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[57]];
#set_property -dict {PACKAGE_PIN E23 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[58]];
#set_property -dict {PACKAGE_PIN E22 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[59]];

#set_property -dict {PACKAGE_PIN F21 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[60]];
#set_property -dict {PACKAGE_PIN E21 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[61]];
#set_property -dict {PACKAGE_PIN F24 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[62]];
#set_property -dict {PACKAGE_PIN F23 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[63]];
#set_property -dict {PACKAGE_PIN A24 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[64]];
#set_property -dict {PACKAGE_PIN A23 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[65]];
#set_property -dict {PACKAGE_PIN C24 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[66]];
#set_property -dict {PACKAGE_PIN C23 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[67]];
#set_property -dict {PACKAGE_PIN B23 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[68]];
#set_property -dict {PACKAGE_PIN B22 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[69]];

#set_property -dict {PACKAGE_PIN B21 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[70]];
#set_property -dict {PACKAGE_PIN A21 IOSTANDARD POD12_DCI} [get_ports c0_ddr4_dq[71]];
#
#set_property -dict {PACKAGE_PIN D10 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_c[0]];
#set_property -dict {PACKAGE_PIN P16 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_c[1]];
#set_property -dict {PACKAGE_PIN J19 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_c[2]];
#set_property -dict {PACKAGE_PIN E16 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_c[3]];
#set_property -dict {PACKAGE_PIN A18 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_c[4]];
#set_property -dict {PACKAGE_PIN M22 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_c[5]];
#set_property -dict {PACKAGE_PIN L20 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_c[6]];
#set_property -dict {PACKAGE_PIN G23 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_c[7]];
#set_property -dict {PACKAGE_PIN C22 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_c[8]];
#
#set_property -dict {PACKAGE_PIN D11 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_t[0]];
#set_property -dict {PACKAGE_PIN P17 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_t[1]];
#set_property -dict {PACKAGE_PIN K19 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_t[2]];
#set_property -dict {PACKAGE_PIN F16 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_t[3]];
#set_property -dict {PACKAGE_PIN A19 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_t[4]];
#set_property -dict {PACKAGE_PIN N22 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_t[5]];
#set_property -dict {PACKAGE_PIN M20 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_t[6]];
#set_property -dict {PACKAGE_PIN H24 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_t[7]];
#set_property -dict {PACKAGE_PIN D22 IOSTANDARD DIFF_POD12_DCI} [get_ports c0_ddr4_dqs_t[8]];
