<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
          Lattice Mapping Report File for Design Module 'Fipsy_Top'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-256HC -t QFN32 -s 4 -oc Commercial
     FipsyBaseline_Implementation.ngd -o FipsyBaseline_Implementation_map.ncd
     -pr FipsyBaseline_Implementation.prf -mp FipsyBaseline_Implementation.mrp
     -lpf C:/Users/enact/Projects/Fipsy-FPGA-edu/FipsyBaseline_DiamondProject/Fi
     psyV1_250/Implementation/FipsyBaseline_Implementation.lpf -lpf C:/Users/ena
     ct/Projects/Fipsy-FPGA-edu/FipsyBaseline_DiamondProject/FipsyV1_250/FipsyBa
     seline.lpf -c 0 -gui -msgset C:/Users/enact/Projects/Fipsy-FPGA-edu/FipsyBa
     seline_DiamondProject/FipsyV1_250/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-256HCQFN32
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  09/13/24  13:35:23


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     20 out of   322 (6%)
      PFU registers:           20 out of   256 (8%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:        12 out of   128 (9%)
      SLICEs as Logic/ROM:     12 out of   128 (9%)
      SLICEs as RAM:            0 out of    96 (0%)
      SLICEs as Carry:         11 out of   128 (9%)
   Number of LUT4s:         24 out of   256 (9%)
      Number used as logic LUTs:          2
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 22 (77%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net PIN11_c: 11 loads, 11 rising, 0 falling (Driver: OSCH_inst )
   Number of Clock Enables:  0
   Number of LSRs:  1
     Net PIN10_c: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:

     Net PIN10_c: 11 loads
     Net PIN20_c_19: 3 loads
     Net FreqDiv20Bit_inst/n105: 1 loads
     Net FreqDiv20Bit_inst/n2: 1 loads
     Net FreqDiv20Bit_inst/n20: 1 loads
     Net FreqDiv20Bit_inst/n3: 1 loads
     Net FreqDiv20Bit_inst/n86: 1 loads
     Net FreqDiv20Bit_inst/n87: 1 loads
     Net FreqDiv20Bit_inst/n88: 1 loads
     Net FreqDiv20Bit_inst/n89: 1 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| PIN8                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN7                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN9                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN11               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN12               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN13               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN14               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN17               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN18               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN19               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN20               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LEDn                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PIN10               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+




<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i6 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal FreqDiv20Bit_inst/count_8_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal FreqDiv20Bit_inst/count_8_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal FreqDiv20Bit_inst/count_8_add_4_21/S1 undriven or does not drive anything
     - clipped.
Signal FreqDiv20Bit_inst/count_8_add_4_21/CO undriven or does not drive anything
     - clipped.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              PIN,NODE PIN11_c
  OSC Nominal Frequency (MHz):                      2.08



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: OSCH_inst
         Type: OSCH



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 31 MB
        




















Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
