// Seed: 3438939637
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge -id_3, negedge id_2) id_3 = id_3;
  wire id_6;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    output tri0  id_2
    , id_4
);
  assign id_4 = id_0;
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    output tri1 id_2
);
  supply0 id_4;
  assign id_4 = 1'h0;
endmodule
module module_3 (
    input wand id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    inout tri0 id_5,
    input uwire id_6
);
  assign id_5 = 1;
  module_2(
      id_5, id_5, id_5
  );
endmodule
