PFI_dict={'H2_freq': ['Qmmc3_pu', 'V1_pu', 'mod_v_mmc3_pu', 'ang_v_mmc3_pu', 'Qmmc3_pu lt 0', 'theta6', 'ang_v_4_pu', 'ang_v_5_pu', 'ang_i_5_pu', 'theta7', 'Pmmc3_pu', 'Pmmc1_pu', 'P3dc_pu', 'Pmmc2_pu', 'isum0_mmc3_pu', 'P1dc_pu', 'isum0_mmc2_pu', 'P2dc_pu', 'isum0_mmc1_pu', 'ang_i_6_pu', 'theta9', 'ang_v_6_pu', 'ang_v_mmc6_pu', 'Pth2_pu', 'ang_v_mmc1_pu', 'ang_i_mmc3_pu', 'theta2', 'ang_i_1_pu', 'ang_v_1_pu', 'mod_v_2_pu', 'V3_pu', 'theta4', 'ang_v_mmc2_pu', 'abs_Pth1_pu', 'Pth1_pu', 'ang_v_3_pu', 'theta5', 'ang_i_3_pu', 'theta3', 'ang_v_2_pu', 'mod_i_mmc1_pu', 'mod_Smmc1_pu', 'Qth1_pu', 'ang_v_mmc4_pu', 'ang_i_4_pu', 'mod_Sth1_pu', 'mod_i_th1_pu', 'Qmmc2_pu', 'Qth1_pu lt 0', 'Qth2_pu', 'mod_i_th2_pu', 'mod_Sth2_pu'], 'H2_vdc': ['mod_v_mmc3_pu', 'Qmmc3_pu', 'Qmmc3_pu lt 0', 'ang_v_mmc3_pu', 'V8_pu', 'Pmmc1_pu lt 0', 'Pmmc3_pu', 'ang_v_mmc1_pu', 'P3dc_pu', 'isum0_mmc3_pu', 'P1dc_pu', 'isum0_mmc1_pu', 'P2dc_pu', 'isum0_mmc2_pu', 'Pmmc2_pu', 'Pmmc1_pu', 'Qth2_pu', 'theta6', 'ang_v_4_pu', 'Pth2_pu', 'ang_i_5_pu', 'ang_v_5_pu', 'theta7', 'ang_v_mmc6_pu', 'ang_i_6_pu', 'ang_v_6_pu', 'theta9', 'Pth1_pu lt 0', 'mod_Sth1_pu', 'mod_i_th1_pu', 'ang_i_mmc3_pu', 'abs_Pth1_pu', 'Qth1_pu', 'mod_i_mmc1_pu', 'mod_Smmc1_pu', 'ang_i_1_pu', 'theta2', 'ang_v_1_pu', 'theta4', 'V1_pu', 'ang_v_3_pu', 'theta5', 'ang_i_3_pu', 'ang_v_mmc4_pu', 'theta3', 'ang_v_2_pu', 'Pth1_pu', 'Qth1_pu lt 0', 'Qmmc2_pu', 'ang_v_mmc2_pu', 'ang_i_mmc4_pu', 'mod_v_2_pu', 'V3_pu', 'ang_i_4_pu', 'abs_Qmmc6_pu', 'Qmmc6_pu', 'mod_v_mmc6_pu', 'P1dc_pu lt 0', 'P3dc_pu lt 0', 'Pmmc2_pu lt 0', 'P2dc_pu lt 0', 'Pmmc3_pu lt 0'], 'DCgain_freq': ['Qmmc3_pu lt 0', 'Qmmc3_pu', 'abs_Qth2_pu', 'ang_v_mmc3_pu', 'V8_pu', 'Pmmc2_pu', 'mod_Smmc6_pu', 'mod_i_mmc6_pu', 'Pmmc1_pu', 'P3dc_pu', 'isum0_mmc3_pu', 'P2dc_pu', 'isum0_mmc2_pu', 'P1dc_pu', 'isum0_mmc1_pu', 'Pmmc3_pu', 'Qth2_pu', 'Pth2_pu', 'abs_Pg1_pu', 'Pg1_pu', 'P_2_pu', 'abs_P_2_pu', 'mod_Smmc3_pu', 'mod_i_mmc3_pu', 'theta6', 'ang_v_4_pu', 'ang_i_5_pu', 'ang_v_5_pu', 'theta7', 'ang_v_mmc1_pu', 'mod_v_mmc3_pu', 'theta9', 'ang_v_6_pu', 'ang_i_6_pu', 'ang_v_mmc6_pu', 'Pth1_pu lt 0', 'mod_i_2_pu', 'Qth1_pu', 'mod_Sg1_pu', 'mod_S_2_pu', 'Qmmc6_pu', 'abs_Qmmc6_pu', 'mod_v_mmc6_pu', 'ang_v_mmc2_pu', 'ang_i_1_pu', 'theta2', 'ang_v_1_pu', 'mod_Sth2_pu', 'mod_i_th2_pu', 'theta4', 'V1_pu', 'abs_Pth2_pu', 'mod_v_mmc2_pu', 'mod_Sth1_pu', 'mod_i_th1_pu', 'ang_v_3_pu', 'theta5', 'ang_i_3_pu', 'mod_v_2_pu', 'V3_pu', 'Pth1_pu', 'Qmmc2_pu', 'theta3', 'ang_v_2_pu', 'Qth2_pu lt 0', 'ang_v_mmc4_pu', 'mod_v_mmc4_pu', 'Qmmc4_pu', 'Qth1_pu lt 0', 'abs_Pmmc2_pu', 'mod_i_mmc4_pu', 'mod_Smmc4_pu', 'abs_Pmmc1_pu', 'abs_Pth1_pu', 'ang_i_mmc4_pu', 'abs_P2dc_pu', 'abs_P1dc_pu', 'abs_P3dc_pu', 'Pth2_pu lt 0', 'ang_i_4_pu', 'ang_i_mmc6_pu'], 'DCgain_vdc': ['Qmmc3_pu', 'ang_v_mmc3_pu', 'Pmmc2_pu', 'P3dc_pu', 'Pmmc1_pu', 'isum0_mmc3_pu', 'P2dc_pu', 'isum0_mmc2_pu', 'isum0_mmc1_pu', 'P1dc_pu', 'Pmmc3_pu', 'Pth2_pu', 'theta6', 'ang_v_4_pu', 'Qmmc3_pu lt 0', 'mod_v_mmc3_pu', 'ang_i_5_pu', 'ang_v_5_pu', 'theta7', 'Qth2_pu', 'ang_v_mmc1_pu', 'ang_v_6_pu', 'theta9', 'ang_i_6_pu', 'ang_v_mmc6_pu', 'Pg1_pu', 'abs_P_2_pu', 'P_2_pu', 'abs_Pg1_pu', 'V1_pu', 'V8_pu', 'ang_v_mmc2_pu', 'Qth1_pu', 'mod_i_2_pu', 'mod_i_mmc6_pu', 'mod_Smmc6_pu', 'Pth1_pu lt 0', 'ang_i_1_pu', 'ang_v_1_pu', 'theta2', 'mod_S_2_pu', 'mod_Sg1_pu', 'theta4', 'mod_v_2_pu', 'V3_pu', 'mod_Sth1_pu', 'mod_i_th1_pu', 'abs_Qth2_pu', 'mod_v_mmc4_pu', 'ang_v_mmc4_pu', 'Qmmc4_pu', 'Pth1_pu', 'theta5', 'ang_v_3_pu', 'ang_i_3_pu', 'mod_Smmc4_pu', 'mod_i_mmc4_pu', 'theta3', 'ang_v_2_pu', 'mod_Sth2_pu', 'mod_i_th2_pu', 'mod_Smmc3_pu', 'mod_i_mmc3_pu', 'Qmmc2_pu', 'mod_v_mmc2_pu', 'Qth1_pu lt 0', 'abs_Pth1_pu', 'abs_Pth2_pu', 'Qmmc4_pu lt 0', 'Qth2_pu lt 0', 'Pth2_pu lt 0', 'ang_i_mmc4_pu']}