{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461032611748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461032611750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 19:23:31 2016 " "Processing started: Mon Apr 18 19:23:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461032611750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461032611750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram_demo -c sram_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram_demo -c sram_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461032611750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1461032613051 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_test_127_bit.v(32) " "Verilog HDL warning at sram_test_127_bit.v(32): extended using \"x\" or \"z\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461032613264 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  sram_test_127_bit.v(122) " "Verilog HDL syntax error at sram_test_127_bit.v(122) near text \"end\"; \"end\" without \"begin\" " {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 122 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1461032613265 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sram_test_127_bit sram_test_127_bit.v(10) " "Ignored design unit \"sram_test_127_bit\" at sram_test_127_bit.v(10) due to previous errors" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1461032613265 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "div_clock sram_test_127_bit.v(135) " "Ignored design unit \"div_clock\" at sram_test_127_bit.v(135) due to previous errors" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 135 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1461032613266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_test_127_bit.v 0 0 " "Found 0 design units, including 0 entities, in source file sram_test_127_bit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032613267 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461032613274 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461032613275 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461032613275 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461032613275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab2/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab2/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032613279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032613279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/output_files/sram_demo.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/output_files/sram_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461032613421 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461032613687 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 18 19:23:33 2016 " "Processing ended: Mon Apr 18 19:23:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461032613687 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461032613687 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461032613687 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461032613687 ""}
