// Seed: 3844153707
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    input wor id_5,
    output tri id_6
);
  specify
    (id_8 => id_9) = (-1  : -1  : id_5);
  endspecify
endmodule
module module_1 #(
    parameter id_13 = 32'd25,
    parameter id_3  = 32'd84,
    parameter id_8  = 32'd27,
    parameter id_9  = 32'd36
) (
    output tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wire _id_3,
    input wand id_4,
    output wire id_5,
    output wire id_6,
    output tri0 id_7,
    output wor _id_8
    , id_16,
    output tri0 _id_9,
    input supply1 id_10,
    input wor id_11[id_9 : SystemTFIdentifier  (  -1 'h0 ,  1  ,  id_3  -  id_8  )],
    input wire id_12,
    input supply1 _id_13,
    output uwire id_14
);
  assign id_14 = -1;
  logic id_17 = id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_1,
      id_12,
      id_14,
      id_12,
      id_5
  );
  assign modCall_1.id_8 = 0;
  wire [1 : id_13] id_18, id_19;
  assign id_17 = id_12;
  assign id_18 = id_11;
endmodule
