Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 17 19:11:42 2024
| Host         : BigBox running 64-bit Linux Mint 21.3
| Command      : report_control_sets -verbose -file uart_echo_control_sets_placed.rpt
| Design       : uart_echo
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |              54 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |              20 |            4 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------+------------------+------------------+----------------+--------------+
|            Clock Signal           |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-------------------------------+------------------+------------------+----------------+--------------+
|  sys_con/clk_wizard/inst/clk_out1 | uart_inst/rx_count0           | sys_con/Q[0]     |                1 |              4 |         4.00 |
|  sys_con/clk_wizard/inst/clk_out1 | uart_inst/tx_count[3]_i_1_n_0 | sys_con/Q[0]     |                1 |              4 |         4.00 |
|  sys_con/clk_wizard/inst/clk_out1 | uart_inst/os_count0           | sys_con/Q[0]     |                1 |              4 |         4.00 |
|  sys_con/clk_wizard/inst/clk_out1 |                               |                  |                2 |              5 |         2.50 |
|  sys_con/clk_wizard/inst/clk_out1 | uart_inst/rx_data0            | sys_con/Q[0]     |                1 |              8 |         8.00 |
|  sys_con/clk_wizard/inst/clk_out1 | uart_inst/tx_buffer0          |                  |                1 |              8 |         8.00 |
|  sys_con/clk_wizard/inst/clk_out1 | uart_inst/rx_buffer0          |                  |                1 |              8 |         8.00 |
|  sys_con/clk_wizard/inst/clk_out1 | edge/E[0]                     | sys_con/Q[0]     |                1 |              8 |         8.00 |
|  sys_con/clk_wizard/inst/clk_out1 |                               | sys_con/Q[0]     |               10 |             22 |         2.20 |
|  XCLK_IBUF_BUFG                   |                               | XRESET_IBUF      |                6 |             32 |         5.33 |
+-----------------------------------+-------------------------------+------------------+------------------+----------------+--------------+


