Warning (10268): Verilog HDL information at ex1lab4.sv(50): always construct contains both blocking and non-blocking assignments File: D:/HK222/Lab - KTS/Lab4/ex1lab4.sv Line: 50
