#:C0     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   E:\OneDrive - stu.hit.edu.cn\codes\verilog\seq_v2
#Date/Time:
#:T   Thu Nov 22 22:52:05 2018
#------------------------------
	#Reading Seq.ncd...
	#Loading device for application Rf_Device from file '6slx16.nph' in environment D:\ise\14.7\ISE_DS\ISE\.
	#   "Seq" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
	#Design creation date: 2018.11.22.14.49.51
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
post ila
	#Building all ILA Capture Units ...
