/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [8:0] _05_;
  wire [4:0] _06_;
  wire [8:0] _07_;
  reg [31:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z & in_data[80]);
  assign celloutsig_0_35z = ~(celloutsig_0_5z & celloutsig_0_29z);
  assign celloutsig_0_44z = ~(celloutsig_0_33z & celloutsig_0_25z);
  assign celloutsig_0_46z = ~(celloutsig_0_27z & celloutsig_0_8z);
  assign celloutsig_0_48z = ~(celloutsig_0_29z & celloutsig_0_32z);
  assign celloutsig_0_51z = ~(celloutsig_0_27z & _03_);
  assign celloutsig_0_53z = ~(celloutsig_0_22z & celloutsig_0_43z);
  assign celloutsig_0_74z = ~(celloutsig_0_54z & celloutsig_0_6z);
  assign celloutsig_0_93z = ~(celloutsig_0_67z & _04_);
  assign celloutsig_1_5z = ~(celloutsig_1_1z & in_data[134]);
  assign celloutsig_1_10z = ~(in_data[171] & celloutsig_1_7z);
  assign celloutsig_1_12z = ~(celloutsig_1_0z & celloutsig_1_9z);
  assign celloutsig_1_13z = ~(celloutsig_1_12z & celloutsig_1_11z);
  assign celloutsig_1_17z = ~(celloutsig_1_7z & celloutsig_1_5z);
  assign celloutsig_1_18z = ~(celloutsig_1_7z & celloutsig_1_8z);
  assign celloutsig_0_11z = ~(celloutsig_0_6z & celloutsig_0_8z);
  assign celloutsig_0_14z = ~(in_data[72] & celloutsig_0_7z);
  assign celloutsig_0_15z = ~(celloutsig_0_6z & celloutsig_0_7z);
  assign celloutsig_0_27z = ~(celloutsig_0_25z & celloutsig_0_21z);
  assign celloutsig_0_28z = ~(celloutsig_0_21z & celloutsig_0_16z);
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  reg [4:0] _30_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _30_ <= 5'h00;
    else _30_ <= _05_[5:1];
  assign { _06_[4], _04_, _06_[2:0] } = _30_;
  reg [8:0] _31_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _31_ <= 9'h000;
    else _31_ <= { celloutsig_0_1z, in_data[72], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z };
  assign { _00_, _01_, _07_[6:3], _02_, _03_, _07_[0] } = _31_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _08_ <= 32'd0;
    else _08_ <= { _05_, celloutsig_0_7z, celloutsig_0_1z, _00_, _01_, _07_[6:3], _02_, _03_, _07_[0], celloutsig_0_1z, celloutsig_0_1z, in_data[72], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[36:32] <= in_data[26:22];
  assign celloutsig_0_31z = { celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_17z } <= { in_data[71:64], celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_32z = { celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_0z } <= { celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_27z };
  assign celloutsig_0_33z = { celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_3z } <= { _05_[4:0], celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_27z };
  assign celloutsig_0_38z = { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_23z } <= { _08_[29:25], celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_17z };
  assign celloutsig_0_43z = { celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_1z } <= { celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_38z };
  assign celloutsig_0_47z = { celloutsig_0_46z, celloutsig_0_35z, celloutsig_0_44z, celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_8z, celloutsig_0_45z } <= { celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_44z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_23z };
  assign celloutsig_0_54z = { _05_[4:1], celloutsig_0_14z } <= { celloutsig_0_53z, celloutsig_0_48z, celloutsig_0_30z, in_data[72], celloutsig_0_45z };
  assign celloutsig_0_59z = { _07_[4:3], celloutsig_0_5z, celloutsig_0_11z } <= { _06_[1:0], celloutsig_0_51z, celloutsig_0_11z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } <= { _05_[2:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = in_data[118:109] <= { in_data[140:133], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[165:134], celloutsig_1_3z, celloutsig_1_7z } <= in_data[177:144];
  assign celloutsig_1_11z = { in_data[178:176], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z } <= { in_data[165], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_12z = { _07_[5:3], _02_, _03_, _07_[0], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z } <= in_data[89:77];
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, _05_, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= { in_data[72:60], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_0z, in_data[72], celloutsig_0_1z, celloutsig_0_15z, in_data[72] } <= _05_;
  assign celloutsig_0_22z = { celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_5z } <= in_data[80:70];
  assign celloutsig_0_24z = { in_data[30:27], celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_11z, _05_, celloutsig_0_20z, celloutsig_0_1z } <= _08_[27:7];
  assign celloutsig_0_26z = { _07_[5:3], _02_, _03_, _07_[0] } <= { _08_[20:18], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_45z = celloutsig_0_22z & celloutsig_0_32z;
  assign celloutsig_0_5z = in_data[16] & celloutsig_0_0z;
  assign celloutsig_0_67z = celloutsig_0_47z & celloutsig_0_45z;
  assign celloutsig_0_7z = celloutsig_0_1z & in_data[75];
  assign celloutsig_0_8z = celloutsig_0_0z & celloutsig_0_3z;
  assign celloutsig_0_92z = celloutsig_0_59z & celloutsig_0_74z;
  assign celloutsig_1_0z = in_data[135] & in_data[161];
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[190];
  assign celloutsig_1_2z = in_data[108] & celloutsig_1_0z;
  assign celloutsig_1_3z = celloutsig_1_1z & in_data[120];
  assign celloutsig_1_6z = celloutsig_1_3z & celloutsig_1_5z;
  assign celloutsig_1_7z = celloutsig_1_5z & in_data[160];
  assign celloutsig_1_9z = celloutsig_1_0z & celloutsig_1_8z;
  assign celloutsig_1_19z = celloutsig_1_13z & celloutsig_1_17z;
  assign celloutsig_0_1z = in_data[28] & in_data[71];
  assign celloutsig_0_17z = celloutsig_0_5z & celloutsig_0_7z;
  assign celloutsig_0_18z = celloutsig_0_14z & celloutsig_0_5z;
  assign celloutsig_0_20z = celloutsig_0_1z & celloutsig_0_0z;
  assign celloutsig_0_21z = in_data[72] & celloutsig_0_0z;
  assign celloutsig_0_23z = celloutsig_0_18z & celloutsig_0_12z;
  assign celloutsig_0_25z = _08_[7] & in_data[20];
  assign celloutsig_0_29z = _02_ & celloutsig_0_27z;
  assign celloutsig_0_30z = celloutsig_0_24z & celloutsig_0_27z;
  assign _06_[3] = _04_;
  assign { _07_[8:7], _07_[2:1] } = { _00_, _01_, _02_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
